--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml psr_ddc_150M_top.twx
psr_ddc_150M_top.ncd -o psr_ddc_150M_top.twr psr_ddc_150M_top.pcf

Design file:              psr_ddc_150M_top.ncd
Physical constraint file: psr_ddc_150M_top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 171 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "v6_emac_v2_3_clk_phy_tx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_CLK_30M_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_30M_CLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP "clk_in" 50 ns 
HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP "clk_in" 50 ns HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT2
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT2
  Location pin: MMCM_ADV_X0Y11.CLKOUT2
  Clock network: U12/clock_generator/clkout2
--------------------------------------------------------------------------------
Slack: 6.572ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT0
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y11.CLKOUT0
  Clock network: U12/clock_generator/clkout0
--------------------------------------------------------------------------------
Slack: 8.572ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT1
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y11.CLKOUT1
  Clock network: U12/clock_generator/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_ref_gtx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP "v6_emac_v2_3_clk_ref_gtx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y57.CLKARDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y56.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X5Y48.WRCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_phy_tx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5941 paths analyzed, 1219 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.930ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (OLOGIC_X0Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (1.080 - 1.047)
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y99.AQ      Tcko                  0.381   U12/tx_reset
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y86.SR      net (fanout=57)       2.389   U12/tx_reset
    OLOGIC_X0Y86.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.074ns logic, 2.389ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (1.080 - 1.047)
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y99.AQ      Tcko                  0.381   U12/tx_reset
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y86.SR      net (fanout=57)       2.389   U12/tx_reset
    OLOGIC_X0Y86.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.074ns logic, 2.389ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3 (SLICE_X62Y97.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (1.507 - 1.573)
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y98.DQ     Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X94Y97.B5      net (fanout=6)        1.156   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X94Y97.BMUX    Tilo                  0.196   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593
    SLICE_X62Y97.DX      net (fanout=1)        1.506   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<7>
    SLICE_X62Y97.CLK     Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.613ns logic, 2.662ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.507 - 1.586)
  Source Clock:         U12/tx_mac_aclk falling at 4.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYTXD7 Tmaccko_TXD           1.071   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    SLICE_X94Y97.B2        net (fanout=2)        2.378   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/GMII_TXD_INT<7>
    SLICE_X94Y97.BMUX      Tilo                  0.197   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593
    SLICE_X62Y97.DX        net (fanout=1)        1.506   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<7>
    SLICE_X62Y97.CLK       Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    ---------------------------------------------------  ---------------------------
    Total                                        5.188ns (1.304ns logic, 3.884ns route)
                                                         (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_3 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (1.507 - 1.617)
  Source Clock:         U12/tx_mac_aclk falling at 4.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_3 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y97.DQ      Tcko                  0.334   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_3
    SLICE_X94Y97.B4      net (fanout=1)        0.398   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
    SLICE_X94Y97.BMUX    Tilo                  0.191   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593
    SLICE_X62Y97.DX      net (fanout=1)        1.506   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<7>
    SLICE_X62Y97.CLK     Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.561ns logic, 1.904ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1 (SLICE_X62Y97.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (1.507 - 1.573)
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y98.DQ     Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X94Y97.A5      net (fanout=6)        1.014   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X94Y97.AMUX    Tilo                  0.193   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589
    SLICE_X62Y97.BX      net (fanout=1)        1.621   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<5>
    SLICE_X62Y97.CLK     Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.610ns logic, 2.635ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.507 - 1.586)
  Source Clock:         U12/tx_mac_aclk falling at 4.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYTXD5 Tmaccko_TXD           1.071   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    SLICE_X94Y97.A3        net (fanout=2)        2.341   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/GMII_TXD_INT<5>
    SLICE_X94Y97.AMUX      Tilo                  0.182   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589
    SLICE_X62Y97.BX        net (fanout=1)        1.621   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<5>
    SLICE_X62Y97.CLK       Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    ---------------------------------------------------  ---------------------------
    Total                                        5.251ns (1.289ns logic, 3.962ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (1.507 - 1.617)
  Source Clock:         U12/tx_mac_aclk falling at 4.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_1 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y97.BQ      Tcko                  0.334   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2_1
    SLICE_X94Y97.A4      net (fanout=1)        0.542   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<1>
    SLICE_X94Y97.AMUX    Tilo                  0.186   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/txd_hinbl_r2<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589
    SLICE_X62Y97.BX      net (fanout=1)        1.621   U12/v6emac_fifo_block/v6emac_block/gmii_txd_int<5>
    SLICE_X62Y97.CLK     Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i<3>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txd_falling_i_1
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.556ns logic, 2.163ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_tx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X7Y57.ADDRBWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.587 - 0.444)
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X149Y143.AQ         Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<6>
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3
    RAMB18_X7Y57.ADDRBWRADDR6 net (fanout=8)        0.206   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
    RAMB18_X7Y57.CLKBWRCLK    Trckc_ADDRB (-Th)     0.097   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.207ns (0.001ns logic, 0.206ns route)
                                                            (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X7Y57.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.587 - 0.444)
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X149Y143.CQ         Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<6>
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5
    RAMB18_X7Y57.ADDRBWRADDR8 net (fanout=7)        0.206   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<5>
    RAMB18_X7Y57.CLKBWRCLK    Trckc_ADDRB (-Th)     0.097   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.207ns (0.001ns logic, 0.206ns route)
                                                            (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X7Y56.ADDRBWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.587 - 0.444)
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X149Y143.AQ         Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<6>
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3
    RAMB18_X7Y56.ADDRBWRADDR6 net (fanout=8)        0.206   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
    RAMB18_X7Y56.WRCLK        Trckc_ADDRB (-Th)     0.097   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                            U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.207ns (0.001ns logic, 0.206ns route)
                                                            (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_tx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X7Y57.CLKBWRCLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X7Y56.WRCLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CK
  Location pin: OLOGIC_X0Y86.CLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_phy_rx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2661 paths analyzed, 1392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.423ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg (SLICE_X116Y129.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.978 - 1.037)
  Source Clock:         U12/rx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y102.DQ    Tcko                  0.337   U12/rx_reset
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4
    SLICE_X125Y124.A1    net (fanout=60)       1.861   U12/rx_reset
    SLICE_X125Y124.A     Tilo                  0.068   U12/v6emac_fifo_block/rx_mac_resetn
                                                       U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0
    SLICE_X124Y123.B1    net (fanout=2)        0.601   U12/v6emac_fifo_block/rx_mac_resetn
    SLICE_X124Y123.BMUX  Tilo                  0.205   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0
    SLICE_X116Y129.SR    net (fanout=17)       0.802   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801
    SLICE_X116Y129.CLK   Tsrck                 0.455   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (1.065ns logic, 3.264ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8 (SLICE_X121Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.988 - 1.037)
  Source Clock:         U12/rx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y102.DQ    Tcko                  0.337   U12/rx_reset
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4
    SLICE_X125Y124.A1    net (fanout=60)       1.861   U12/rx_reset
    SLICE_X125Y124.A     Tilo                  0.068   U12/v6emac_fifo_block/rx_mac_resetn
                                                       U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0
    SLICE_X124Y123.B1    net (fanout=2)        0.601   U12/v6emac_fifo_block/rx_mac_resetn
    SLICE_X124Y123.BMUX  Tilo                  0.205   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0
    SLICE_X121Y126.SR    net (fanout=17)       0.750   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801
    SLICE_X121Y126.CLK   Tsrck                 0.513   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.123ns logic, 3.212ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X121Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.988 - 1.037)
  Source Clock:         U12/rx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y102.DQ    Tcko                  0.337   U12/rx_reset
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4
    SLICE_X125Y124.A1    net (fanout=60)       1.861   U12/rx_reset
    SLICE_X125Y124.A     Tilo                  0.068   U12/v6emac_fifo_block/rx_mac_resetn
                                                       U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0
    SLICE_X124Y123.B1    net (fanout=2)        0.601   U12/v6emac_fifo_block/rx_mac_resetn
    SLICE_X124Y123.BMUX  Tilo                  0.205   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0
    SLICE_X121Y126.SR    net (fanout=17)       0.750   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801
    SLICE_X121Y126.CLK   Tsrck                 0.513   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.123ns logic, 3.212ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_rx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y48.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 0)
  Clock Path Skew:      0.199ns (0.628 - 0.429)
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y119.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3
    RAMB18_X5Y48.DIADI3  net (fanout=2)        0.291   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3
    RAMB18_X5Y48.RDCLK   Trckd_DIA   (-Th)     0.198   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (-0.083ns logic, 0.291ns route)
                                                       (-39.9% logic, 139.9% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y48.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (0.487 - 0.355)
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y122.AQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram
    RAMB18_X5Y48.DIPADIP0net (fanout=2)        0.259   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram
    RAMB18_X5Y48.RDCLK   Trckd_DIPA  (-Th)     0.198   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (-0.100ns logic, 0.259ns route)
                                                       (-62.9% logic, 162.9% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y49.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (0.487 - 0.355)
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X125Y122.AQ      Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf
                                                         U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram
    RAMB18_X5Y49.DIPADIP0  net (fanout=2)        0.259   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram
    RAMB18_X5Y49.CLKARDCLK Trckd_DIPA  (-Th)     0.198   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                         U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    ---------------------------------------------------  ---------------------------
    Total                                        0.159ns (-0.100ns logic, 0.259ns route)
                                                         (-62.9% logic, 162.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_rx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I
  Location pin: BUFR_X0Y5.I
  Clock network: rgmii_rxc_IBUF
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Location pin: BUFR_X2Y5.I
  Clock network: rgmii_rxc_IBUF
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X5Y48.RDCLK
  Clock network: U12/rx_mac_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP 
"v6_emac_v2_3_config_clk" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP "v6_emac_v2_3_config_clk" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.868ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X145Y141.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y141.AQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X145Y141.A3    net (fanout=2)        0.461   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X145Y141.CLK   Tas                   0.070   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2168_6782
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.407ns logic, 0.461ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X139Y144.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y144.BQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X139Y144.B4    net (fanout=2)        0.278   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X139Y144.CLK   Tas                   0.070   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2174_6786
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.407ns logic, 0.278ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X138Y148.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y148.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X138Y148.C5    net (fanout=2)        0.194   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X138Y148.CLK   Tas                   0.030   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_6154_INV_0
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.411ns logic, 0.194ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X138Y148.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y148.CQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X138Y148.C5    net (fanout=2)        0.072   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X138Y148.CLK   Tah         (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_6154_INV_0
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X139Y144.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y144.BQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X139Y144.B4    net (fanout=2)        0.096   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X139Y144.CLK   Tah         (-Th)     0.057   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2174_6786
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X145Y141.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y141.AQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X145Y141.A3    net (fanout=2)        0.165   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X145Y141.CLK   Tah         (-Th)     0.055   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2168_6782
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.043ns logic, 0.165ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.931ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X143Y143.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/tx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y147.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X143Y143.AX    net (fanout=2)        0.516   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X143Y143.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.415ns logic, 0.516ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X143Y143.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/tx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y147.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X143Y143.AX    net (fanout=2)        0.200   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X143Y143.CLK   Tckdi       (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.039ns logic, 0.200ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 154 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.542ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X142Y148.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X142Y146.B4    net (fanout=3)        0.537   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X142Y146.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.005ns logic, 0.537ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.499ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y145.BQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X142Y147.B1    net (fanout=3)        0.616   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X142Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<5>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.883ns logic, 0.616ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X142Y146.A5    net (fanout=3)        0.451   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X142Y146.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (1.009ns logic, 0.451ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X142Y148.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X142Y146.B4    net (fanout=3)        0.537   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X142Y146.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.965ns logic, 0.537ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y145.BQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X142Y147.B1    net (fanout=3)        0.616   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X142Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<5>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.843ns logic, 0.616ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X142Y146.A5    net (fanout=3)        0.451   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X142Y146.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.969ns logic, 0.451ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (SLICE_X142Y148.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X142Y146.B4    net (fanout=3)        0.537   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X142Y146.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.940ns logic, 0.537ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y145.BQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X142Y147.B1    net (fanout=3)        0.616   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X142Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<5>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.818ns logic, 0.616ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y150.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X142Y146.A5    net (fanout=3)        0.451   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X142Y146.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X142Y147.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CIN   net (fanout=1)        0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X142Y148.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.944ns logic, 0.451ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X142Y145.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y145.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X142Y145.A5    net (fanout=1)        0.067   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X142Y145.CLK   Tah         (-Th)     0.101   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1400_6470
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X142Y145.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y145.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X142Y145.A5    net (fanout=1)        0.067   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X142Y145.CLK   Tah         (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1383_6462
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X143Y145.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y145.CQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    SLICE_X143Y145.C5    net (fanout=3)        0.066   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<6>
    SLICE_X143Y145.CLK   Tah         (-Th)     0.056   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut953_6338
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.368ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X142Y150.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Clock Path Skew:      -2.194ns (4.911 - 7.105)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y144.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X142Y150.C2    net (fanout=1)        0.912   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X142Y150.CLK   Tas                   0.030   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut929_6326
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.411ns logic, 0.912ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X142Y150.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.296ns (Levels of Logic = 1)
  Clock Path Skew:      -2.194ns (4.911 - 7.105)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y144.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0
    SLICE_X142Y150.A3    net (fanout=1)        0.885   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X142Y150.CLK   Tas                   0.030   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut917_6320
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.411ns logic, 0.885ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X143Y145.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Clock Path Skew:      -2.200ns (4.907 - 7.107)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y145.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6
    SLICE_X143Y145.C1    net (fanout=1)        0.828   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X143Y145.CLK   Tas                   0.073   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut953_6338
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.454ns logic, 0.828ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X143Y145.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.695ns (2.454 - 3.149)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y145.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X143Y145.A6    net (fanout=1)        0.143   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X143Y145.CLK   Tah         (-Th)     0.055   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut941_6332
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.060ns logic, 0.143ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X143Y145.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.695ns (2.454 - 3.149)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y145.BQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5
    SLICE_X143Y145.B5    net (fanout=1)        0.170   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X143Y145.CLK   Tah         (-Th)     0.057   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_6335
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.058ns logic, 0.170ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X142Y150.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.689ns (2.460 - 3.149)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y144.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X142Y150.D6    net (fanout=1)        0.229   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X142Y150.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_6329
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.038ns logic, 0.229ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_rx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.843ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X117Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y127.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10
    SLICE_X117Y126.BX    net (fanout=5)        0.428   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>
    SLICE_X117Y126.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<10>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.415ns logic, 0.428ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X117Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y127.DQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11
    SLICE_X117Y127.AX    net (fanout=3)        0.426   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
    SLICE_X117Y127.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.415ns logic, 0.426ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X116Y126.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y126.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    SLICE_X116Y126.AX    net (fanout=5)        0.441   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<6>
    SLICE_X116Y126.CLK   Tdick                 0.015   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.396ns logic, 0.441ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X116Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y126.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7
    SLICE_X116Y126.BX    net (fanout=5)        0.195   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
    SLICE_X116Y126.CLK   Tckdi       (-Th)     0.089   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.026ns logic, 0.195ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X116Y126.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y127.BQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9
    SLICE_X116Y126.DX    net (fanout=5)        0.195   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<9>
    SLICE_X116Y126.CLK   Tckdi       (-Th)     0.089   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.026ns logic, 0.195ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X116Y126.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y127.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8
    SLICE_X116Y126.CX    net (fanout=5)        0.200   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<8>
    SLICE_X116Y126.CLK   Tckdi       (-Th)     0.089   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.026ns logic, 0.200ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_A_CLK_N = PERIOD TIMEGRP "AD_A_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_A_CLK_N = PERIOD TIMEGRP "AD_A_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y177.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y177.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X20Y154.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.703 - 0.832)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y132.DQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    SLICE_X20Y154.CX     net (fanout=1)        1.336   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
    SLICE_X20Y154.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.396ns logic, 1.336ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X20Y153.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.702 - 0.824)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.AQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    SLICE_X20Y153.DX     net (fanout=1)        1.221   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
    SLICE_X20Y153.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.396ns logic, 1.221ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X36Y132.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.088 - 0.108)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y132.DQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0
    SLICE_X36Y132.DX     net (fanout=1)        0.385   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
    SLICE_X36Y132.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.352ns logic, 0.385ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X32Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y130.CQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0
    SLICE_X32Y130.AX     net (fanout=1)        0.143   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<0>
    SLICE_X32Y130.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X36Y132.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y132.DQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0
    SLICE_X36Y132.DX     net (fanout=1)        0.148   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
    SLICE_X36Y132.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.009ns logic, 0.148ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X20Y153.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.346 - 0.342)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.AQ     Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    SLICE_X20Y153.DX     net (fanout=1)        0.587   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
    SLICE_X20Y153.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.026ns logic, 0.587ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y177.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y177.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_B_CLK_N = PERIOD TIMEGRP "AD_B_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_B_CLK_N = PERIOD TIMEGRP "AD_B_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y179.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y179.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X49Y158.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.608ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.719 - 0.775)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.DQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    SLICE_X49Y158.AX     net (fanout=1)        1.237   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
    SLICE_X49Y158.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.371ns logic, 1.237ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y148.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.528ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.722 - 0.791)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y130.AQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    SLICE_X47Y148.CX     net (fanout=1)        1.113   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
    SLICE_X47Y148.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.415ns logic, 1.113ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.090 - 0.111)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.CQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0
    SLICE_X44Y130.AX     net (fanout=1)        0.373   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
    SLICE_X44Y130.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.352ns logic, 0.373ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.CQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0
    SLICE_X44Y130.AX     net (fanout=1)        0.143   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
    SLICE_X44Y130.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X49Y132.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.DMUX   Tshcko                0.129   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0
    SLICE_X49Y132.DX     net (fanout=1)        0.092   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<0>
    SLICE_X49Y132.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.053ns logic, 0.092ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y148.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.355 - 0.323)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y130.AQ     Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    SLICE_X47Y148.CX     net (fanout=1)        0.458   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
    SLICE_X47Y148.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.039ns logic, 0.458ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y179.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y179.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_C_CLK_N = PERIOD TIMEGRP "AD_C_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_C_CLK_N = PERIOD TIMEGRP "AD_C_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y0.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X50Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.730ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.715 - 0.782)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    SLICE_X50Y70.AX      net (fanout=1)        0.378   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
    SLICE_X50Y70.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.352ns logic, 0.378ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y74.AQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0
    SLICE_X44Y74.BX      net (fanout=1)        0.370   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<0>
    SLICE_X44Y74.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.396ns logic, 0.370ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X49Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.660ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.091 - 0.112)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0
    SLICE_X49Y70.AX      net (fanout=1)        0.245   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
    SLICE_X49Y70.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.415ns logic, 0.245ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X45Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y74.BQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    SLICE_X45Y74.DX      net (fanout=1)        0.092   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
    SLICE_X45Y74.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X49Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0
    SLICE_X49Y70.AX      net (fanout=1)        0.094   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
    SLICE_X49Y70.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.039ns logic, 0.094ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X50Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.351 - 0.318)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.AQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    SLICE_X50Y70.AX      net (fanout=1)        0.147   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
    SLICE_X50Y70.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.009ns logic, 0.147ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y0.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_D_CLK_N = PERIOD TIMEGRP "AD_D_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_D_CLK_N = PERIOD TIMEGRP "AD_D_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y19.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y19.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X30Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0
    SLICE_X30Y74.AX      net (fanout=1)        0.497   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
    SLICE_X30Y74.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.352ns logic, 0.497ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X30Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.AQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    SLICE_X30Y73.DX      net (fanout=1)        0.386   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
    SLICE_X30Y73.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.396ns logic, 0.386ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X36Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.090 - 0.111)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0
    SLICE_X36Y69.AX      net (fanout=1)        0.385   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<0>
    SLICE_X36Y69.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.352ns logic, 0.385ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X35Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.385 - 0.352)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.AQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    SLICE_X35Y69.DX      net (fanout=1)        0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
    SLICE_X35Y69.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X36Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.AQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0
    SLICE_X36Y69.AX      net (fanout=1)        0.148   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<0>
    SLICE_X36Y69.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.009ns logic, 0.148ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X30Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.AQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    SLICE_X30Y73.DX      net (fanout=1)        0.152   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
    SLICE_X30Y73.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.026ns logic, 0.152ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y19.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y19.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 833 paths analyzed, 234 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.863ns.
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_10 (SLICE_X67Y121.A2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/NUM_FRAME_10 (FF)
  Destination:          U14_BTC/lad_out_10 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns (1.537 - 1.753)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/NUM_FRAME_10 to U14_BTC/lad_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y61.Q1      Tickq                 0.678   NUM_FRAME<10>
                                                       U14_BTC/NUM_FRAME_10
    SLICE_X70Y124.D2     net (fanout=9)        5.843   NUM_FRAME<10>
    SLICE_X70Y124.DMUX   Tilo                  0.191   U14_BTC/RST_REG<15>
                                                       U14_BTC/lut2535_556
    SLICE_X71Y123.C4     net (fanout=1)        0.385   U14_BTC/lut2535_556
    SLICE_X71Y123.CMUX   Tilo                  0.186   U14_BTC/lut2717_734
                                                       U14_BTC/lut2537_558
    SLICE_X67Y121.B2     net (fanout=1)        0.723   U14_BTC/lut2537_558
    SLICE_X67Y121.B      Tilo                  0.068   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2542_563
    SLICE_X67Y121.A2     net (fanout=1)        0.465   U14_BTC/lut2542_563
    SLICE_X67Y121.CLK    Tas                   0.073   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2555_576
                                                       U14_BTC/lad_out_10
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (1.196ns logic, 7.416ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_V_10 (FF)
  Destination:          U14_BTC/lad_out_10 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.537 - 1.723)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_V_10 to U14_BTC/lad_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y163.CQ    Tcko                  0.337   para_adj_V<11>
                                                       U14_BTC/PARA_ADJ_V_10
    SLICE_X67Y120.C2     net (fanout=15)       3.358   para_adj_V<10>
    SLICE_X67Y120.C      Tilo                  0.068   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2541_562
    SLICE_X67Y121.B3     net (fanout=1)        0.464   U14_BTC/lut2541_562
    SLICE_X67Y121.B      Tilo                  0.068   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2542_563
    SLICE_X67Y121.A2     net (fanout=1)        0.465   U14_BTC/lut2542_563
    SLICE_X67Y121.CLK    Tas                   0.073   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2555_576
                                                       U14_BTC/lad_out_10
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.546ns logic, 4.287ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_U_10 (FF)
  Destination:          U14_BTC/lad_out_10 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.537 - 1.611)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_U_10 to U14_BTC/lad_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y148.CQ    Tcko                  0.381   para_adj_U<11>
                                                       U14_BTC/PARA_ADJ_U_10
    SLICE_X87Y133.C1     net (fanout=15)       1.882   para_adj_U<10>
    SLICE_X87Y133.C      Tilo                  0.068   U14_BTC/lut2539_560
                                                       U14_BTC/lut2540_561
    SLICE_X67Y120.C5     net (fanout=1)        1.120   U14_BTC/lut2540_561
    SLICE_X67Y120.C      Tilo                  0.068   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2541_562
    SLICE_X67Y121.B3     net (fanout=1)        0.464   U14_BTC/lut2541_562
    SLICE_X67Y121.B      Tilo                  0.068   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2542_563
    SLICE_X67Y121.A2     net (fanout=1)        0.465   U14_BTC/lut2542_563
    SLICE_X67Y121.CLK    Tas                   0.073   LAD_OUT_10_OBUF
                                                       U14_BTC/lut2555_576
                                                       U14_BTC/lad_out_10
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.658ns logic, 3.931ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_11 (SLICE_X65Y118.C6), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/NUM_FRAME_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.229ns (1.535 - 1.764)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/NUM_FRAME_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y48.Q1      Tickq                 0.678   NUM_FRAME<11>
                                                       U14_BTC/NUM_FRAME_11
    SLICE_X69Y116.A6     net (fanout=9)        5.326   NUM_FRAME<11>
    SLICE_X69Y116.A      Tilo                  0.068   U14_BTC/lut2577_597
                                                       U14_BTC/lut2577_597
    SLICE_X71Y119.D1     net (fanout=1)        1.089   U14_BTC/lut2577_597
    SLICE_X71Y119.D      Tilo                  0.068   U14_BTC/ADC_REG<14>
                                                       U14_BTC/lut2578_598
    SLICE_X65Y118.D4     net (fanout=1)        0.558   U14_BTC/lut2578_598
    SLICE_X65Y118.D      Tilo                  0.068   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2597_617
    SLICE_X65Y118.C6     net (fanout=1)        0.110   U14_BTC/lut2597_617
    SLICE_X65Y118.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2598_618
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.038ns (0.955ns logic, 7.083ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_V_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (1.535 - 1.723)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_V_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y163.DQ    Tcko                  0.337   para_adj_V<11>
                                                       U14_BTC/PARA_ADJ_V_11
    SLICE_X95Y123.A5     net (fanout=14)       2.213   para_adj_V<11>
    SLICE_X95Y123.A      Tilo                  0.068   U14_BTC/lut2575_595
                                                       U14_BTC/lut2575_595
    SLICE_X71Y119.D3     net (fanout=1)        1.204   U14_BTC/lut2575_595
    SLICE_X71Y119.D      Tilo                  0.068   U14_BTC/ADC_REG<14>
                                                       U14_BTC/lut2578_598
    SLICE_X65Y118.D4     net (fanout=1)        0.558   U14_BTC/lut2578_598
    SLICE_X65Y118.D      Tilo                  0.068   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2597_617
    SLICE_X65Y118.C6     net (fanout=1)        0.110   U14_BTC/lut2597_617
    SLICE_X65Y118.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2598_618
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (0.614ns logic, 4.085ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/SRC_ADDR_43 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (1.535 - 1.644)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/SRC_ADDR_43 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y126.DMUX   Tshcko                0.422   SRC_ADDR<41>
                                                       U14_BTC/SRC_ADDR_43
    SLICE_X87Y140.B3     net (fanout=3)        1.071   SRC_ADDR<43>
    SLICE_X87Y140.B      Tilo                  0.068   U14_BTC/lut2433_456
                                                       U14_BTC/lut2581_601
    SLICE_X62Y119.A3     net (fanout=1)        1.779   U14_BTC/lut2581_601
    SLICE_X62Y119.A      Tilo                  0.068   U14_BTC/lut2634_653
                                                       U14_BTC/lut2582_602
    SLICE_X65Y118.D1     net (fanout=1)        0.839   U14_BTC/lut2582_602
    SLICE_X65Y118.D      Tilo                  0.068   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2597_617
    SLICE_X65Y118.C6     net (fanout=1)        0.110   U14_BTC/lut2597_617
    SLICE_X65Y118.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2598_618
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.699ns logic, 3.799ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_14 (SLICE_X67Y120.A6), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/NUM_FRAME_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.537 - 1.764)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/NUM_FRAME_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y44.Q1      Tickq                 0.678   NUM_FRAME<14>
                                                       U14_BTC/NUM_FRAME_14
    SLICE_X69Y128.A5     net (fanout=9)        6.242   NUM_FRAME<14>
    SLICE_X69Y128.A      Tilo                  0.068   U14_BTC/lut2178_207
                                                       U14_BTC/lut2696_713
    SLICE_X67Y120.B5     net (fanout=1)        0.740   U14_BTC/lut2696_713
    SLICE_X67Y120.B      Tilo                  0.068   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2701_718
    SLICE_X67Y120.A6     net (fanout=1)        0.110   U14_BTC/lut2701_718
    SLICE_X67Y120.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2723_740
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      7.979ns (0.887ns logic, 7.092ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/DEST_IP_30 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (1.537 - 1.638)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/DEST_IP_30 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y108.DMUX   Tshcko                0.422   DEST_ADDR<30>
                                                       U14_BTC/DEST_IP_30
    SLICE_X70Y120.A1     net (fanout=5)        1.620   DEST_IP<30>
    SLICE_X70Y120.A      Tilo                  0.068   U14_BTC/lut4033_1400
                                                       U14_BTC/lut2684_701
    SLICE_X86Y127.B3     net (fanout=1)        1.123   U14_BTC/lut2684_701
    SLICE_X86Y127.B      Tilo                  0.068   DEST_PORT<11>
                                                       U14_BTC/lut2686_703
    SLICE_X67Y120.B1     net (fanout=1)        1.270   U14_BTC/lut2686_703
    SLICE_X67Y120.B      Tilo                  0.068   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2701_718
    SLICE_X67Y120.A6     net (fanout=1)        0.110   U14_BTC/lut2701_718
    SLICE_X67Y120.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2723_740
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (0.699ns logic, 4.123ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_I_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (1.537 - 1.626)
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_I_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y148.CQ     Tcko                  0.337   para_adj_I<15>
                                                       U14_BTC/PARA_ADJ_I_14
    SLICE_X87Y136.A4     net (fanout=2)        1.327   para_adj_I<14>
    SLICE_X87Y136.A      Tilo                  0.068   U14_BTC/lut2410_434
                                                       U14_BTC/lut2699_716
    SLICE_X86Y127.C1     net (fanout=1)        0.881   U14_BTC/lut2699_716
    SLICE_X86Y127.C      Tilo                  0.068   DEST_PORT<11>
                                                       U14_BTC/lut2700_717
    SLICE_X67Y120.B4     net (fanout=1)        1.076   U14_BTC/lut2700_717
    SLICE_X67Y120.B      Tilo                  0.068   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2701_718
    SLICE_X67Y120.A6     net (fanout=1)        0.110   U14_BTC/lut2701_718
    SLICE_X67Y120.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2723_740
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.614ns logic, 3.394ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U14_BTC/DEST_ADDR_11 (SLICE_X71Y113.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/DEST_ADDR_11 (FF)
  Destination:          U14_BTC/DEST_ADDR_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/DEST_ADDR_11 to U14_BTC/DEST_ADDR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y113.CQ     Tcko                  0.098   DEST_ADDR<13>
                                                       U14_BTC/DEST_ADDR_11
    SLICE_X71Y113.C5     net (fanout=3)        0.066   DEST_ADDR<11>
    SLICE_X71Y113.CLK    Tah         (-Th)     0.056   DEST_ADDR<13>
                                                       U14_BTC/lut3141_1029
                                                       U14_BTC/DEST_ADDR_11
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/DEST_IP_10 (SLICE_X71Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/DEST_IP_10 (FF)
  Destination:          U14_BTC/DEST_IP_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/DEST_IP_10 to U14_BTC/DEST_IP_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y116.CQ     Tcko                  0.098   DEST_IP<11>
                                                       U14_BTC/DEST_IP_10
    SLICE_X71Y116.C5     net (fanout=4)        0.066   DEST_IP<10>
    SLICE_X71Y116.CLK    Tah         (-Th)     0.056   DEST_IP<11>
                                                       U14_BTC/lut3817_1299
                                                       U14_BTC/DEST_IP_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/SRC_ADDR_40 (SLICE_X87Y126.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/SRC_ADDR_40 (FF)
  Destination:          U14_BTC/SRC_ADDR_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/SRC_ADDR_40 to U14_BTC/SRC_ADDR_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y126.CQ     Tcko                  0.098   SRC_ADDR<41>
                                                       U14_BTC/SRC_ADDR_40
    SLICE_X87Y126.C5     net (fanout=3)        0.066   SRC_ADDR<40>
    SLICE_X87Y126.CLK    Tah         (-Th)     0.056   SRC_ADDR<41>
                                                       U14_BTC/lut3027_964
                                                       U14_BTC/SRC_ADDR_40
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.571ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: BUS_CLK_BUFGP/BUFG/I0
  Logical resource: BUS_CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: BUS_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 13.592ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: NUM_FRAME<0>/CLK
  Logical resource: U14_BTC/NUM_FRAME_0/CK
  Location pin: ILOGIC_X1Y149.CLK
  Clock network: BUS_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 13.592ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: NUM_FRAME<1>/CLK
  Logical resource: U14_BTC/NUM_FRAME_1/CK
  Location pin: ILOGIC_X1Y152.CLK
  Clock network: BUS_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_n = PERIOD TIMEGRP "clk_n" 3.333 ns LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_n = PERIOD TIMEGRP "clk_n" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.333ns
  Low pulse: 1.666ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_p = PERIOD TIMEGRP "clk_p" 3.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP "clk_p" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.333ns
  Low pulse: 1.666ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_BUS_CLK_path" TIG;

 2876278275925 paths analyzed, 1227 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (SLICE_X119Y226.D1), 204295170843 paths
--------------------------------------------------------------------------------
Delay (setup path):     33.445ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (FF)
  Data Path Delay:      30.036ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B2     net (fanout=5)        0.739   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut942_24616
    SLICE_X119Y226.D1    net (fanout=1)        1.639   U2_2400to150_L/U_nco_2400M/][918_24617
    SLICE_X119Y226.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_24161
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     30.036ns (5.634ns logic, 24.402ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     33.407ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (FF)
  Data Path Delay:      29.998ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CMUX   Tcinc                 0.247   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B2     net (fanout=4)        0.869   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_41_OUT_lut<11>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B2     net (fanout=5)        0.739   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut942_24616
    SLICE_X119Y226.D1    net (fanout=1)        1.639   U2_2400to150_L/U_nco_2400M/][918_24617
    SLICE_X119Y226.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_24161
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     29.998ns (5.565ns logic, 24.433ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     33.356ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (FF)
  Data Path Delay:      29.947ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B2     net (fanout=6)        1.103   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut<6>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B2     net (fanout=5)        0.739   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut942_24616
    SLICE_X119Y226.D1    net (fanout=1)        1.639   U2_2400to150_L/U_nco_2400M/][918_24617
    SLICE_X119Y226.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_24161
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     29.947ns (5.571ns logic, 24.376ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6 (SLICE_X118Y226.C5), 193356552101 paths
--------------------------------------------------------------------------------
Delay (setup path):     33.069ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6 (FF)
  Data Path Delay:      29.660ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A2     net (fanout=5)        0.602   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut944_24618
    SLICE_X118Y226.C5    net (fanout=1)        1.440   U2_2400to150_L/U_nco_2400M/][919_24619
    SLICE_X118Y226.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut293_24157
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     29.660ns (5.594ns logic, 24.066ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     33.031ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6 (FF)
  Data Path Delay:      29.622ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CMUX   Tcinc                 0.247   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B2     net (fanout=4)        0.869   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_41_OUT_lut<11>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A2     net (fanout=5)        0.602   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut944_24618
    SLICE_X118Y226.C5    net (fanout=1)        1.440   U2_2400to150_L/U_nco_2400M/][919_24619
    SLICE_X118Y226.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut293_24157
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     29.622ns (5.525ns logic, 24.097ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     32.980ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6 (FF)
  Data Path Delay:      29.571ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B2     net (fanout=6)        1.103   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut<6>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.BMUX   Tcinb                 0.276   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X99Y222.A2     net (fanout=3)        0.876   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X99Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_24607
                                                       U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A2     net (fanout=5)        0.602   U2_2400to150_L/U_nco_2400M/lut930_24606
    SLICE_X97Y222.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][918_24617
                                                       U2_2400to150_L/U_nco_2400M/lut944_24618
    SLICE_X118Y226.C5    net (fanout=1)        1.440   U2_2400to150_L/U_nco_2400M/][919_24619
    SLICE_X118Y226.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut293_24157
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     29.571ns (5.531ns logic, 24.040ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (SLICE_X118Y226.B1), 238865557360 paths
--------------------------------------------------------------------------------
Delay (setup path):     33.025ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      29.616ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X98Y222.C1     net (fanout=3)        0.878   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut<8>
    SLICE_X98Y222.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_24608
                                                       U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A1    net (fanout=2)        0.637   U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][916_24612
                                                       U2_2400to150_L/U_nco_2400M/lut936_24611
    SLICE_X118Y226.B1    net (fanout=1)        1.424   U2_2400to150_L/U_nco_2400M/][916_24612
    SLICE_X118Y226.CLK   Tas                   0.028   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_24170
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     29.616ns (5.529ns logic, 24.087ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     32.987ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      29.578ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CMUX   Tcinc                 0.247   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B2     net (fanout=4)        0.869   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_41_OUT_lut<11>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B1     net (fanout=4)        1.129   U2_2400to150_L/U_nco_2400M/n0158<7>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X98Y222.C1     net (fanout=3)        0.878   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut<8>
    SLICE_X98Y222.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_24608
                                                       U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A1    net (fanout=2)        0.637   U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][916_24612
                                                       U2_2400to150_L/U_nco_2400M/lut936_24611
    SLICE_X118Y226.B1    net (fanout=1)        1.424   U2_2400to150_L/U_nco_2400M/][916_24612
    SLICE_X118Y226.CLK   Tas                   0.028   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_24170
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     29.578ns (5.460ns logic, 24.118ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     32.936ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_3 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      29.527ns (Levels of Logic = 24)
  Clock Path Skew:      -3.249ns (-0.043 - 3.206)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_3 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.DQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_3
    SLICE_X95Y203.B2     net (fanout=21)       6.837   FREQ_STEP<3>
    SLICE_X95Y203.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut1059_24690
                                                       U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D1     net (fanout=5)        1.133   U2_2400to150_L/U_nco_2400M/lut295_24626
    SLICE_X89Y198.D      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_24719
                                                       U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.A3     net (fanout=4)        1.230   U2_2400to150_L/U_nco_2400M/lut296_24719
    SLICE_X95Y193.AMUX   Tilo                  0.182   U2_2400to150_L/U_nco_2400M/lut321_24720
                                                       U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.B2     net (fanout=2)        0.992   U2_2400to150_L/U_nco_2400M/lut297_24731
    SLICE_X88Y192.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X82Y199.B2     net (fanout=7)        1.258   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<6>
    SLICE_X82Y199.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/][1014_24713
                                                       U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A3     net (fanout=1)        0.650   U2_2400to150_L/U_nco_2400M/lut436_24701
    SLICE_X86Y199.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut15_24593
                                                       U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.D4     net (fanout=6)        0.421   U2_2400to150_L/U_nco_2400M/lut437_24702
    SLICE_X88Y198.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X88Y199.DMUX   Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X91Y203.B1     net (fanout=2)        0.838   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X91Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_24682
                                                       U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.B1     net (fanout=12)       0.622   U2_2400to150_L/U_nco_2400M/lut508_24683
    SLICE_X88Y203.DMUX   Topbd                 0.608   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X88Y206.A2     net (fanout=5)        0.860   U2_2400to150_L/U_nco_2400M/n0148<7>
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_24663
                                                       U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A2     net (fanout=1)        0.881   U2_2400to150_L/U_nco_2400M/lut613_24663
    SLICE_X89Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_24665
                                                       U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.B1     net (fanout=11)       0.740   U2_2400to150_L/U_nco_2400M/lut614_24664
    SLICE_X88Y208.BMUX   Tilo                  0.205   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.C4     net (fanout=1)        0.397   U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>
    SLICE_X88Y208.CQ     Tad_logic             0.578   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<6>_rt
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>_rt
    SLICE_X95Y210.B2     net (fanout=7)        1.204   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<6>
    SLICE_X95Y210.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A6     net (fanout=1)        0.110   U2_2400to150_L/U_nco_2400M/lut719_24645
    SLICE_X95Y210.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_24645
                                                       U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.B5     net (fanout=11)       0.605   U2_2400to150_L/U_nco_2400M/lut720_24646
    SLICE_X96Y214.CMUX   Topbc                 0.545   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X94Y220.B2     net (fanout=6)        1.103   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut<6>
    SLICE_X94Y220.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut866_24625
                                                       U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A3     net (fanout=1)        0.468   U2_2400to150_L/U_nco_2400M/lut825_24627
    SLICE_X97Y220.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_24615
                                                       U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.D2     net (fanout=12)       0.773   U2_2400to150_L/U_nco_2400M/lut826_24628
    SLICE_X96Y218.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.CIN    net (fanout=1)        0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X96Y219.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X98Y222.C1     net (fanout=3)        0.878   U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut<8>
    SLICE_X98Y222.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_24608
                                                       U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A1    net (fanout=2)        0.637   U2_2400to150_L/U_nco_2400M/lut933_24608
    SLICE_X101Y222.A     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][916_24612
                                                       U2_2400to150_L/U_nco_2400M/lut936_24611
    SLICE_X118Y226.B1    net (fanout=1)        1.424   U2_2400to150_L/U_nco_2400M/][916_24612
    SLICE_X118Y226.CLK   Tas                   0.028   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<6>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_24170
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     29.527ns (5.466ns logic, 24.061ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_CLK_BUS_CLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_start_reg (SLICE_X59Y122.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.558ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/adc_snap_operate_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_start_reg (FF)
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      -1.586ns (-0.204 - 1.382)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/adc_snap_operate_1 to U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y122.BQ     Tcko                  0.098   adc_snap_operate<1>
                                                       U14_BTC/adc_snap_operate_1
    SLICE_X59Y122.AX     net (fanout=3)        0.110   adc_snap_operate<1>
    SLICE_X59Y122.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_start_reg
                                                       U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y24.ADDRBWRADDRL3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.541ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/adc_snap_addr_2 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      -1.469ns (-0.097 - 1.372)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/adc_snap_addr_2 to U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y124.CQ           Tcko                  0.115   adc_snap_addr<3>
                                                             U14_BTC/adc_snap_addr_2
    RAMB36_X3Y24.ADDRBWRADDRL3 net (fanout=9)        0.214   adc_snap_addr<2>
    RAMB36_X3Y24.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.232ns (0.018ns logic, 0.214ns route)
                                                             (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y25.ADDRBWRADDRL4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.541ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/adc_snap_addr_3 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Data Path Delay:      0.231ns (Levels of Logic = 0)
  Clock Path Skew:      -1.470ns (-0.098 - 1.372)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/adc_snap_addr_3 to U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y124.DQ           Tcko                  0.115   adc_snap_addr<3>
                                                             U14_BTC/adc_snap_addr_3
    RAMB36_X3Y25.ADDRBWRADDRL4 net (fanout=9)        0.213   adc_snap_addr<3>
    RAMB36_X3Y25.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.231ns (0.018ns logic, 0.213ns route)
                                                             (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP 
"BUS_CLK" 15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 107 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.602ns.
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_5 (SLICE_X71Y125.A4), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_5 (FF)
  Destination:          U14_BTC/lad_out_5 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.571ns (Levels of Logic = 5)
  Clock Path Skew:      3.129ns (3.022 - -0.107)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_5 to U14_BTC/lad_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.CQ      Tcko                  0.381   adc_max_min_R<5>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_5
    SLICE_X69Y103.D1     net (fanout=1)        3.085   adc_max_min_R<5>
    SLICE_X69Y103.D      Tilo                  0.068   U14_BTC/lut2305_331
                                                       U14_BTC/lut2305_331
    SLICE_X69Y103.C2     net (fanout=1)        0.463   U14_BTC/lut2305_331
    SLICE_X69Y103.C      Tilo                  0.068   U14_BTC/lut2305_331
                                                       U14_BTC/lut2306_332
    SLICE_X65Y132.C3     net (fanout=1)        1.729   U14_BTC/lut2306_332
    SLICE_X65Y132.C      Tilo                  0.068   U14_BTC/adc_if_reset<7>
                                                       U14_BTC/lut2307_333
    SLICE_X85Y126.C5     net (fanout=1)        1.901   U14_BTC/lut2307_333
    SLICE_X85Y126.C      Tilo                  0.068   SRC_PORT<7>
                                                       U14_BTC/lut2316_342
    SLICE_X71Y125.A4     net (fanout=1)        0.667   U14_BTC/lut2316_342
    SLICE_X71Y125.CLK    Tas                   0.073   LAD_OUT_5_OBUF
                                                       U14_BTC/lut2335_361
                                                       U14_BTC/lad_out_5
    -------------------------------------------------  ---------------------------
    Total                                      8.571ns (0.726ns logic, 7.845ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_R/max_iq_reg_5 (FF)
  Destination:          U14_BTC/lad_out_5 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 5)
  Clock Path Skew:      3.064ns (3.022 - -0.042)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_R/max_iq_reg_5 to U14_BTC/lad_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y74.BQ      Tcko                  0.337   max_ddc_R<7>
                                                       U_DDC_Digital_gain_R/max_iq_reg_5
    SLICE_X69Y103.D2     net (fanout=1)        1.817   max_ddc_R<5>
    SLICE_X69Y103.D      Tilo                  0.068   U14_BTC/lut2305_331
                                                       U14_BTC/lut2305_331
    SLICE_X69Y103.C2     net (fanout=1)        0.463   U14_BTC/lut2305_331
    SLICE_X69Y103.C      Tilo                  0.068   U14_BTC/lut2305_331
                                                       U14_BTC/lut2306_332
    SLICE_X65Y132.C3     net (fanout=1)        1.729   U14_BTC/lut2306_332
    SLICE_X65Y132.C      Tilo                  0.068   U14_BTC/adc_if_reset<7>
                                                       U14_BTC/lut2307_333
    SLICE_X85Y126.C5     net (fanout=1)        1.901   U14_BTC/lut2307_333
    SLICE_X85Y126.C      Tilo                  0.068   SRC_PORT<7>
                                                       U14_BTC/lut2316_342
    SLICE_X71Y125.A4     net (fanout=1)        0.667   U14_BTC/lut2316_342
    SLICE_X71Y125.CLK    Tas                   0.073   LAD_OUT_5_OBUF
                                                       U14_BTC/lut2335_361
                                                       U14_BTC/lad_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (0.682ns logic, 6.577ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U14_BTC/lad_out_5 (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 4)
  Clock Path Skew:      3.113ns (3.022 - -0.091)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U14_BTC/lad_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOBDO1  Trcko_DOB             2.073   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X58Y128.B2     net (fanout=1)        1.108   adc_snap_data<5>
    SLICE_X58Y128.BMUX   Tilo                  0.197   U14_BTC/lut2237_265
                                                       U14_BTC/lut2294_320
    SLICE_X71Y128.A3     net (fanout=1)        0.953   U14_BTC/lut2294_320
    SLICE_X71Y128.A      Tilo                  0.068   U14_BTC/lut2142_172
                                                       U14_BTC/lut2300_326
    SLICE_X85Y126.C6     net (fanout=1)        0.479   U14_BTC/lut2300_326
    SLICE_X85Y126.C      Tilo                  0.068   SRC_PORT<7>
                                                       U14_BTC/lut2316_342
    SLICE_X71Y125.A4     net (fanout=1)        0.667   U14_BTC/lut2316_342
    SLICE_X71Y125.CLK    Tas                   0.073   LAD_OUT_5_OBUF
                                                       U14_BTC/lut2335_361
                                                       U14_BTC/lad_out_5
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (2.479ns logic, 3.207ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_8 (SLICE_X71Y111.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_L/max_iq_reg_24 (FF)
  Destination:          U14_BTC/lad_out_8 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.144ns (Levels of Logic = 3)
  Clock Path Skew:      3.061ns (3.020 - -0.041)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_L/max_iq_reg_24 to U14_BTC/lad_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y167.AQ     Tcko                  0.337   max_ddc_L<27>
                                                       U_DDC_Digital_gain_L/max_iq_reg_24
    SLICE_X69Y138.A1     net (fanout=1)        4.764   max_ddc_L<24>
    SLICE_X69Y138.A      Tilo                  0.068   FREQEQUA_WADDR<3>
                                                       U14_BTC/lut2430_453
    SLICE_X69Y132.A6     net (fanout=1)        0.386   U14_BTC/lut2430_453
    SLICE_X69Y132.A      Tilo                  0.068   U14_BTC/RST_REG<8>
                                                       U14_BTC/lut2431_454
    SLICE_X71Y111.A2     net (fanout=1)        1.448   U14_BTC/lut2431_454
    SLICE_X71Y111.CLK    Tas                   0.073   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2468_491
                                                       U14_BTC/lad_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.144ns (0.546ns logic, 6.598ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_2 (SLICE_X67Y125.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U14_BTC/lad_out_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 3)
  Clock Path Skew:      3.125ns (3.021 - -0.104)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U14_BTC/lad_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y27.DOBDO0  Trcko_DOB             2.073   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X59Y126.A4     net (fanout=1)        3.450   adc_snap_data<2>
    SLICE_X59Y126.A      Tilo                  0.068   U14_BTC/lut2180_209
                                                       U14_BTC/lut2180_209
    SLICE_X66Y126.A5     net (fanout=1)        0.794   U14_BTC/lut2180_209
    SLICE_X66Y126.A      Tilo                  0.068   U14_BTC/lut2257_284
                                                       U14_BTC/lut2184_213
    SLICE_X67Y125.C2     net (fanout=1)        0.594   U14_BTC/lut2184_213
    SLICE_X67Y125.CLK    Tas                   0.073   LAD_OUT_2_OBUF
                                                       U14_BTC/lut2205_234
                                                       U14_BTC/lad_out_2
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (2.282ns logic, 4.838ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_2 (FF)
  Destination:          U14_BTC/lad_out_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 4)
  Clock Path Skew:      3.128ns (3.021 - -0.107)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_2 to U14_BTC/lad_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.AMUX    Tshcko                0.465   adc_max_min_R<5>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_2
    SLICE_X67Y76.A1      net (fanout=1)        1.919   adc_max_min_R<2>
    SLICE_X67Y76.A       Tilo                  0.068   U14_BTC/lut2182_211
                                                       U14_BTC/lut2182_211
    SLICE_X66Y126.B3     net (fanout=1)        2.428   U14_BTC/lut2182_211
    SLICE_X66Y126.B      Tilo                  0.068   U14_BTC/lut2257_284
                                                       U14_BTC/lut2183_212
    SLICE_X66Y126.A2     net (fanout=1)        0.474   U14_BTC/lut2183_212
    SLICE_X66Y126.A      Tilo                  0.068   U14_BTC/lut2257_284
                                                       U14_BTC/lut2184_213
    SLICE_X67Y125.C2     net (fanout=1)        0.594   U14_BTC/lut2184_213
    SLICE_X67Y125.CLK    Tas                   0.073   LAD_OUT_2_OBUF
                                                       U14_BTC/lut2205_234
                                                       U14_BTC/lad_out_2
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (0.742ns logic, 5.415ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_R/max_iq_reg_2 (FF)
  Destination:          U14_BTC/lad_out_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 4)
  Clock Path Skew:      3.064ns (3.021 - -0.043)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_R/max_iq_reg_2 to U14_BTC/lad_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y73.CQ      Tcko                  0.337   max_ddc_R<3>
                                                       U_DDC_Digital_gain_R/max_iq_reg_2
    SLICE_X72Y75.A6      net (fanout=1)        0.373   max_ddc_R<2>
    SLICE_X72Y75.A       Tilo                  0.068   U14_BTC/lut2233_261
                                                       U14_BTC/lut2181_210
    SLICE_X66Y126.B2     net (fanout=1)        2.921   U14_BTC/lut2181_210
    SLICE_X66Y126.B      Tilo                  0.068   U14_BTC/lut2257_284
                                                       U14_BTC/lut2183_212
    SLICE_X66Y126.A2     net (fanout=1)        0.474   U14_BTC/lut2183_212
    SLICE_X66Y126.A      Tilo                  0.068   U14_BTC/lut2257_284
                                                       U14_BTC/lut2184_213
    SLICE_X67Y125.C2     net (fanout=1)        0.594   U14_BTC/lut2184_213
    SLICE_X67Y125.CLK    Tas                   0.073   LAD_OUT_2_OBUF
                                                       U14_BTC/lut2205_234
                                                       U14_BTC/lad_out_2
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (0.614ns logic, 4.362ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP "BUS_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_4 (SLICE_X69Y124.A4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_DDC_Digital_gain_L/max_iq_reg_4 (FF)
  Destination:          U14_BTC/lad_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 5)
  Positive Clock Path Skew: 1.729ns (1.540 - -0.189)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_4 to U14_BTC/lad_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y163.AQ     Tcko                  0.098   max_ddc_L<7>
                                                       U_DDC_Digital_gain_L/max_iq_reg_4
    SLICE_X86Y131.D4     net (fanout=1)        0.785   max_ddc_L<4>
    SLICE_X86Y131.D      Tilo                  0.034   U14_BTC/lut2287_314
                                                       U14_BTC/lut2287_314
    SLICE_X86Y131.C2     net (fanout=1)        0.167   U14_BTC/lut2287_314
    SLICE_X86Y131.C      Tilo                  0.034   U14_BTC/lut2287_314
                                                       U14_BTC/lut2288_315
    SLICE_X87Y131.A1     net (fanout=1)        0.161   U14_BTC/lut2288_315
    SLICE_X87Y131.A      Tilo                  0.034   CTRL<0>
                                                       U14_BTC/lut2289_316
    SLICE_X85Y126.A4     net (fanout=1)        0.205   U14_BTC/lut2289_316
    SLICE_X85Y126.A      Tilo                  0.034   SRC_PORT<7>
                                                       U14_BTC/lut2290_317
    SLICE_X69Y124.A4     net (fanout=1)        0.417   U14_BTC/lut2290_317
    SLICE_X69Y124.CLK    Tah         (-Th)     0.055   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2291_318
                                                       U14_BTC/lad_out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.179ns logic, 1.735ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_DDC_Digital_gain_L/max_iq_reg_20 (FF)
  Destination:          U14_BTC/lad_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.729ns (1.540 - -0.189)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_20 to U14_BTC/lad_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y160.AQ     Tcko                  0.115   max_ddc_L<23>
                                                       U_DDC_Digital_gain_L/max_iq_reg_20
    SLICE_X89Y132.B1     net (fanout=1)        1.502   max_ddc_L<20>
    SLICE_X89Y132.B      Tilo                  0.034   U14_BTC/lut2282_309
                                                       U14_BTC/lut2282_309
    SLICE_X85Y126.B4     net (fanout=1)        0.289   U14_BTC/lut2282_309
    SLICE_X85Y126.B      Tilo                  0.034   SRC_PORT<7>
                                                       U14_BTC/lut2283_310
    SLICE_X85Y126.A2     net (fanout=1)        0.160   U14_BTC/lut2283_310
    SLICE_X85Y126.A      Tilo                  0.034   SRC_PORT<7>
                                                       U14_BTC/lut2290_317
    SLICE_X69Y124.A4     net (fanout=1)        0.417   U14_BTC/lut2290_317
    SLICE_X69Y124.CLK    Tah         (-Th)     0.055   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2291_318
                                                       U14_BTC/lad_out_4
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.162ns logic, 2.368ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_7 (SLICE_X70Y126.A3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_DDC_Digital_gain_L/max_iq_reg_7 (FF)
  Destination:          U14_BTC/lad_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.730ns (1.541 - -0.189)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_7 to U14_BTC/lad_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y163.DQ     Tcko                  0.098   max_ddc_L<7>
                                                       U_DDC_Digital_gain_L/max_iq_reg_7
    SLICE_X85Y137.A4     net (fanout=1)        0.599   max_ddc_L<7>
    SLICE_X85Y137.A      Tilo                  0.034   U14_BTC/lut2569_589
                                                       U14_BTC/lut2421_445
    SLICE_X85Y141.A5     net (fanout=1)        0.264   U14_BTC/lut2421_445
    SLICE_X85Y141.A      Tilo                  0.034   U14_BTC/lut2419_443
                                                       U14_BTC/lut2424_448
    SLICE_X70Y142.C1     net (fanout=1)        0.474   U14_BTC/lut2424_448
    SLICE_X70Y142.C      Tilo                  0.034   U14_BTC/lut2418_442
                                                       U14_BTC/lut2425_449
    SLICE_X70Y126.A3     net (fanout=1)        0.438   U14_BTC/lut2425_449
    SLICE_X70Y126.CLK    Tah         (-Th)     0.055   LAD_OUT_7_OBUF
                                                       U14_BTC/lut2426_450
                                                       U14_BTC/lad_out_7
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.145ns logic, 1.775ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_7 (SLICE_X70Y126.A3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_71 (FF)
  Destination:          U14_BTC/lad_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.757ns (1.541 - -0.216)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_71 to U14_BTC/lad_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y175.CQ     Tcko                  0.098   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_71
    SLICE_X85Y141.C5     net (fanout=1)        1.152   adc_max_min_L<7>
    SLICE_X85Y141.C      Tilo                  0.034   U14_BTC/lut2419_443
                                                       U14_BTC/lut2420_444
    SLICE_X85Y141.A3     net (fanout=1)        0.117   U14_BTC/lut2420_444
    SLICE_X85Y141.A      Tilo                  0.034   U14_BTC/lut2419_443
                                                       U14_BTC/lut2424_448
    SLICE_X70Y142.C1     net (fanout=1)        0.474   U14_BTC/lut2424_448
    SLICE_X70Y142.C      Tilo                  0.034   U14_BTC/lut2418_442
                                                       U14_BTC/lut2425_449
    SLICE_X70Y126.A3     net (fanout=1)        0.438   U14_BTC/lut2425_449
    SLICE_X70Y126.CLK    Tah         (-Th)     0.055   LAD_OUT_7_OBUF
                                                       U14_BTC/lut2426_450
                                                       U14_BTC/lad_out_7
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.145ns logic, 2.181ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_8 (SLICE_X71Y111.A6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_0 (FF)
  Destination:          U14_BTC/lad_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.762ns (1.540 - -0.222)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_0 to U14_BTC/lad_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.AQ      Tcko                  0.098   adc_max_min_R<10>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_0
    SLICE_X64Y115.D5     net (fanout=1)        1.285   adc_max_min_R<8>
    SLICE_X64Y115.D      Tilo                  0.034   U14_BTC/lut2442_465
                                                       U14_BTC/lut2442_465
    SLICE_X64Y115.C2     net (fanout=1)        0.166   U14_BTC/lut2442_465
    SLICE_X64Y115.C      Tilo                  0.034   U14_BTC/lut2442_465
                                                       U14_BTC/lut2443_466
    SLICE_X71Y111.B2     net (fanout=1)        0.324   U14_BTC/lut2443_466
    SLICE_X71Y111.B      Tilo                  0.034   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2459_482
    SLICE_X71Y111.A6     net (fanout=1)        0.038   U14_BTC/lut2459_482
    SLICE_X71Y111.CLK    Tah         (-Th)     0.055   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2468_491
                                                       U14_BTC/lad_out_8
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.145ns logic, 1.813ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_8 (SLICE_X71Y111.A6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_DDC_Digital_gain_L/max_iq_reg_8 (FF)
  Destination:          U14_BTC/lad_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.729ns (1.540 - -0.189)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_8 to U14_BTC/lad_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y161.AQ     Tcko                  0.115   max_ddc_L<11>
                                                       U_DDC_Digital_gain_L/max_iq_reg_8
    SLICE_X86Y135.B2     net (fanout=1)        0.676   max_ddc_L<8>
    SLICE_X86Y135.B      Tilo                  0.034   U14_BTC/lut2635_654
                                                       U14_BTC/lut2452_475
    SLICE_X86Y135.A2     net (fanout=1)        0.169   U14_BTC/lut2452_475
    SLICE_X86Y135.A      Tilo                  0.034   U14_BTC/lut2635_654
                                                       U14_BTC/lut2453_476
    SLICE_X71Y111.B3     net (fanout=1)        1.041   U14_BTC/lut2453_476
    SLICE_X71Y111.B      Tilo                  0.034   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2459_482
    SLICE_X71Y111.A6     net (fanout=1)        0.038   U14_BTC/lut2459_482
    SLICE_X71Y111.CLK    Tah         (-Th)     0.055   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2468_491
                                                       U14_BTC/lad_out_8
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.162ns logic, 1.924ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_8 (SLICE_X71Y111.A6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_DDC_Digital_gain_R/max_iq_reg_8 (FF)
  Destination:          U14_BTC/lad_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 4)
  Positive Clock Path Skew: 1.734ns (1.540 - -0.194)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U_DDC_Digital_gain_R/max_iq_reg_8 to U14_BTC/lad_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y77.AQ      Tcko                  0.098   max_ddc_R<11>
                                                       U_DDC_Digital_gain_R/max_iq_reg_8
    SLICE_X69Y108.C1     net (fanout=1)        0.805   max_ddc_R<8>
    SLICE_X69Y108.C      Tilo                  0.034   U14_BTC/ADC_REG<8>
                                                       U14_BTC/lut2451_474
    SLICE_X86Y135.A3     net (fanout=1)        0.857   U14_BTC/lut2451_474
    SLICE_X86Y135.A      Tilo                  0.034   U14_BTC/lut2635_654
                                                       U14_BTC/lut2453_476
    SLICE_X71Y111.B3     net (fanout=1)        1.041   U14_BTC/lut2453_476
    SLICE_X71Y111.B      Tilo                  0.034   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2459_482
    SLICE_X71Y111.A6     net (fanout=1)        0.038   U14_BTC/lut2459_482
    SLICE_X71Y111.CLK    Tah         (-Th)     0.055   LAD_OUT_8_OBUF
                                                       U14_BTC/lut2468_491
                                                       U14_BTC/lad_out_8
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (0.145ns logic, 2.741ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_30M = PERIOD TIMEGRP "CLK_30M" 33.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_30M = PERIOD TIMEGRP "CLK_30M" 33.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.833ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_CLK_30M_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_30M_CLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_150M = PERIOD TIMEGRP "CLK_150M" 6.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_150M = PERIOD TIMEGRP "CLK_150M" 6.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y50.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y57.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP 
"CLK_150M" 6.666         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 109 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.909ns.
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X62Y210.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.219ns (3.292 - 3.511)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA to U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y211.AMUX   Tshcko                1.478   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    SLICE_X62Y210.AX     net (fanout=1)        0.992   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<0>
    SLICE_X62Y210.CLK    Tdick                 0.034   data_L_i<3>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (1.512ns logic, 0.992ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X55Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.511ns (Levels of Logic = 0)
  Clock Path Skew:      -0.193ns (3.161 - 3.354)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.BQ      Tcko                  0.381   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X55Y67.CX      net (fanout=1)        2.096   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X55Y67.CLK     Tdick                 0.034   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.415ns logic, 2.096ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X42Y70.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1 (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (3.126 - 3.351)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1 to U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.C       Tshcko                1.355   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1
    SLICE_X42Y70.B2      net (fanout=1)        1.046   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
    SLICE_X42Y70.CLK     Tas                   0.011   data_R_q<3>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>_rt
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (1.366ns logic, 1.046ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP "CLK_150M" 6.666         ns;
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21 (SLICE_X52Y203.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1 (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.098ns (1.576 - 1.478)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1 to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y202.B      Tshcko                0.328   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<21>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1
    SLICE_X52Y203.AX     net (fanout=1)        0.099   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<21>
    SLICE_X52Y203.CLK    Tckdi       (-Th)     0.089   data_L_q<21>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.239ns logic, 0.099ns route)
                                                       (70.7% logic, 29.3% route)
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (SLICE_X58Y209.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1 (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.098ns (1.585 - 1.487)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1 to U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y209.A      Tshcko                0.326   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1
    SLICE_X58Y209.BX     net (fanout=1)        0.096   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<13>
    SLICE_X58Y209.CLK    Tckdi       (-Th)     0.076   data_L_i<15>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.250ns logic, 0.096ns route)
                                                       (72.3% logic, 27.7% route)
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18 (SLICE_X52Y202.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.098ns (1.576 - 1.478)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y202.AMUX   Tshcko                0.369   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<21>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA
    SLICE_X52Y202.CX     net (fanout=1)        0.096   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<18>
    SLICE_X52Y202.CLK    Tckdi       (-Th)     0.089   data_L_q<19>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.280ns logic, 0.096ns route)
                                                       (74.5% logic, 25.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP 
"U12_clock_generator_clkout1"         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2837 paths analyzed, 2013 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.820ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (SLICE_X133Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (3.018 - 3.194)
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.244ns

  Clock Uncertainty:          0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y118.BQ    Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle
    SLICE_X133Y122.AX    net (fanout=2)        0.573   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
    SLICE_X133Y122.CLK   Tdick                 0.034   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync1
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.371ns logic, 0.573ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3 (SLICE_X149Y91.B2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (1.490 - 1.577)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y127.AQ    Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
    SLICE_X143Y127.A3    net (fanout=1)        0.456   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
    SLICE_X143Y127.A     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/new_wr_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B1    net (fanout=1)        0.782   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.B2     net (fanout=18)       2.645   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.070   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5061_8432
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.587ns logic, 3.883ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (1.490 - 1.578)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y125.AQ    Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg_rstpot
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1
    SLICE_X143Y127.A5    net (fanout=2)        0.414   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg_rstpot
    SLICE_X143Y127.A     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/new_wr_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B1    net (fanout=1)        0.782   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.B2     net (fanout=18)       2.645   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.070   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5061_8432
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.543ns logic, 3.841ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (1.490 - 1.578)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y125.AMUX  Tshcko                0.465   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1
    SLICE_X144Y123.B5    net (fanout=1)        0.464   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int<1>
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.B2     net (fanout=18)       2.645   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.070   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5061_8432
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.603ns logic, 3.109ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6 (SLICE_X149Y91.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (1.490 - 1.577)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y127.AQ    Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
    SLICE_X143Y127.A3    net (fanout=1)        0.456   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg
    SLICE_X143Y127.A     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/new_wr_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B1    net (fanout=1)        0.782   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.C2     net (fanout=18)       2.634   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5043_8424
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (0.590ns logic, 3.872ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (1.490 - 1.578)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y125.AQ    Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg_rstpot
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int_1
    SLICE_X143Y127.A5    net (fanout=2)        0.414   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/bus2ip_cs_reg_rstpot
    SLICE_X143Y127.A     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/new_wr_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B1    net (fanout=1)        0.782   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2975_7608
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.C2     net (fanout=18)       2.634   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5043_8424
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.546ns logic, 3.830ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (1.490 - 1.578)
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y125.AMUX  Tshcko                0.465   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int<3>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int_1
    SLICE_X144Y123.B5    net (fanout=1)        0.464   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int<1>
    SLICE_X144Y123.B     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/ip2bus_wrack
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.C2     net (fanout=18)       2.634   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2976_7609
    SLICE_X149Y91.CLK    Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5043_8424
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.606ns logic, 3.098ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP "U12_clock_generator_clkout1"
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.483 - 0.448)
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X149Y91.CMUX     Tshcko                0.128   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<9>
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5
    TEMAC_X0Y1.HOSTWRDATA5 net (fanout=1)        0.229   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<5>
    TEMAC_X0Y1.HOSTCLK     Tmacckd_HOST(-Th)     0.281   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                         U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------  ---------------------------
    Total                                        0.076ns (-0.153ns logic, 0.229ns route)
                                                         (-201.3% logic, 301.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_31 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.483 - 0.444)
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_31 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y96.DQ        Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<31>
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_31
    TEMAC_X0Y1.HOSTWRDATA31 net (fanout=1)        0.269   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<31>
    TEMAC_X0Y1.HOSTCLK      Tmacckd_HOST(-Th)     0.281   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         0.086ns (-0.183ns logic, 0.269ns route)
                                                          (-212.8% logic, 312.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_17 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.483 - 0.444)
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_17 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y96.BQ        Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<31>
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_17
    TEMAC_X0Y1.HOSTWRDATA17 net (fanout=1)        0.272   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data<17>
    TEMAC_X0Y1.HOSTCLK      Tmacckd_HOST(-Th)     0.281   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         0.089ns (-0.183ns logic, 0.272ns route)
                                                          (-205.6% logic, 305.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP "U12_clock_generator_clkout1"
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<7>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
  Location pin: SLICE_X144Y116.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP 
"U12_clock_generator_clkout0"         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 
50% INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1564384 paths analyzed, 2657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.480ns.
--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (SLICE_X92Y116.CIN), 107569 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.313ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (2.955ns logic, 3.358ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_5 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_5 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.BQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_5
    SLICE_X93Y112.B4     net (fanout=4)        0.860   U12/basic_pat_gen/axi_pat_gen/frame_count<5>
    SLICE_X93Y112.COUT   Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<5>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (2.950ns logic, 3.332ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.DMUX   Topbd                 0.608   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.D4     net (fanout=2)        0.389   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_151
    SLICE_X89Y116.COUT   Topcyd                0.319   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (2.999ns logic, 3.278ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16 (SLICE_X92Y117.CIN), 127927 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 11)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CLK    Tcinck                0.042   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<16>
                                                       PhysOnlyBuf
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (2.935ns logic, 3.358ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_5 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 11)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_5 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.BQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_5
    SLICE_X93Y112.B4     net (fanout=4)        0.860   U12/basic_pat_gen/axi_pat_gen/frame_count<5>
    SLICE_X93Y112.COUT   Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<5>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CLK    Tcinck                0.042   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<16>
                                                       PhysOnlyBuf
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (2.930ns logic, 3.332ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 11)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.DMUX   Topbd                 0.608   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.D4     net (fanout=2)        0.389   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_151
    SLICE_X89Y116.COUT   Topcyd                0.319   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
    SLICE_X92Y117.CLK    Tcinck                0.042   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<16>
                                                       PhysOnlyBuf
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.979ns logic, 3.278ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13 (SLICE_X92Y116.CIN), 107569 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.100   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (2.915ns logic, 3.358ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_5 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_5 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.BQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_5
    SLICE_X93Y112.B4     net (fanout=4)        0.860   U12/basic_pat_gen/axi_pat_gen/frame_count<5>
    SLICE_X93Y112.COUT   Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<5>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.CMUX   Topbc                 0.545   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.C1     net (fanout=2)        0.469   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_141
    SLICE_X89Y116.COUT   Topcyc                0.338   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>14
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.100   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (2.910ns logic, 3.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_4 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.237ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (1.025 - 1.071)
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_4 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y111.AQ    Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/frame_count<7>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_4
    SLICE_X93Y112.A3     net (fanout=4)        0.886   U12/basic_pat_gen/axi_pat_gen/frame_count<4>
    SLICE_X93Y112.COUT   Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X93Y113.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X93Y114.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
    SLICE_X88Y116.B1     net (fanout=2)        0.979   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_13
    SLICE_X88Y116.DMUX   Topbd                 0.608   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<13>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X89Y116.D4     net (fanout=2)        0.389   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_151
    SLICE_X89Y116.COUT   Topcyd                0.319   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_14
    SLICE_X89Y117.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>15
    SLICE_X89Y117.BMUX   Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X92Y113.B2     net (fanout=2)        1.024   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_174
    SLICE_X92Y113.COUT   Topcyb                0.406   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<3>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<3>
    SLICE_X92Y114.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X92Y115.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CIN    net (fanout=1)        0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X92Y116.CLK    Tcinck                0.100   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13
    -------------------------------------------------  ---------------------------
    Total                                      6.237ns (2.959ns logic, 3.278ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP "U12_clock_generator_clkout0"
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X7Y56.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.590 - 0.432)
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y142.CQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6
    RAMB18_X7Y56.DIADI6  net (fanout=2)        0.279   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<6>
    RAMB18_X7Y56.RDCLK   Trckd_DIA   (-Th)     0.198   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (-0.100ns logic, 0.279ns route)
                                                       (-55.9% logic, 155.9% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/SP (SLICE_X126Y142.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/basic_pat_gen/address_swap/wr_addr_1 (FF)
  Destination:          U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.452 - 0.417)
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/basic_pat_gen/address_swap/wr_addr_1 to U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y142.BQ    Tcko                  0.098   U12/basic_pat_gen/address_swap/wr_addr<1>
                                                       U12/basic_pat_gen/address_swap/wr_addr_1
    SLICE_X126Y142.D2    net (fanout=12)       0.239   U12/basic_pat_gen/address_swap/wr_addr<1>
    SLICE_X126Y142.CLK   Tah         (-Th)     0.279   U12/tx_axis_fifo_tdata<6>
                                                       U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.058ns (-0.181ns logic, 0.239ns route)
                                                       (-312.1% logic, 412.1% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/DP (SLICE_X126Y142.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/basic_pat_gen/address_swap/wr_addr_1 (FF)
  Destination:          U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.452 - 0.417)
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/basic_pat_gen/address_swap/wr_addr_1 to U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y142.BQ    Tcko                  0.098   U12/basic_pat_gen/address_swap/wr_addr<1>
                                                       U12/basic_pat_gen/address_swap/wr_addr_1
    SLICE_X126Y142.D2    net (fanout=12)       0.239   U12/basic_pat_gen/address_swap/wr_addr<1>
    SLICE_X126Y142.CLK   Tah         (-Th)     0.279   U12/tx_axis_fifo_tdata<6>
                                                       U12/basic_pat_gen/address_swap/gen_ram[7].RAM64X1D_inst/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.058ns (-0.181ns logic, 0.239ns route)
                                                       (-312.1% logic, 412.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP "U12_clock_generator_clkout0"
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y57.CLKARDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y56.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X5Y48.WRCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP 
"U12_clock_generator_clkout2"         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X55Y114.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (1.500 - 1.643)
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y112.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y114.SR     net (fanout=2)        1.403   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y114.CLK    Tsrck                 0.513   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.850ns logic, 1.403ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y114.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (1.500 - 1.643)
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y112.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y114.SR     net (fanout=2)        1.403   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y114.CLK    Tsrck                 0.513   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.850ns logic, 1.403ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X55Y114.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (1.500 - 1.643)
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y112.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y114.SR     net (fanout=2)        1.403   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y114.CLK    Tsrck                 0.508   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.845ns logic, 1.403ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP "U12_clock_generator_clkout2"
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X55Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.AQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y114.A5     net (fanout=3)        0.071   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y114.CLK    Tah         (-Th)     0.082   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3-In111
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X55Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.AQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y114.A5     net (fanout=3)        0.071   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y114.CLK    Tah         (-Th)     0.055   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2-In11
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X54Y114.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.AQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X54Y114.A4     net (fanout=3)        0.154   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X54Y114.CLK    Tah         (-Th)     0.101   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1-In11
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.003ns logic, 0.154ns route)
                                                       (-2.0% logic, 102.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP "U12_clock_generator_clkout2"
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: U12/refclk_bufg
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U12/clock_generator/clkout3_buf/I0
  Logical resource: U12/clock_generator/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: U12/clock_generator/clkout2
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset/SR
  Logical resource: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1/SR
  Location pin: SLICE_X54Y114.SR
  Clock network: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout3_0" TS_clk_n / 0.5 PHASE -1.6665 ns        
 LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3_0" TS_clk_n / 0.5 PHASE -1.6665 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y50.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y57.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout1_0" TS_clk_n / 0.1 PHASE -14.9985 ns       
  LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout1_0" TS_clk_n / 0.1 PHASE -14.9985 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 20.830ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------
Slack: 31.901ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------
Slack: 966.670ns (max period limit - period)
  Period: 33.330ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout2_0" TS_clk_n LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2_0" TS_clk_n LOW 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 291521 paths analyzed, 58510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.582ns.
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20 (SLICE_X41Y79.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.571 - 1.587)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y127.AQ     Tcko                  0.337   pps_out_pps_delay_11
                                                       U_delay_line_pps_out_pps_delay_11/din_reg<0>_0
    SLICE_X46Y67.B5      net (fanout=114)      4.688   pps_out_pps_delay_11
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X41Y79.CE      net (fanout=11)       1.089   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X41Y79.CLK     Tceck                 0.318   data_R_i<20>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (0.723ns logic, 5.777ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.980 - 1.063)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.337   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X46Y67.B1      net (fanout=1)        0.727   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X41Y79.CE      net (fanout=11)       1.089   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X41Y79.CLK     Tceck                 0.318   data_R_i<20>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.723ns logic, 1.816ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21 (SLICE_X40Y79.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.571 - 1.587)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y127.AQ     Tcko                  0.337   pps_out_pps_delay_11
                                                       U_delay_line_pps_out_pps_delay_11/din_reg<0>_0
    SLICE_X46Y67.B5      net (fanout=114)      4.688   pps_out_pps_delay_11
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CE      net (fanout=11)       1.093   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CLK     Tceck                 0.284   data_R_i<21>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.689ns logic, 5.781ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.509ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.980 - 1.063)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.337   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X46Y67.B1      net (fanout=1)        0.727   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CE      net (fanout=11)       1.093   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CLK     Tceck                 0.284   data_R_i<21>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (0.689ns logic, 1.820ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (SLICE_X40Y79.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.571 - 1.587)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_delay_line_pps_out_pps_delay_11/din_reg<0>_0 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y127.AQ     Tcko                  0.337   pps_out_pps_delay_11
                                                       U_delay_line_pps_out_pps_delay_11/din_reg<0>_0
    SLICE_X46Y67.B5      net (fanout=114)      4.688   pps_out_pps_delay_11
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CE      net (fanout=11)       1.093   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CLK     Tceck                 0.246   data_R_i<21>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (0.651ns logic, 5.781ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.980 - 1.063)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.337   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X46Y67.B1      net (fanout=1)        0.727   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X46Y67.B       Tilo                  0.068   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CE      net (fanout=11)       1.093   U2_ddc_data_fifo/FIFO_R_I/lut376_32832
    SLICE_X40Y79.CLK     Tceck                 0.246   data_R_i<21>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.651ns logic, 1.820ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00003190/DSP48E1 (DSP48_X1Y48.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_fft_150M/FFT_150M_L/blk00000001/blk000029c3/blk000029ca (FF)
  Destination:          U2_fft_150M/FFT_150M_L/blk00000001/blk00003190/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.760 - 0.650)
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_fft_150M/FFT_150M_L/blk00000001/blk000029c3/blk000029ca to U2_fft_150M/FFT_150M_L/blk00000001/blk00003190/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y118.CQ     Tcko                  0.098   U2_fft_150M/FFT_150M_L/blk00000001/sig00001d53
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk000029c3/blk000029ca
    DSP48_X1Y48.B1       net (fanout=30)       0.167   U2_fft_150M/FFT_150M_L/blk00000001/sig00001d33
    DSP48_X1Y48.CLK      Tdspckd_B_BREG(-Th)     0.141   U2_fft_150M/FFT_150M_L/blk00000001/blk00003190/DSP48E1
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00003190/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.043ns logic, 0.167ns route)
                                                       (-34.7% logic, 134.7% route)

--------------------------------------------------------------------------------

Paths for end point U2_FREQEQUA_L/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004 (DSP48_X2Y56.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_FREQEQUA_L/re_in0_reg2_3 (FF)
  Destination:          U2_FREQEQUA_L/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.533 - 0.429)
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_FREQEQUA_L/re_in0_reg2_3 to U2_FREQEQUA_L/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y140.CQ     Tcko                  0.115   U2_FREQEQUA_L/re_in0_reg2<5>
                                                       U2_FREQEQUA_L/re_in0_reg2_3
    DSP48_X2Y56.A3       net (fanout=1)        0.148   U2_FREQEQUA_L/re_in0_reg2<3>
    DSP48_X2Y56.CLK      Tdspckd_A_AREG(-Th)     0.144   U2_FREQEQUA_L/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004
                                                       U2_FREQEQUA_L/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-0.029ns logic, 0.148ns route)
                                                       (-24.4% logic, 124.4% route)

--------------------------------------------------------------------------------

Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1 (RAMB18_X2Y56.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_fft_150M/FFT_150M_L/blk00000001/sig0000022d (FF)
  Destination:          U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.572 - 0.423)
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_fft_150M/FFT_150M_L/blk00000001/sig0000022d to U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y136.DMUX   Tshcko                0.146   U2_fft_150M/FFT_150M_L/blk00000001/sig00000228
                                                       U2_fft_150M/FFT_150M_L/blk00000001/sig0000022d
    RAMB18_X2Y56.DIADI1  net (fanout=1)        0.216   U2_fft_150M/FFT_150M_L/blk00000001/sig0000022d
    RAMB18_X2Y56.WRCLK   Trckd_DIA   (-Th)     0.198   U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (-0.052ns logic, 0.216ns route)
                                                       (-31.7% logic, 131.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y50.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y57.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout1" TS_clk_p / 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout1" TS_clk_p / 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.830ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------
Slack: 31.901ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------
Slack: 966.670ns (max period limit - period)
  Period: 33.330ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59174 paths analyzed, 28662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.316ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_delay_line_C/din_reg<0>_22 (SLICE_X53Y102.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[2].U_delay_line_adc_path/din_reg_0_6 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/U_delay_line_C/din_reg<0>_22 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.337ns (1.484 - 1.821)
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[2].U_delay_line_adc_path/din_reg_0_6 to U1_adc_if_check_snap/U_adc_snap_buffer/U_delay_line_C/din_reg<0>_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.CQ      Tcko                  0.337   ADC_DATA_R<39>
                                                       U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[2].U_delay_line_adc_path/din_reg_0_6
    SLICE_X53Y102.CX     net (fanout=3)        2.547   ADC_DATA_R<38>
    SLICE_X53Y102.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_snap_buffer/U_delay_line_C/din_reg<0>_23
                                                       U1_adc_if_check_snap/U_adc_snap_buffer/U_delay_line_C/din_reg<0>_22
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.371ns logic, 2.547ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_R/U_adder/adder12345678q/blk00000001/blk00000004/DSP48E1 (DSP48_X4Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_2400to150_R/U_adder/adder1234q/blk00000001/blk00000004/DSP48E1 (DSP)
  Destination:          U2_2400to150_R/U_adder/adder12345678q/blk00000001/blk00000004/DSP48E1 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.164ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (1.574 - 1.642)
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2_2400to150_R/U_adder/adder1234q/blk00000001/blk00000004/DSP48E1 to U2_2400to150_R/U_adder/adder12345678q/blk00000001/blk00000004/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y20.P5       Tdspcko_P_PREG        0.494   U2_2400to150_R/U_adder/adder1234q/blk00000001/blk00000004/DSP48E1
                                                       U2_2400to150_R/U_adder/adder1234q/blk00000001/blk00000004/DSP48E1
    DSP48_X4Y21.C5       net (fanout=1)        2.452   U2_2400to150_R/U_adder/firout_150M_1234q<5>
    DSP48_X4Y21.CLK      Tdspdck_C_CREG        0.218   U2_2400to150_R/U_adder/adder12345678q/blk00000001/blk00000004/DSP48E1
                                                       U2_2400to150_R/U_adder/adder12345678q/blk00000001/blk00000004/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.712ns logic, 2.452ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31 (SLICE_X86Y50.C5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_12 (FF)
  Destination:          U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.034 - 1.098)
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_12 to U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y48.AQ      Tcko                  0.337   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<10>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_12
    SLICE_X91Y48.C6      net (fanout=4)        0.913   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<12>
    SLICE_X91Y48.C       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
    SLICE_X86Y49.B5      net (fanout=2)        0.587   U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
    SLICE_X86Y49.B       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D2      net (fanout=2)        0.485   U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.C5      net (fanout=2)        0.555   U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.CLK     Tas                   0.082   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<31>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut667_29432
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.623ns logic, 2.540ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_13 (FF)
  Destination:          U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.010ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.034 - 1.098)
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_13 to U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y48.BQ      Tcko                  0.337   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<10>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_13
    SLICE_X91Y48.C3      net (fanout=4)        0.760   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<13>
    SLICE_X91Y48.C       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
    SLICE_X86Y49.B5      net (fanout=2)        0.587   U_DDC_Digital_gain_R/U3_ddc_adj/lut521_29328
    SLICE_X86Y49.B       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D2      net (fanout=2)        0.485   U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.C5      net (fanout=2)        0.555   U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.CLK     Tas                   0.082   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<31>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut667_29432
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.623ns logic, 2.387ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_6 (FF)
  Destination:          U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.787ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.034 - 1.098)
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_6 to U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CMUX    Tshcko                0.467   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<3>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_6
    SLICE_X86Y49.C6      net (fanout=4)        0.481   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_buffer_in<6>
    SLICE_X86Y49.C       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut477_29295
    SLICE_X86Y49.B6      net (fanout=3)        0.513   U_DDC_Digital_gain_R/U3_ddc_adj/lut477_29295
    SLICE_X86Y49.B       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D2      net (fanout=2)        0.485   U_DDC_Digital_gain_R/U3_ddc_adj/lut522_29329
    SLICE_X86Y49.D       Tilo                  0.068   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<30>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.C5      net (fanout=2)        0.555   U_DDC_Digital_gain_R/U3_ddc_adj/lut523_29330
    SLICE_X86Y50.CLK     Tas                   0.082   U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift<31>
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/lut667_29432
                                                       U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_31
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (0.753ns logic, 2.034ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2_2400to150_R/U_fir1/blk00000003/blk00000042 (DSP48_X3Y30.A14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_2400to150_R/U_fir1/blk00000003/sig000000c3 (FF)
  Destination:          U2_2400to150_R/U_fir1/blk00000003/blk00000042 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.829 - 0.652)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_2400to150_R/U_fir1/blk00000003/sig000000c3 to U2_2400to150_R/U_fir1/blk00000003/blk00000042
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.DQ      Tcko                  0.115   U2_2400to150_R/U_fir1/blk00000003/sig000000c3
                                                       U2_2400to150_R/U_fir1/blk00000003/sig000000c3
    DSP48_X3Y30.A14      net (fanout=4)        0.214   U2_2400to150_R/U_fir1/blk00000003/sig000000c3
    DSP48_X3Y30.CLK      Tdspckd_A_AREG(-Th)     0.144   U2_2400to150_R/U_fir1/blk00000003/blk00000042
                                                       U2_2400to150_R/U_fir1/blk00000003/blk00000042
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (-0.029ns logic, 0.214ns route)
                                                       (-15.7% logic, 115.7% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_R/U_fir3/blk00000003/blk00000047 (DSP48_X0Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_2400to150_R/U_fir3/blk00000003/sig000000cb (FF)
  Destination:          U2_2400to150_R/U_fir3/blk00000003/blk00000047 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.555 - 0.459)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_2400to150_R/U_fir3/blk00000003/sig000000cb to U2_2400to150_R/U_fir3/blk00000003/blk00000047
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.115   U2_2400to150_R/U_fir3/blk00000003/sig000000cc
                                                       U2_2400to150_R/U_fir3/blk00000003/sig000000cb
    DSP48_X0Y19.A6       net (fanout=4)        0.144   U2_2400to150_R/U_fir3/blk00000003/sig000000cb
    DSP48_X0Y19.CLK      Tdspckd_A_AREG(-Th)     0.144   U2_2400to150_R/U_fir3/blk00000003/blk00000047
                                                       U2_2400to150_R/U_fir3/blk00000003/blk00000047
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (-0.029ns logic, 0.144ns route)
                                                       (-25.2% logic, 125.2% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_R/U_fir3/blk00000003/blk00000049 (DSP48_X1Y18.A16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_2400to150_R/U_fir3/blk00000003/sig00000103 (FF)
  Destination:          U2_2400to150_R/U_fir3/blk00000003/blk00000049 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.548 - 0.448)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_2400to150_R/U_fir3/blk00000003/sig00000103 to U2_2400to150_R/U_fir3/blk00000003/blk00000049
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.BQ      Tcko                  0.115   U2_2400to150_R/U_fir3/blk00000003/sig00000105
                                                       U2_2400to150_R/U_fir3/blk00000003/sig00000103
    DSP48_X1Y18.A16      net (fanout=4)        0.148   U2_2400to150_R/U_fir3/blk00000003/sig00000103
    DSP48_X1Y18.CLK      Tdspckd_A_AREG(-Th)     0.144   U2_2400to150_R/U_fir3/blk00000003/blk00000049
                                                       U2_2400to150_R/U_fir3/blk00000003/blk00000049
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-0.029ns logic, 0.148ns route)
                                                       (-24.4% logic, 124.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD 
TIMEGRP         "U1_adc_if_check_snap_U_refclk_gen_clkout0_0"         
TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0_0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD 
TIMEGRP         "U1_adc_if_check_snap_U_refclk_gen_clkout0"         
TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (SLICE_X24Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (1.542 - 1.557)
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.DQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    SLICE_X24Y62.AX      net (fanout=1)        1.911   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X24Y62.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.396ns logic, 1.911ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (SLICE_X24Y149.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.100ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.959 - 1.057)
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y121.DQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1
    SLICE_X24Y149.BX     net (fanout=1)        1.748   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X24Y149.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.352ns logic, 1.748ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out (SLICE_X56Y147.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.125ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (1.023 - 1.082)
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y120.BQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1
    SLICE_X56Y147.DX     net (fanout=1)        1.773   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X56Y147.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (0.352ns logic, 1.773ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (SLICE_X55Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y98.BQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0
    SLICE_X55Y98.AX      net (fanout=1)        0.099   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X55Y98.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.039ns logic, 0.099ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 (SLICE_X45Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y121.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0
    SLICE_X45Y121.DX     net (fanout=1)        0.142   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X45Y121.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.022ns logic, 0.142ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (SLICE_X46Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.052 - 0.041)
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y99.AQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0
    SLICE_X46Y98.DX      net (fanout=1)        0.152   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X46Y98.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.026ns logic, 0.152ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.438ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.813ns
  Data Path Delay:      1.821ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.641   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.821ns (1.820ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.853ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Delay:     2.848ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 1.104   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.267ns (2.266ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.848ns (1.566ns logic, 1.282ns route)
                                                         (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.439ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.813ns
  Data Path Delay:      1.822ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.641   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.822ns (1.821ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.853ns
  Data Path Delay:      2.270ns (Levels of Logic = 2)
  Clock Path Delay:     2.848ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 1.104   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.270ns (2.269ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.848ns (1.566ns logic, 1.282ns route)
                                                         (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.460ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.830ns
  Data Path Delay:      1.833ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.653   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.833ns (1.832ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.836ns
  Data Path Delay:      2.277ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 1.114   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.277ns (2.276ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.461ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.830ns
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.653   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.834ns (1.833ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.836ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 1.114   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.280ns (2.279ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.463ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.838ns
  Data Path Delay:      1.836ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.656   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.836ns (1.835ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.828ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 1.117   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.280ns (2.279ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.464ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.838ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.656   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.837ns (1.836ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.828ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 1.117   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.283ns (2.282ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.460ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.849ns
  Data Path Delay:      1.833ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.653   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.833ns (1.832ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.817ns
  Data Path Delay:      2.277ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 1.114   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.277ns (2.276ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.461ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.849ns
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.653   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.834ns (1.833ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.817ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 1.114   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.280ns (2.279ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.473ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.846ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.666   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.846ns (1.845ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 1.125   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.288ns (2.287ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.474ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.847ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.666   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.847ns (1.846ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 1.125   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.291ns (2.290ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.463ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.864ns
  Data Path Delay:      1.836ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.656   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.836ns (1.835ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.802ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 1.116   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.279ns (2.278ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.464ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.864ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.656   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.837ns (1.836ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.802ns
  Data Path Delay:      2.282ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 1.116   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.282ns (2.281ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.479ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.865ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.672   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.852ns (1.851ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.801ns
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 1.130   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.293ns (2.292ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.480ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.865ns
  Data Path Delay:      1.853ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.672   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.853ns (1.852ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.801ns
  Data Path Delay:      2.296ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 1.130   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.296ns (2.295ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.550ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.885ns
  Data Path Delay:      1.933ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.665   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.933ns (1.932ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.781ns
  Data Path Delay:      2.355ns (Levels of Logic = 2)
  Clock Path Delay:     2.848ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 1.124   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.355ns (2.354ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.848ns (1.566ns logic, 1.282ns route)
                                                         (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.551ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.885ns
  Data Path Delay:      1.934ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.665   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.934ns (1.933ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.781ns
  Data Path Delay:      2.358ns (Levels of Logic = 2)
  Clock Path Delay:     2.848ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 1.124   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.358ns (2.357ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.848ns (1.566ns logic, 1.282ns route)
                                                         (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.484ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.876ns
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 0.599   AD_AL_D_P<1>
                                                         AD_AL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y163.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.867ns (1.866ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y163.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.790ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 1.067   AD_AL_D_P<1>
                                                         AD_AL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y163.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.298ns (2.297ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y163.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.485ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.876ns
  Data Path Delay:      1.868ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 0.599   AD_AL_D_P<1>
                                                         AD_AL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y163.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.868ns (1.867ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y163.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.790ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 1.067   AD_AL_D_P<1>
                                                         AD_AL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y163.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.301ns (2.300ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y163.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.502ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.891ns
  Data Path Delay:      1.875ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 0.607   AD_AL_D_P<3>
                                                         AD_AL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y185.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.875ns (1.874ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y185.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.775ns
  Data Path Delay:      2.305ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 1.074   AD_AL_D_P<3>
                                                         AD_AL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y185.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.305ns (2.304ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y185.CLK      net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.503ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.891ns
  Data Path Delay:      1.876ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 0.607   AD_AL_D_P<3>
                                                         AD_AL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y185.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.876ns (1.875ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y185.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.775ns
  Data Path Delay:      2.308ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 1.074   AD_AL_D_P<3>
                                                         AD_AL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y185.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.308ns (2.307ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y185.CLKB     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.483ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J26.I                  Tiopi                 0.598   AD_AL_D_P<2>
                                                         AD_AL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y197.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y197.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.866ns (1.865ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y197.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J26.I                  Tiopi                 1.067   AD_AL_D_P<2>
                                                         AD_AL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y197.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y197.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.298ns (2.297ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y197.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.484ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Clock Path Delay:     1.408ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J26.I                  Tiopi                 0.598   AD_AL_D_P<2>
                                                         AD_AL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y197.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y197.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.867ns (1.866ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y197.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.408ns (0.905ns logic, 0.503ns route)
                                                         (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J26.I                  Tiopi                 1.067   AD_AL_D_P<2>
                                                         AD_AL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y197.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y197.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.301ns (2.300ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y197.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.537ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.891ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G31.I                  Tiopi                 0.642   AD_AL_D_P<5>
                                                         AD_AL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y189.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y189.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.910ns (1.909ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y189.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.775ns
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G31.I                  Tiopi                 1.105   AD_AL_D_P<5>
                                                         AD_AL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y189.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y189.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.336ns (2.335ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y189.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.538ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.891ns
  Data Path Delay:      1.911ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G31.I                  Tiopi                 0.642   AD_AL_D_P<5>
                                                         AD_AL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y189.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y189.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.911ns (1.910ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y189.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.775ns
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G31.I                  Tiopi                 1.105   AD_AL_D_P<5>
                                                         AD_AL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y189.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y189.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.339ns (2.338ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y189.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.541ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.904ns
  Data Path Delay:      1.914ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F30.I                  Tiopi                 0.646   AD_AL_D_P<4>
                                                         AD_AL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y193.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y193.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.914ns (1.913ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y193.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.762ns
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F30.I                  Tiopi                 1.108   AD_AL_D_P<4>
                                                         AD_AL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y193.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y193.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.339ns (2.338ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y193.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.542ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.904ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F30.I                  Tiopi                 0.646   AD_AL_D_P<4>
                                                         AD_AL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y193.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y193.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.915ns (1.914ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y193.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.762ns
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F30.I                  Tiopi                 1.108   AD_AL_D_P<4>
                                                         AD_AL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y193.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y193.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.342ns (2.341ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y193.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.478ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.860ns
  Data Path Delay:      1.851ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D34.I                  Tiopi                 0.671   AD_AL_D_P<0>
                                                         AD_AL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y183.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y183.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.851ns (1.850ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y183.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.806ns
  Data Path Delay:      2.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D34.I                  Tiopi                 1.129   AD_AL_D_P<0>
                                                         AD_AL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y183.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y183.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.292ns (2.291ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y183.CLK      net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.479ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.860ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D34.I                  Tiopi                 0.671   AD_AL_D_P<0>
                                                         AD_AL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y183.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y183.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.852ns (1.851ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y183.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.806ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Delay:     2.827ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D34.I                  Tiopi                 1.129   AD_AL_D_P<0>
                                                         AD_AL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y183.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y183.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.295ns (2.294ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y183.CLKB     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.827ns (1.566ns logic, 1.261ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.569ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.893ns
  Data Path Delay:      1.942ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C33.I                  Tiopi                 0.674   AD_AL_D_P<7>
                                                         AD_AL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y187.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y187.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y187.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y187.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.942ns (1.941ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y187.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.773ns
  Data Path Delay:      2.363ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C33.I                  Tiopi                 1.132   AD_AL_D_P<7>
                                                         AD_AL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y187.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y187.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y187.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y187.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.363ns (2.362ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y187.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.570ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.893ns
  Data Path Delay:      1.943ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C33.I                  Tiopi                 0.674   AD_AL_D_P<7>
                                                         AD_AL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y187.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y187.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y187.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y187.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.943ns (1.942ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y187.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.773ns
  Data Path Delay:      2.366ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C33.I                  Tiopi                 1.132   AD_AL_D_P<7>
                                                         AD_AL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y187.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y187.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y187.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y187.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.366ns (2.365ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y187.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.581ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.913ns
  Data Path Delay:      1.954ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A33.I                  Tiopi                 0.686   AD_AL_D_P<6>
                                                         AD_AL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y191.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y191.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.954ns (1.953ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y191.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.753ns
  Data Path Delay:      2.373ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A33.I                  Tiopi                 1.142   AD_AL_D_P<6>
                                                         AD_AL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y191.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y191.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (2.372ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y191.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.582ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.913ns
  Data Path Delay:      1.955ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A33.I                  Tiopi                 0.686   AD_AL_D_P<6>
                                                         AD_AL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y191.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y191.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.955ns (1.954ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y191.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.398ns (0.905ns logic, 0.493ns route)
                                                         (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.753ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Delay:     2.838ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_AL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A33.I                  Tiopi                 1.142   AD_AL_D_P<6>
                                                         AD_AL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y191.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y191.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.376ns (2.375ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 1.121   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y191.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.838ns (1.566ns logic, 1.272ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.397ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.796ns
  Data Path Delay:      1.799ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.619   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.799ns (1.798ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.870ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 1.085   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.248ns (2.247ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.398ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.796ns
  Data Path Delay:      1.800ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.619   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.800ns (1.799ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.870ns
  Data Path Delay:      2.251ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 1.085   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.251ns (2.250ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.315ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.764ns
  Data Path Delay:      1.707ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.614   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.995   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.707ns (1.706ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.902ns
  Data Path Delay:      2.175ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 1.080   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.162   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.175ns (2.174ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.316ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.764ns
  Data Path Delay:      1.708ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.614   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.995   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.708ns (1.707ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.902ns
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 1.080   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.162   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.178ns (2.177ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.390ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.824ns
  Data Path Delay:      1.782ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.602   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.782ns (1.781ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.842ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 1.070   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.233ns (2.232ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.391ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.824ns
  Data Path Delay:      1.783ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.602   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.783ns (1.782ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.842ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 1.070   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.236ns (2.235ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.413ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.818ns
  Data Path Delay:      1.805ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.625   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.805ns (1.804ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.848ns
  Data Path Delay:      2.253ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 1.090   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.253ns (2.252ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.414ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.818ns
  Data Path Delay:      1.806ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.625   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.806ns (1.805ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.848ns
  Data Path Delay:      2.256ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 1.090   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.256ns (2.255ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.428ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.850ns
  Data Path Delay:      1.820ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.640   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.820ns (1.819ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.816ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 1.103   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.266ns (2.265ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.429ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.850ns
  Data Path Delay:      1.821ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.640   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.821ns (1.820ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.816ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 1.103   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (2.268ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.542ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.875ns
  Data Path Delay:      1.934ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.666   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.934ns (1.933ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.791ns
  Data Path Delay:      2.356ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 1.125   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.356ns (2.355ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.543ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.875ns
  Data Path Delay:      1.935ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.666   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.935ns (1.934ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.791ns
  Data Path Delay:      2.359ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 1.125   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.359ns (2.358ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.506ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.640   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.908ns (1.907ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Delay:     2.874ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 1.102   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.333ns (2.332ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.874ns (1.587ns logic, 1.287ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.507ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.909ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.640   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.909ns (1.908ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Delay:     2.874ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 1.102   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.336ns (2.335ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.874ns (1.587ns logic, 1.287ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.576ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.968ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.700   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.968ns (1.967ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.385ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 1.154   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.385ns (2.384ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.577ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.889ns
  Data Path Delay:      1.969ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.700   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.969ns (1.968ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.777ns
  Data Path Delay:      2.388ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 1.154   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.388ns (2.387ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.509ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.903ns
  Data Path Delay:      1.901ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F19.I                  Tiopi                 0.633   AD_BL_D_P<0>
                                                         AD_BL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y183.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y183.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.901ns (1.900ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y183.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.763ns
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F19.I                  Tiopi                 1.097   AD_BL_D_P<0>
                                                         AD_BL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y183.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y183.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.328ns (2.327ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y183.CLK      net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.510ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.903ns
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F19.I                  Tiopi                 0.633   AD_BL_D_P<0>
                                                         AD_BL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y183.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y183.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.902ns (1.901ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y183.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.763ns
  Data Path Delay:      2.331ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F19.I                  Tiopi                 1.097   AD_BL_D_P<0>
                                                         AD_BL_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y183.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y183.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y183.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y183.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.331ns (2.330ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y183.CLKB     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.439ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.867ns
  Data Path Delay:      1.831ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D21.I                  Tiopi                 0.651   AD_BL_D_P<7>
                                                         AD_BL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y175.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.831ns (1.830ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y175.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.799ns
  Data Path Delay:      2.275ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D21.I                  Tiopi                 1.112   AD_BL_D_P<7>
                                                         AD_BL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y175.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y175.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.275ns (2.274ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y175.CLK      net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.440ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.867ns
  Data Path Delay:      1.832ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D21.I                  Tiopi                 0.651   AD_BL_D_P<7>
                                                         AD_BL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y175.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.832ns (1.831ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y175.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.799ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D21.I                  Tiopi                 1.112   AD_BL_D_P<7>
                                                         AD_BL_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y175.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y175.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y175.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y175.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.278ns (2.277ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y175.CLKB     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.548ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.915ns
  Data Path Delay:      1.950ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C22.I                  Tiopi                 0.682   AD_BL_D_P<5>
                                                         AD_BL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y161.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y161.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.950ns (1.949ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y161.CLK      net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.751ns
  Data Path Delay:      2.369ns (Levels of Logic = 2)
  Clock Path Delay:     2.874ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C22.I                  Tiopi                 1.138   AD_BL_D_P<5>
                                                         AD_BL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y161.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y161.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.369ns (2.368ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y161.CLK      net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.874ns (1.587ns logic, 1.287ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.549ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.915ns
  Data Path Delay:      1.951ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C22.I                  Tiopi                 0.682   AD_BL_D_P<5>
                                                         AD_BL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y161.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y161.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.951ns (1.950ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y161.CLKB     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.751ns
  Data Path Delay:      2.372ns (Levels of Logic = 2)
  Clock Path Delay:     2.874ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C22.I                  Tiopi                 1.138   AD_BL_D_P<5>
                                                         AD_BL_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y161.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y161.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y161.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y161.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.372ns (2.371ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y161.CLKB     net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.874ns (1.587ns logic, 1.287ns route)
                                                         (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.581ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.927ns
  Data Path Delay:      1.973ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B23.I                  Tiopi                 0.705   AD_BL_D_P<3>
                                                         AD_BL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y193.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y193.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.973ns (1.972ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y193.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.739ns
  Data Path Delay:      2.389ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B23.I                  Tiopi                 1.158   AD_BL_D_P<3>
                                                         AD_BL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y193.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y193.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.389ns (2.388ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y193.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.582ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.927ns
  Data Path Delay:      1.974ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B23.I                  Tiopi                 0.705   AD_BL_D_P<3>
                                                         AD_BL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y193.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y193.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.974ns (1.973ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y193.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.739ns
  Data Path Delay:      2.392ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B23.I                  Tiopi                 1.158   AD_BL_D_P<3>
                                                         AD_BL_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y193.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y193.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y193.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y193.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.392ns (2.391ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y193.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.571ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.941ns
  Data Path Delay:      1.963ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B21.I                  Tiopi                 0.695   AD_BL_D_P<4>
                                                         AD_BL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y189.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y189.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.963ns (1.962ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y189.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.725ns
  Data Path Delay:      2.380ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B21.I                  Tiopi                 1.149   AD_BL_D_P<4>
                                                         AD_BL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y189.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y189.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.380ns (2.379ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y189.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.572ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.941ns
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B21.I                  Tiopi                 0.695   AD_BL_D_P<4>
                                                         AD_BL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y189.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y189.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.964ns (1.963ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y189.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.725ns
  Data Path Delay:      2.383ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B21.I                  Tiopi                 1.149   AD_BL_D_P<4>
                                                         AD_BL_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y189.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y189.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y189.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y189.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.383ns (2.382ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y189.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.536ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.938ns
  Data Path Delay:      1.928ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B20.I                  Tiopi                 0.660   AD_BL_D_P<1>
                                                         AD_BL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y181.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y181.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y181.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.928ns (1.927ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y181.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.728ns
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B20.I                  Tiopi                 1.120   AD_BL_D_P<1>
                                                         AD_BL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y181.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y181.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y181.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.351ns (2.350ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y181.CLK      net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.537ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.938ns
  Data Path Delay:      1.929ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B20.I                  Tiopi                 0.660   AD_BL_D_P<1>
                                                         AD_BL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y181.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y181.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y181.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.929ns (1.928ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y181.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.728ns
  Data Path Delay:      2.354ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B20.I                  Tiopi                 1.120   AD_BL_D_P<1>
                                                         AD_BL_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y181.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y181.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y181.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y181.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.354ns (2.353ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y181.CLKB     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.654ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.952ns
  Data Path Delay:      2.056ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A23.I                  Tiopi                 0.700   AD_BL_D_P<2>
                                                         AD_BL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y197.DATAOUT Tioddo_IDATAIN        1.258   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y197.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.056ns (2.055ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y197.CLK      net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.714ns
  Data Path Delay:      2.454ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A23.I                  Tiopi                 1.154   AD_BL_D_P<2>
                                                         AD_BL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y197.DATAOUT Tioddo_IDATAIN        1.367   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y197.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.454ns (2.453ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y197.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.655ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.952ns
  Data Path Delay:      2.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A23.I                  Tiopi                 0.700   AD_BL_D_P<2>
                                                         AD_BL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y197.DATAOUT Tioddo_IDATAIN        1.258   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y197.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.057ns (2.056ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y197.CLKB     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.427ns (0.922ns logic, 0.505ns route)
                                                         (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.714ns
  Data Path Delay:      2.457ns (Levels of Logic = 2)
  Clock Path Delay:     2.864ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A23.I                  Tiopi                 1.154   AD_BL_D_P<2>
                                                         AD_BL_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y197.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y197.DATAOUT Tioddo_IDATAIN        1.367   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y197.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y197.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.457ns (2.456ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y197.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (1.587ns logic, 1.277ns route)
                                                         (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.558ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.922ns
  Data Path Delay:      1.950ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A20.I                  Tiopi                 0.682   AD_BL_D_P<6>
                                                         AD_BL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y185.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y185.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.950ns (1.949ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y185.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.744ns
  Data Path Delay:      2.370ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A20.I                  Tiopi                 1.139   AD_BL_D_P<6>
                                                         AD_BL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y185.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y185.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.370ns (2.369ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y185.CLK      net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.559ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.922ns
  Data Path Delay:      1.951ns (Levels of Logic = 2)
  Clock Path Delay:     1.417ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A20.I                  Tiopi                 0.682   AD_BL_D_P<6>
                                                         AD_BL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y185.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y185.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        1.951ns (1.950ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y185.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        1.417ns (0.922ns logic, 0.495ns route)
                                                         (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.744ns
  Data Path Delay:      2.373ns (Levels of Logic = 2)
  Clock Path Delay:     2.853ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_BL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A20.I                  Tiopi                 1.139   AD_BL_D_P<6>
                                                         AD_BL_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y185.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y185.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y185.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y185.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (2.372ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 1.142   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y9.I            net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y9.O            Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y185.CLKB     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        2.853ns (1.587ns logic, 1.266ns route)
                                                         (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.574ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.894ns
  Data Path Delay:      1.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.672   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (1.939ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.772ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 1.130   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (2.360ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.575ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.894ns
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.672   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (1.940ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.772ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 1.130   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.363ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.506ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.887ns
  Data Path Delay:      1.872ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.692   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.871ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.779ns
  Data Path Delay:      2.310ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 1.147   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (2.309ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.507ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.887ns
  Data Path Delay:      1.873ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.692   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (1.872ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.779ns
  Data Path Delay:      2.313ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 1.147   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.313ns (2.312ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.550ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.881ns
  Data Path Delay:      1.916ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.648   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.915ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.785ns
  Data Path Delay:      2.340ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 1.109   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (2.339ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.551ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.881ns
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.648   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.916ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.785ns
  Data Path Delay:      2.343ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 1.109   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (2.342ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.542ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.881ns
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.640   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (1.907ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.785ns
  Data Path Delay:      2.334ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 1.103   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (2.333ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.543ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.881ns
  Data Path Delay:      1.909ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.640   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (1.908ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.785ns
  Data Path Delay:      2.337ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 1.103   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (2.336ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.507ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.865ns
  Data Path Delay:      1.873ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.693   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (1.872ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.801ns
  Data Path Delay:      2.311ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 1.148   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (2.310ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.508ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.865ns
  Data Path Delay:      1.874ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.693   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (1.873ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.801ns
  Data Path Delay:      2.314ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 1.148   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (2.313ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.522ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.825ns
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.718   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.897ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.841ns
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 1.170   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (2.332ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.523ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.825ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.718   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (1.898ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.841ns
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 1.170   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (2.335ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.425ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.826ns
  Data Path Delay:      1.791ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.611   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (1.790ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.840ns
  Data Path Delay:      2.240ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 1.077   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (2.239ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.426ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.826ns
  Data Path Delay:      1.792ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.611   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (1.791ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.840ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 1.077   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (2.242ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.420ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.818ns
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.606   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (1.785ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.848ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 1.073   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (2.235ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.421ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.397ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.818ns
  Data Path Delay:      1.787ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.606   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (1.786ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.848ns
  Data Path Delay:      2.239ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 1.073   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (2.238ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.534ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.942ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP22.I               Tiopi                 0.642   AD_CL_D_P<2>
                                                       AD_CL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y1.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y1.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (1.909ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y1.CLK      net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.724ns
  Data Path Delay:      2.335ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP22.I               Tiopi                 1.104   AD_CL_D_P<2>
                                                       AD_CL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y1.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y1.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (2.334ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y1.CLK      net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.556ns logic, 1.287ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.535ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.942ns
  Data Path Delay:      1.911ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP22.I               Tiopi                 0.642   AD_CL_D_P<2>
                                                       AD_CL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y1.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y1.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.910ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y1.CLKB     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.724ns
  Data Path Delay:      2.338ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP22.I               Tiopi                 1.104   AD_CL_D_P<2>
                                                       AD_CL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X1Y1.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X1Y1.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (2.337ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y1.CLKB     net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.556ns logic, 1.287ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.596ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.944ns
  Data Path Delay:      1.962ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 0.694   AD_CL_D_P<3>
                                                       AD_CL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y33.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y33.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y33.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y33.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (1.961ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y33.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.722ns
  Data Path Delay:      2.380ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 1.149   AD_CL_D_P<3>
                                                       AD_CL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y33.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y33.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y33.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y33.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (2.379ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y33.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.597ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.944ns
  Data Path Delay:      1.963ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 0.694   AD_CL_D_P<3>
                                                       AD_CL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y33.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y33.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y33.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y33.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.962ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y33.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.722ns
  Data Path Delay:      2.383ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 1.149   AD_CL_D_P<3>
                                                       AD_CL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y33.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X1Y33.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y33.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X1Y33.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (2.382ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y33.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.531ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.883ns
  Data Path Delay:      1.897ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK22.I               Tiopi                 0.629   AD_CL_D_P<4>
                                                       AD_CL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y31.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y31.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y31.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y31.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (1.896ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y31.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.783ns
  Data Path Delay:      2.324ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK22.I               Tiopi                 1.093   AD_CL_D_P<4>
                                                       AD_CL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y31.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y31.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y31.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y31.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (2.323ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y31.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.532ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.883ns
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK22.I               Tiopi                 0.629   AD_CL_D_P<4>
                                                       AD_CL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y31.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y31.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y31.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y31.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.897ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y31.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.783ns
  Data Path Delay:      2.327ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK22.I               Tiopi                 1.093   AD_CL_D_P<4>
                                                       AD_CL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y31.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X1Y31.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y31.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X1Y31.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (2.326ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y31.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.535ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.906ns
  Data Path Delay:      1.901ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK19.I               Tiopi                 0.633   AD_CL_D_P<1>
                                                       AD_CL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y19.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y19.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.900ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y19.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.760ns
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK19.I               Tiopi                 1.097   AD_CL_D_P<1>
                                                       AD_CL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y19.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y19.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (2.327ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y19.CLK     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.536ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.906ns
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK19.I               Tiopi                 0.633   AD_CL_D_P<1>
                                                       AD_CL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y19.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y19.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (1.901ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y19.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.760ns
  Data Path Delay:      2.331ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK19.I               Tiopi                 1.097   AD_CL_D_P<1>
                                                       AD_CL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X1Y19.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X1Y19.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (2.330ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y19.CLKB    net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.427ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.793ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG22.I               Tiopi                 0.613   AD_CL_D_P<5>
                                                       AD_CL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y35.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y35.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (1.792ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y35.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.242ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG22.I               Tiopi                 1.079   AD_CL_D_P<5>
                                                       AD_CL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y35.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y35.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (2.241ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y35.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.428ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.794ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG22.I               Tiopi                 0.613   AD_CL_D_P<5>
                                                       AD_CL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y35.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y35.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (1.793ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y35.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.245ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG22.I               Tiopi                 1.079   AD_CL_D_P<5>
                                                       AD_CL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X1Y35.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X1Y35.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (2.244ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y35.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.500ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.877ns
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF19.I               Tiopi                 0.598   AD_CL_D_P<0>
                                                       AD_CL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y23.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y23.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.865ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y23.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.789ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF19.I               Tiopi                 1.067   AD_CL_D_P<0>
                                                       AD_CL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y23.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y23.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (2.297ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y23.CLK     net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.501ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.877ns
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF19.I               Tiopi                 0.598   AD_CL_D_P<0>
                                                       AD_CL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y23.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y23.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.866ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y23.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.789ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF19.I               Tiopi                 1.067   AD_CL_D_P<0>
                                                       AD_CL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X1Y23.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X1Y23.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (2.300ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y23.CLKB    net (fanout=53)       0.882   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.556ns logic, 1.266ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.407ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.815ns
  Data Path Delay:      1.783ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE21.I               Tiopi                 0.603   AD_CL_D_P<6>
                                                       AD_CL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y39.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y39.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (1.782ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y39.CLK     net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.851ns
  Data Path Delay:      2.234ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE21.I               Tiopi                 1.071   AD_CL_D_P<6>
                                                       AD_CL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y39.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y39.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (2.233ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y39.CLK     net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.556ns logic, 1.287ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.408ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.815ns
  Data Path Delay:      1.784ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE21.I               Tiopi                 0.603   AD_CL_D_P<6>
                                                       AD_CL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y39.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y39.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.783ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y39.CLKB    net (fanout=53)       0.364   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.896ns logic, 0.505ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.851ns
  Data Path Delay:      2.237ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE21.I               Tiopi                 1.071   AD_CL_D_P<6>
                                                       AD_CL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X1Y39.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X1Y39.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (2.236ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y39.CLKB    net (fanout=53)       0.903   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.556ns logic, 1.287ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.415ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.814ns
  Data Path Delay:      1.781ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC19.I               Tiopi                 0.601   AD_CL_D_P<7>
                                                       AD_CL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y11.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (1.780ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y11.CLK     net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.852ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC19.I               Tiopi                 1.070   AD_CL_D_P<7>
                                                       AD_CL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y11.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y11.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (2.232ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y11.CLK     net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.416ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.814ns
  Data Path Delay:      1.782ns (Levels of Logic = 2)
  Clock Path Delay:     1.391ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC19.I               Tiopi                 0.601   AD_CL_D_P<7>
                                                       AD_CL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y11.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (1.781ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y11.CLKB    net (fanout=53)       0.354   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.896ns logic, 0.495ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.852ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_CL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC19.I               Tiopi                 1.070   AD_CL_D_P<7>
                                                       AD_CL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X1Y11.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X1Y11.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (2.235ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 1.111   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y0.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y0.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y11.CLKB    net (fanout=53)       0.893   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.556ns logic, 1.277ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.549ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.888ns
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.649   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.916ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.778ns
  Data Path Delay:      2.341ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 1.110   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (2.340ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.550ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.888ns
  Data Path Delay:      1.918ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.649   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.917ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.778ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 1.110   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (2.343ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.554ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.879ns
  Data Path Delay:      1.922ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.654   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.921ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.787ns
  Data Path Delay:      2.345ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 1.114   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (2.344ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.555ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.879ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.654   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.922ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.787ns
  Data Path Delay:      2.348ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 1.114   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (2.347ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.448ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.816ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.636   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (1.815ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.262ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 1.099   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (2.261ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.449ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.859ns
  Data Path Delay:      1.817ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.636   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (1.816ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.807ns
  Data Path Delay:      2.265ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 1.099   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (2.264ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.430ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.871ns
  Data Path Delay:      1.808ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.628   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (1.807ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.795ns
  Data Path Delay:      2.255ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 1.092   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (2.254ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.561ns logic, 1.282ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.431ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.871ns
  Data Path Delay:      1.809ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.628   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.808ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.795ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 1.092   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.257ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.561ns logic, 1.282ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.546ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.873ns
  Data Path Delay:      1.914ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.646   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.913ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.793ns
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 1.108   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (2.338ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.547ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.873ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.646   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.914ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.793ns
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 1.108   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (2.341ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.432ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.855ns
  Data Path Delay:      1.800ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.620   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.799ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.811ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 1.085   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (2.247ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.433ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.855ns
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.620   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (1.800ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.811ns
  Data Path Delay:      2.251ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 1.085   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (2.250ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.444ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.838ns
  Data Path Delay:      1.812ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.632   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.812ns (1.811ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.828ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 1.096   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (2.258ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.445ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.838ns
  Data Path Delay:      1.813ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.632   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (1.812ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.828ns
  Data Path Delay:      2.262ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 1.096   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (2.261ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.432ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.814ns
  Data Path Delay:      1.800ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.620   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.799ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.852ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 1.085   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (2.247ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.433ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.814ns
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.620   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (1.800ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.852ns
  Data Path Delay:      2.251ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 1.085   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (2.250ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.546ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.907ns
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP32.I               Tiopi                 0.656   AD_DL_D_P<6>
                                                       AD_DL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y3.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y3.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y3.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y3.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.923ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y3.CLK      net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.759ns
  Data Path Delay:      2.347ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP32.I               Tiopi                 1.116   AD_DL_D_P<6>
                                                       AD_DL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y3.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y3.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y3.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y3.CLK      Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (2.346ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y3.CLK      net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.547ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.907ns
  Data Path Delay:      1.925ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP32.I               Tiopi                 0.656   AD_DL_D_P<6>
                                                       AD_DL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y3.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y3.DATAOUT Tioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y3.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y3.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.924ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y3.CLKB     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.759ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP32.I               Tiopi                 1.116   AD_DL_D_P<6>
                                                       AD_DL_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y3.IDATAIN net (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<6>
    IODELAY_X0Y3.DATAOUT Tioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y3.DDLY     net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<6>
    ILOGIC_X0Y3.CLKB     Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (2.349ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y3.CLKB     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.576ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.876ns
  Data Path Delay:      1.944ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN33.I               Tiopi                 0.676   AD_DL_D_P<0>
                                                       AD_DL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y23.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y23.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.943ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y23.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.790ns
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN33.I               Tiopi                 1.134   AD_DL_D_P<0>
                                                       AD_DL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y23.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y23.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (2.364ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y23.CLK     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.577ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.876ns
  Data Path Delay:      1.945ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN33.I               Tiopi                 0.676   AD_DL_D_P<0>
                                                       AD_DL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y23.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y23.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.944ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y23.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.790ns
  Data Path Delay:      2.368ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN33.I               Tiopi                 1.134   AD_DL_D_P<0>
                                                       AD_DL_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y23.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<0>
    IODELAY_X0Y23.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y23.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<0>
    ILOGIC_X0Y23.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (2.367ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y23.CLKB    net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.477ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.862ns
  Data Path Delay:      1.845ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL34.I               Tiopi                 0.665   AD_DL_D_P<7>
                                                       AD_DL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y27.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y27.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y27.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y27.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (1.844ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y27.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.804ns
  Data Path Delay:      2.287ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL34.I               Tiopi                 1.124   AD_DL_D_P<7>
                                                       AD_DL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y27.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y27.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y27.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y27.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.286ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y27.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.478ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.862ns
  Data Path Delay:      1.846ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL34.I               Tiopi                 0.665   AD_DL_D_P<7>
                                                       AD_DL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y27.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y27.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y27.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y27.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.845ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y27.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.804ns
  Data Path Delay:      2.290ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL34.I               Tiopi                 1.124   AD_DL_D_P<7>
                                                       AD_DL_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y27.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<7>
    IODELAY_X0Y27.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y27.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<7>
    ILOGIC_X0Y27.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (2.289ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y27.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.530ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.903ns
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ31.I               Tiopi                 0.630   AD_DL_D_P<4>
                                                       AD_DL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y15.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y15.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.897ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y15.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.763ns
  Data Path Delay:      2.325ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ31.I               Tiopi                 1.094   AD_DL_D_P<4>
                                                       AD_DL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y15.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y15.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (2.324ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y15.CLK     net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.531ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.903ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ31.I               Tiopi                 0.630   AD_DL_D_P<4>
                                                       AD_DL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y15.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y15.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (1.898ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y15.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.763ns
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Delay:     2.822ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ31.I               Tiopi                 1.094   AD_DL_D_P<4>
                                                       AD_DL_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y15.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<4>
    IODELAY_X0Y15.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y15.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<4>
    ILOGIC_X0Y15.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (2.327ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y15.CLKB    net (fanout=54)       0.877   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.561ns logic, 1.261ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.549ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.898ns
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH33.I               Tiopi                 0.649   AD_DL_D_P<5>
                                                       AD_DL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y35.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y35.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.916ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y35.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.768ns
  Data Path Delay:      2.341ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH33.I               Tiopi                 1.110   AD_DL_D_P<5>
                                                       AD_DL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y35.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y35.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (2.340ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y35.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.550ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.898ns
  Data Path Delay:      1.918ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH33.I               Tiopi                 0.649   AD_DL_D_P<5>
                                                       AD_DL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y35.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y35.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.917ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y35.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.768ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH33.I               Tiopi                 1.110   AD_DL_D_P<5>
                                                       AD_DL_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y35.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<5>
    IODELAY_X0Y35.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y35.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<5>
    ILOGIC_X0Y35.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (2.343ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y35.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.501ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.886ns
  Data Path Delay:      1.869ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF28.I               Tiopi                 0.601   AD_DL_D_P<3>
                                                       AD_DL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y29.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y29.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (1.868ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y29.CLK     net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.780ns
  Data Path Delay:      2.300ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF28.I               Tiopi                 1.069   AD_DL_D_P<3>
                                                       AD_DL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y29.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y29.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (2.299ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y29.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.502ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.886ns
  Data Path Delay:      1.870ns (Levels of Logic = 2)
  Clock Path Delay:     1.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF28.I               Tiopi                 0.601   AD_DL_D_P<3>
                                                       AD_DL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y29.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y29.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.869ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y29.CLKB    net (fanout=54)       0.352   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.900ns logic, 0.493ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.780ns
  Data Path Delay:      2.303ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF28.I               Tiopi                 1.069   AD_DL_D_P<3>
                                                       AD_DL_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y29.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<3>
    IODELAY_X0Y29.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y29.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<3>
    ILOGIC_X0Y29.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (2.302ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y29.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.487ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.877ns
  Data Path Delay:      1.865ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE27.I               Tiopi                 0.597   AD_DL_D_P<2>
                                                       AD_DL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y37.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y37.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (1.864ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y37.CLK     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.789ns
  Data Path Delay:      2.297ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE27.I               Tiopi                 1.066   AD_DL_D_P<2>
                                                       AD_DL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y37.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y37.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (2.296ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y37.CLK     net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.488ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.877ns
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE27.I               Tiopi                 0.597   AD_DL_D_P<2>
                                                       AD_DL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y37.DATAOUTTioddo_IDATAIN        1.170   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y37.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.865ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y37.CLKB    net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.789ns
  Data Path Delay:      2.300ns (Levels of Logic = 2)
  Clock Path Delay:     2.833ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE27.I               Tiopi                 1.066   AD_DL_D_P<2>
                                                       AD_DL_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y37.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<2>
    IODELAY_X0Y37.DATAOUTTioddo_IDATAIN        1.298   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y37.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<2>
    ILOGIC_X0Y37.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (2.299ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y37.CLKB    net (fanout=54)       0.888   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.561ns logic, 1.272ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.378ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.863ns
  Data Path Delay:      1.756ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD25.I               Tiopi                 0.576   AD_DL_D_P<1>
                                                       AD_DL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y39.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y39.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (1.755ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y39.CLK     net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.803ns
  Data Path Delay:      2.211ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD25.I               Tiopi                 1.048   AD_DL_D_P<1>
                                                       AD_DL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y39.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y39.CLK     Tiockdd     (-Th)     0.068   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (2.210ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y39.CLK     net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.561ns logic, 1.282ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.379ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.863ns
  Data Path Delay:      1.757ns (Levels of Logic = 2)
  Clock Path Delay:     1.403ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD25.I               Tiopi                 0.576   AD_DL_D_P<1>
                                                       AD_DL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y39.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y39.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (1.756ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y39.CLKB    net (fanout=54)       0.362   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DL_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.803ns
  Data Path Delay:      2.214ns (Levels of Logic = 2)
  Clock Path Delay:     2.843ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: AD_DL_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD25.I               Tiopi                 1.048   AD_DL_D_P<1>
                                                       AD_DL_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y39.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o<1>
    IODELAY_X0Y39.DATAOUTTioddo_IDATAIN        1.230   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y39.DDLY    net (fanout=1)        0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o<1>
    ILOGIC_X0Y39.CLKB    Tiockdd     (-Th)     0.065   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (2.213ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 1.116   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)        0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.088   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)        0.384   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.357   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y39.CLKB    net (fanout=54)       0.898   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.561ns logic, 1.282ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP 
"rgmii_rxc"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.885ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.028ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U27.I                  Tiopi                 0.353   rgmii_rxd<3>
                                                         rgmii_rxd<3>
                                                         rgmii_rxd_3_IBUF
    IODELAY_X0Y108.IDATAIN net (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IODELAY_X0Y108.DATAOUT Tioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y108.DDLY     net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y108.CLK      Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    ---------------------------------------------------  ---------------------------
    Total                                        2.028ns (2.027ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y108.CLK    net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.026ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.351   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)        0.000   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLK     Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (2.025ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLK     net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.345   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLK     Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (2.019ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLK     net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rx_ctl to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W29.I                Tiopi                 0.662   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.IDATAINnet (fanout=1)        0.000   rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.DATAOUTTioddo_IDATAIN        1.323   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y89.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y89.CLK     Tiockdd     (-Th)     0.068   U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.917ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y89.CLK     net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<1> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W25.I                Tiopi                 0.638   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IODELAY_X0Y83.IDATAINnet (fanout=1)        0.000   rgmii_rxd_1_IBUF
    IODELAY_X0Y83.DATAOUTTioddo_IDATAIN        1.516   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y83.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y83.CLK     Tiockdd     (-Th)     0.068   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<1>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (2.086ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y83.CLK     net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.648   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.516   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLK     Tiockdd     (-Th)     0.068   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.096ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLK     net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP 
"rgmii_rxc"         "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.886ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.029ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U27.I                  Tiopi                 0.353   rgmii_rxd<3>
                                                         rgmii_rxd<3>
                                                         rgmii_rxd_3_IBUF
    IODELAY_X0Y108.IDATAIN net (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IODELAY_X0Y108.DATAOUT Tioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y108.DDLY     net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y108.CLKB     Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    ---------------------------------------------------  ---------------------------
    Total                                        2.029ns (2.028ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y108.CLKB   net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.351   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)        0.000   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLKB    Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (2.026ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLKB    net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.021ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.345   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLKB    Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.021ns (2.020ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.356   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLKB    net (fanout=10)       0.352   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.460ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"
        "FALLING";
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rx_ctl to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W29.I                Tiopi                 0.662   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.IDATAINnet (fanout=1)        0.000   rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.DATAOUTTioddo_IDATAIN        1.323   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y89.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y89.CLKB    Tiockdd     (-Th)     0.065   U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.920ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y89.CLKB    net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<1> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W25.I                Tiopi                 0.638   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IODELAY_X0Y83.IDATAINnet (fanout=1)        0.000   rgmii_rxd_1_IBUF
    IODELAY_X0Y83.DATAOUTTioddo_IDATAIN        1.516   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y83.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y83.CLKB    Tiockdd     (-Th)     0.065   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<1>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (2.089ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y83.CLKB    net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 2)
  Clock Path Delay:     2.882ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.648   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.516   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)        0.001   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLKB    Tiockdd     (-Th)     0.065   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (2.099ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.730   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)        0.907   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.357   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLKB    net (fanout=10)       0.888   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.087ns logic, 1.795ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_v6_emac_gmii_core_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_v6_emac_gmii_core_clk_in    |     50.000ns|     20.000ns|     47.610ns|            0|            0|            0|      1567246|
| TS_U12_clock_generator_clkout1|     10.000ns|      6.820ns|          N/A|            0|            0|         2837|            0|
| TS_U12_clock_generator_clkout0|      8.000ns|      6.480ns|          N/A|            0|            0|      1564384|            0|
| TS_U12_clock_generator_clkout2|      5.000ns|      4.761ns|          N/A|            0|            0|           25|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_n                       |      3.333ns|      2.000ns|      3.174ns|            0|            0|            0|            0|
| TS_U0_CLK_RESET_INTERFACE_U0_c|      6.666ns|      3.805ns|          N/A|            0|            0|            0|            0|
| lkout3_0                      |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|     33.330ns|     12.500ns|          N/A|            0|            0|            0|            0|
| lkout1_0                      |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|      3.333ns|      2.222ns|      3.174ns|            0|            0|            0|            0|
| lkout2_0                      |             |             |             |             |             |             |             |
|  TS_U1_adc_if_check_snap_U_ref|      4.999ns|      4.761ns|          N/A|            0|            0|            0|            0|
|  clk_gen_clkout0_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_p                       |      3.333ns|      2.000ns|      3.316ns|            0|            0|            0|       350703|
| TS_U0_CLK_RESET_INTERFACE_U0_c|      6.666ns|      6.582ns|          N/A|            0|            0|       291521|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|     33.330ns|     12.500ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|      3.333ns|      3.316ns|      3.174ns|            0|            0|        59174|            8|
| lkout2                        |             |             |             |             |             |             |             |
|  TS_U1_adc_if_check_snap_U_ref|      4.999ns|      4.761ns|          N/A|            0|            0|            8|            0|
|  clk_gen_clkout0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock AD_A_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_AH_D_P<0>|    0.460(R)|      FAST  |    0.575(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.461(F)|      FAST  |    0.572(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<1>|    0.479(R)|      FAST  |    0.570(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.480(F)|      FAST  |    0.567(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<2>|    0.550(R)|      FAST  |    0.518(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.551(F)|      FAST  |    0.515(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<3>|    0.463(R)|      FAST  |    0.584(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.464(F)|      FAST  |    0.581(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<4>|    0.463(R)|      FAST  |    0.583(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.464(F)|      FAST  |    0.580(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<5>|    0.473(R)|      FAST  |    0.564(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.474(F)|      FAST  |    0.561(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<6>|    0.460(R)|      FAST  |    0.586(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.461(F)|      FAST  |    0.583(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<7>|    0.438(R)|      FAST  |    0.606(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.439(F)|      FAST  |    0.603(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<0>|    0.478(R)|      FAST  |    0.560(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.479(F)|      FAST  |    0.557(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<1>|    0.484(R)|      FAST  |    0.565(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.485(F)|      FAST  |    0.562(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<2>|    0.483(R)|      FAST  |    0.565(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.484(F)|      FAST  |    0.562(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<3>|    0.502(R)|      FAST  |    0.547(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.503(F)|      FAST  |    0.544(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<4>|    0.541(R)|      FAST  |    0.524(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.542(F)|      FAST  |    0.521(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<5>|    0.537(R)|      FAST  |    0.527(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.538(F)|      FAST  |    0.524(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<6>|    0.581(R)|      FAST  |    0.490(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.582(F)|      FAST  |    0.487(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AL_D_P<7>|    0.569(R)|      FAST  |    0.500(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |    0.570(F)|      FAST  |    0.497(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_B_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_BH_D_P<0>|    0.428(R)|      FAST  |    0.612(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.429(F)|      FAST  |    0.609(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<1>|    0.506(R)|      FAST  |    0.566(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.507(F)|      FAST  |    0.563(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<2>|    0.576(R)|      FAST  |    0.504(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.577(F)|      FAST  |    0.501(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<3>|    0.542(R)|      FAST  |    0.533(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.543(F)|      FAST  |    0.530(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<4>|    0.390(R)|      FAST  |    0.656(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.391(F)|      FAST  |    0.653(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<5>|    0.397(R)|      FAST  |    0.641(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.398(F)|      FAST  |    0.638(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<6>|    0.315(R)|      FAST  |    0.714(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.316(F)|      FAST  |    0.711(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<7>|    0.413(R)|      FAST  |    0.636(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.414(F)|      FAST  |    0.633(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<0>|    0.509(R)|      FAST  |    0.550(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.510(F)|      FAST  |    0.547(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<1>|    0.536(R)|      FAST  |    0.527(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.537(F)|      FAST  |    0.524(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<2>|    0.654(R)|      FAST  |    0.435(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.655(F)|      FAST  |    0.432(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<3>|    0.581(R)|      FAST  |    0.500(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.582(F)|      FAST  |    0.497(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<4>|    0.571(R)|      FAST  |    0.509(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.572(F)|      FAST  |    0.506(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<5>|    0.548(R)|      FAST  |    0.530(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.549(F)|      FAST  |    0.527(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<6>|    0.558(R)|      FAST  |    0.508(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.559(F)|      FAST  |    0.505(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BL_D_P<7>|    0.439(R)|      FAST  |    0.603(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |    0.440(F)|      FAST  |    0.600(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_C_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_CH_D_P<0>|    0.574(R)|      FAST  |    0.486(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.575(F)|      FAST  |    0.483(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<1>|    0.550(R)|      FAST  |    0.518(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.551(F)|      FAST  |    0.515(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<2>|    0.542(R)|      FAST  |    0.524(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.543(F)|      FAST  |    0.521(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<3>|    0.506(R)|      FAST  |    0.548(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.507(F)|      FAST  |    0.545(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<4>|    0.507(R)|      FAST  |    0.536(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.508(F)|      FAST  |    0.533(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<5>|    0.522(R)|      FAST  |    0.525(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.523(F)|      FAST  |    0.522(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<6>|    0.425(R)|      FAST  |    0.618(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.426(F)|      FAST  |    0.615(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<7>|    0.420(R)|      FAST  |    0.611(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.421(F)|      FAST  |    0.608(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<0>|    0.500(R)|      FAST  |    0.549(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.501(F)|      FAST  |    0.546(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<1>|    0.535(R)|      FAST  |    0.519(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.536(F)|      FAST  |    0.516(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<2>|    0.534(R)|      FAST  |    0.533(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.535(F)|      FAST  |    0.530(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<3>|    0.596(R)|      FAST  |    0.478(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.597(F)|      FAST  |    0.475(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<4>|    0.531(R)|      FAST  |    0.534(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.532(F)|      FAST  |    0.531(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<5>|    0.427(R)|      FAST  |    0.616(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.428(F)|      FAST  |    0.613(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<6>|    0.407(R)|      FAST  |    0.634(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.408(F)|      FAST  |    0.631(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CL_D_P<7>|    0.415(R)|      FAST  |    0.625(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |    0.416(F)|      FAST  |    0.622(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_D_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_DH_D_P<0>|    0.432(R)|      FAST  |    0.599(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.433(F)|      FAST  |    0.596(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<1>|    0.432(R)|      FAST  |    0.610(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.433(F)|      FAST  |    0.607(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<2>|    0.448(R)|      FAST  |    0.596(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.449(F)|      FAST  |    0.593(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<3>|    0.430(R)|      FAST  |    0.613(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.431(F)|      FAST  |    0.610(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<4>|    0.444(R)|      FAST  |    0.588(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.445(F)|      FAST  |    0.585(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<5>|    0.549(R)|      FAST  |    0.517(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.550(F)|      FAST  |    0.514(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<6>|    0.554(R)|      FAST  |    0.513(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.555(F)|      FAST  |    0.510(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<7>|    0.546(R)|      FAST  |    0.519(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.547(F)|      FAST  |    0.516(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<0>|    0.576(R)|      FAST  |    0.482(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.577(F)|      FAST  |    0.479(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<1>|    0.378(R)|      FAST  |    0.657(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.379(F)|      FAST  |    0.654(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<2>|    0.487(R)|      FAST  |    0.561(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.488(F)|      FAST  |    0.558(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<3>|    0.501(R)|      FAST  |    0.558(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.502(F)|      FAST  |    0.555(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<4>|    0.530(R)|      FAST  |    0.522(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.531(F)|      FAST  |    0.519(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<5>|    0.549(R)|      FAST  |    0.517(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.550(F)|      FAST  |    0.514(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<6>|    0.546(R)|      FAST  |    0.511(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.547(F)|      FAST  |    0.508(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DL_D_P<7>|    0.477(R)|      FAST  |    0.571(R)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |    0.478(F)|      FAST  |    0.568(F)|      SLOW  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock rgmii_rxc
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                    | Phase  |
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+
rgmii_rx_ctl|    0.619(R)|      FAST  |    0.989(R)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    0.620(F)|      FAST  |    0.986(F)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<0>|    0.877(R)|      FAST  |    0.810(R)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    0.878(F)|      FAST  |    0.807(F)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<1>|    0.856(R)|      FAST  |    0.820(R)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    0.857(F)|      FAST  |    0.817(F)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<2>|    0.883(R)|      FAST  |    0.794(R)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    0.884(F)|      FAST  |    0.791(F)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<3>|    0.885(R)|      FAST  |    0.804(R)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    0.886(F)|      FAST  |    0.801(F)|      SLOW  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+

Clock to Setup on destination clock AD_A_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_A_CLK_N     |    1.896|         |         |         |
AD_A_CLK_P     |    1.896|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_A_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_A_CLK_N     |    1.896|         |         |         |
AD_A_CLK_P     |    1.896|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_B_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_B_CLK_N     |    1.699|         |         |         |
AD_B_CLK_P     |    1.699|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_B_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_B_CLK_N     |    1.699|         |         |         |
AD_B_CLK_P     |    1.699|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_C_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_C_CLK_N     |    0.832|         |         |         |
AD_C_CLK_P     |    0.832|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_C_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_C_CLK_N     |    0.832|         |         |         |
AD_C_CLK_P     |    0.832|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_D_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_D_CLK_N     |    0.905|         |         |         |
AD_D_CLK_P     |    0.905|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_D_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_D_CLK_N     |    0.905|         |         |         |
AD_D_CLK_P     |    0.905|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BUS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |    8.863|         |         |         |
clk_n          |    5.602|         |         |         |
clk_p          |    5.602|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |   33.445|         |         |         |
clk_n          |    6.582|         |         |         |
clk_p          |    6.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |   33.445|         |         |         |
clk_n          |    6.582|         |         |         |
clk_p          |    6.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    0.843|         |         |         |
rgmii_rxc      |    4.423|         |         |    3.568|
---------------+---------+---------+---------+---------+

COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.044; Ideal Clock Offset To Actual Clock -0.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<7>      |    0.438(R)|      FAST  |    0.606(R)|      SLOW  |    0.375|    0.247|        0.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.438|         -  |       0.606|         -  |    0.375|    0.247|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<7>" OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.042; Ideal Clock Offset To Actual Clock -0.062; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<7>      |   -1.227(F)|      FAST  |    2.269(F)|      SLOW  |    0.374|    0.250|        0.062|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.227|         -  |       2.269|         -  |    0.374|    0.250|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<6>      |    0.460(R)|      FAST  |    0.586(R)|      SLOW  |    0.370|    0.250|        0.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.460|         -  |       0.586|         -  |    0.370|    0.250|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<6>" OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.044; Ideal Clock Offset To Actual Clock -0.058; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<6>      |   -1.205(F)|      FAST  |    2.249(F)|      SLOW  |    0.369|    0.253|        0.058|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.205|         -  |       2.249|         -  |    0.369|    0.253|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.065; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<4>      |    0.463(R)|      FAST  |    0.583(R)|      SLOW  |    0.375|    0.245|        0.065|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.463|         -  |       0.583|         -  |    0.375|    0.245|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<4>" OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.044; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<4>      |   -1.202(F)|      FAST  |    2.246(F)|      SLOW  |    0.374|    0.248|        0.063|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.202|         -  |       2.246|         -  |    0.374|    0.248|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.035; Ideal Clock Offset To Actual Clock -0.074; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<0>      |    0.460(R)|      FAST  |    0.575(R)|      SLOW  |    0.389|    0.242|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.460|         -  |       0.575|         -  |    0.389|    0.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<0>" OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.033; Ideal Clock Offset To Actual Clock -0.072; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<0>      |   -1.205(F)|      FAST  |    2.238(F)|      SLOW  |    0.388|    0.245|        0.072|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.205|         -  |       2.238|         -  |    0.388|    0.245|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -0.072; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<5>      |    0.473(R)|      FAST  |    0.564(R)|      SLOW  |    0.386|    0.243|        0.072|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.473|         -  |       0.564|         -  |    0.386|    0.243|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<5>" OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.035; Ideal Clock Offset To Actual Clock -0.070; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<5>      |   -1.192(F)|      FAST  |    2.227(F)|      SLOW  |    0.385|    0.246|        0.070|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.192|         -  |       2.227|         -  |    0.385|    0.246|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.092; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<3>      |    0.463(R)|      FAST  |    0.584(R)|      SLOW  |    0.401|    0.218|        0.092|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.463|         -  |       0.584|         -  |    0.401|    0.218|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<3>" OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.045; Ideal Clock Offset To Actual Clock -0.090; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<3>      |   -1.202(F)|      FAST  |    2.247(F)|      SLOW  |    0.400|    0.221|        0.090|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.202|         -  |       2.247|         -  |    0.400|    0.221|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.049; Ideal Clock Offset To Actual Clock -0.078; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<1>      |    0.479(R)|      FAST  |    0.570(R)|      SLOW  |    0.386|    0.231|        0.078|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.479|         -  |       0.570|         -  |    0.386|    0.231|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<1>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.076; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<1>      |   -1.186(F)|      FAST  |    2.233(F)|      SLOW  |    0.385|    0.234|        0.076|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.186|         -  |       2.233|         -  |    0.385|    0.234|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.068; Ideal Clock Offset To Actual Clock -0.036; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<2>      |    0.550(R)|      FAST  |    0.518(R)|      SLOW  |    0.335|    0.263|        0.036|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.550|         -  |       0.518|         -  |    0.335|    0.263|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<2>" OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<2>      |   -1.115(F)|      FAST  |    2.181(F)|      SLOW  |    0.334|    0.266|        0.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.115|         -  |       2.181|         -  |    0.334|    0.266|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.049; Ideal Clock Offset To Actual Clock -0.084; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<1>      |    0.484(R)|      FAST  |    0.565(R)|      SLOW  |    0.392|    0.225|        0.084|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.484|         -  |       0.565|         -  |    0.392|    0.225|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<1>" OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.082; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<1>      |   -1.181(F)|      FAST  |    2.228(F)|      SLOW  |    0.391|    0.228|        0.082|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.181|         -  |       2.228|         -  |    0.391|    0.228|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.049; Ideal Clock Offset To Actual Clock -0.081; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<3>      |    0.502(R)|      FAST  |    0.547(R)|      SLOW  |    0.389|    0.228|        0.081|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.502|         -  |       0.547|         -  |    0.389|    0.228|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<3>" OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.079; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<3>      |   -1.163(F)|      FAST  |    2.210(F)|      SLOW  |    0.388|    0.231|        0.079|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.163|         -  |       2.210|         -  |    0.388|    0.231|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.048; Ideal Clock Offset To Actual Clock -0.097; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<2>      |    0.483(R)|      FAST  |    0.565(R)|      SLOW  |    0.406|    0.212|        0.097|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.483|         -  |       0.565|         -  |    0.406|    0.212|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<2>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.095; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<2>      |   -1.182(F)|      FAST  |    2.228(F)|      SLOW  |    0.405|    0.215|        0.095|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.182|         -  |       2.228|         -  |    0.405|    0.215|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.064; Ideal Clock Offset To Actual Clock -0.053; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<5>      |    0.537(R)|      FAST  |    0.527(R)|      SLOW  |    0.354|    0.248|        0.053|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.537|         -  |       0.527|         -  |    0.354|    0.248|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<5>" OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.062; Ideal Clock Offset To Actual Clock -0.051; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<5>      |   -1.128(F)|      FAST  |    2.190(F)|      SLOW  |    0.353|    0.251|        0.051|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.128|         -  |       2.190|         -  |    0.353|    0.251|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.065; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<4>      |    0.541(R)|      FAST  |    0.524(R)|      SLOW  |    0.363|    0.238|        0.063|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.541|         -  |       0.524|         -  |    0.363|    0.238|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<4>" OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.063; Ideal Clock Offset To Actual Clock -0.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<4>      |   -1.124(F)|      FAST  |    2.187(F)|      SLOW  |    0.362|    0.241|        0.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.124|         -  |       2.187|         -  |    0.362|    0.241|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.038; Ideal Clock Offset To Actual Clock -0.068; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<0>      |    0.478(R)|      FAST  |    0.560(R)|      SLOW  |    0.382|    0.246|        0.068|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.478|         -  |       0.560|         -  |    0.382|    0.246|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<0>" OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.036; Ideal Clock Offset To Actual Clock -0.066; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<0>      |   -1.187(F)|      FAST  |    2.223(F)|      SLOW  |    0.381|    0.249|        0.066|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.187|         -  |       2.223|         -  |    0.381|    0.249|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.069; Ideal Clock Offset To Actual Clock -0.025; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<7>      |    0.569(R)|      FAST  |    0.500(R)|      SLOW  |    0.324|    0.273|        0.025|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.569|         -  |       0.500|         -  |    0.324|    0.273|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<7>" OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.067; Ideal Clock Offset To Actual Clock -0.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<7>      |   -1.096(F)|      FAST  |    2.163(F)|      SLOW  |    0.323|    0.276|        0.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.096|         -  |       2.163|         -  |    0.323|    0.276|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 1.071; Ideal Clock Offset To Actual Clock -0.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<6>      |    0.581(R)|      FAST  |    0.490(R)|      SLOW  |    0.332|    0.263|        0.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.581|         -  |       0.490|         -  |    0.332|    0.263|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AL_D_P<6>" OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 1.069; Ideal Clock Offset To Actual Clock -0.033; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AL_D_P<6>      |   -1.084(F)|      FAST  |    2.153(F)|      SLOW  |    0.331|    0.266|        0.033|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.084|         -  |       2.153|         -  |    0.331|    0.266|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.038; Ideal Clock Offset To Actual Clock -0.085; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<5>      |    0.397(R)|      FAST  |    0.641(R)|      SLOW  |    0.399|    0.229|        0.085|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.397|         -  |       0.641|         -  |    0.399|    0.229|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<5>" OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.036; Ideal Clock Offset To Actual Clock -0.083; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<5>      |   -1.268(F)|      FAST  |    2.304(F)|      SLOW  |    0.398|    0.232|        0.083|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.268|         -  |       2.304|         -  |    0.398|    0.232|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.029; Ideal Clock Offset To Actual Clock -0.131; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<6>      |    0.315(R)|      FAST  |    0.714(R)|      SLOW  |    0.449|    0.188|        0.131|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.315|         -  |       0.714|         -  |    0.449|    0.188|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<6>" OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.027; Ideal Clock Offset To Actual Clock -0.129; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<6>      |   -1.350(F)|      FAST  |    2.377(F)|      SLOW  |    0.448|    0.191|        0.129|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.350|         -  |       2.377|         -  |    0.448|    0.191|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.124; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<4>      |    0.390(R)|      FAST  |    0.656(R)|      SLOW  |    0.434|    0.186|        0.124|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.390|         -  |       0.656|         -  |    0.434|    0.186|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<4>" OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.044; Ideal Clock Offset To Actual Clock -0.122; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<4>      |   -1.275(F)|      FAST  |    2.319(F)|      SLOW  |    0.433|    0.189|        0.122|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.275|         -  |       2.319|         -  |    0.433|    0.189|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.049; Ideal Clock Offset To Actual Clock -0.097; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<7>      |    0.413(R)|      FAST  |    0.636(R)|      SLOW  |    0.405|    0.212|        0.097|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.413|         -  |       0.636|         -  |    0.405|    0.212|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<7>" OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.095; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<7>      |   -1.252(F)|      FAST  |    2.299(F)|      SLOW  |    0.404|    0.215|        0.095|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.252|         -  |       2.299|         -  |    0.404|    0.215|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.040; Ideal Clock Offset To Actual Clock -0.109; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<0>      |    0.428(R)|      FAST  |    0.612(R)|      SLOW  |    0.422|    0.204|        0.109|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.428|         -  |       0.612|         -  |    0.422|    0.204|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<0>" OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.038; Ideal Clock Offset To Actual Clock -0.107; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<0>      |   -1.237(F)|      FAST  |    2.275(F)|      SLOW  |    0.421|    0.207|        0.107|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.237|         -  |       2.275|         -  |    0.421|    0.207|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.075; Ideal Clock Offset To Actual Clock -0.038; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<3>      |    0.542(R)|      FAST  |    0.533(R)|      SLOW  |    0.333|    0.258|        0.038|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.542|         -  |       0.533|         -  |    0.333|    0.258|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<3>" OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.073; Ideal Clock Offset To Actual Clock -0.036; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<3>      |   -1.123(F)|      FAST  |    2.196(F)|      SLOW  |    0.332|    0.261|        0.036|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.123|         -  |       2.196|         -  |    0.332|    0.261|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.072; Ideal Clock Offset To Actual Clock -0.086; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<1>      |    0.506(R)|      FAST  |    0.566(R)|      SLOW  |    0.383|    0.211|        0.086|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.506|         -  |       0.566|         -  |    0.383|    0.211|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<1>" OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.070; Ideal Clock Offset To Actual Clock -0.084; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<1>      |   -1.159(F)|      FAST  |    2.229(F)|      SLOW  |    0.382|    0.214|        0.084|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.159|         -  |       2.229|         -  |    0.382|    0.214|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.080; Ideal Clock Offset To Actual Clock -0.020; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<2>      |    0.576(R)|      FAST  |    0.504(R)|      SLOW  |    0.313|    0.273|        0.020|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.576|         -  |       0.504|         -  |    0.313|    0.273|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<2>" OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.078; Ideal Clock Offset To Actual Clock -0.018; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<2>      |   -1.089(F)|      FAST  |    2.167(F)|      SLOW  |    0.312|    0.276|        0.018|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.089|         -  |       2.167|         -  |    0.312|    0.276|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.059; Ideal Clock Offset To Actual Clock -0.091; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<0>      |    0.509(R)|      FAST  |    0.550(R)|      SLOW  |    0.394|    0.213|        0.091|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.509|         -  |       0.550|         -  |    0.394|    0.213|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<0>" OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.057; Ideal Clock Offset To Actual Clock -0.089; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<0>      |   -1.156(F)|      FAST  |    2.213(F)|      SLOW  |    0.393|    0.216|        0.089|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.156|         -  |       2.213|         -  |    0.393|    0.216|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.042; Ideal Clock Offset To Actual Clock -0.116; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<7>      |    0.439(R)|      FAST  |    0.603(R)|      SLOW  |    0.428|    0.196|        0.116|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.439|         -  |       0.603|         -  |    0.428|    0.196|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<7>" OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.040; Ideal Clock Offset To Actual Clock -0.114; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<7>      |   -1.226(F)|      FAST  |    2.266(F)|      SLOW  |    0.427|    0.199|        0.114|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.226|         -  |       2.266|         -  |    0.427|    0.199|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.078; Ideal Clock Offset To Actual Clock -0.073; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<5>      |    0.548(R)|      FAST  |    0.530(R)|      SLOW  |    0.367|    0.221|        0.073|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.548|         -  |       0.530|         -  |    0.367|    0.221|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<5>" OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.076; Ideal Clock Offset To Actual Clock -0.071; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<5>      |   -1.117(F)|      FAST  |    2.193(F)|      SLOW  |    0.366|    0.224|        0.071|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.117|         -  |       2.193|         -  |    0.366|    0.224|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.081; Ideal Clock Offset To Actual Clock -0.053; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<3>      |    0.581(R)|      FAST  |    0.500(R)|      SLOW  |    0.346|    0.239|        0.053|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.581|         -  |       0.500|         -  |    0.346|    0.239|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<3>" OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.079; Ideal Clock Offset To Actual Clock -0.051; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<3>      |   -1.084(F)|      FAST  |    2.163(F)|      SLOW  |    0.345|    0.242|        0.051|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.084|         -  |       2.163|         -  |    0.345|    0.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.080; Ideal Clock Offset To Actual Clock -0.077; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<4>      |    0.571(R)|      FAST  |    0.509(R)|      SLOW  |    0.370|    0.216|        0.077|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.571|         -  |       0.509|         -  |    0.370|    0.216|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<4>" OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.078; Ideal Clock Offset To Actual Clock -0.075; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<4>      |   -1.094(F)|      FAST  |    2.172(F)|      SLOW  |    0.369|    0.219|        0.075|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.094|         -  |       2.172|         -  |    0.369|    0.219|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.063; Ideal Clock Offset To Actual Clock -0.101; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<1>      |    0.536(R)|      FAST  |    0.527(R)|      SLOW  |    0.402|    0.201|        0.101|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.536|         -  |       0.527|         -  |    0.402|    0.201|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<1>" OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.061; Ideal Clock Offset To Actual Clock -0.099; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<1>      |   -1.129(F)|      FAST  |    2.190(F)|      SLOW  |    0.401|    0.204|        0.099|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.129|         -  |       2.190|         -  |    0.401|    0.204|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.089; Ideal Clock Offset To Actual Clock -0.009; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<2>      |    0.654(R)|      FAST  |    0.435(R)|      SLOW  |    0.298|    0.279|        0.009|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.654|         -  |       0.435|         -  |    0.298|    0.279|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<2>" OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.087; Ideal Clock Offset To Actual Clock -0.008; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<2>      |   -1.011(F)|      FAST  |    2.098(F)|      SLOW  |    0.297|    0.282|        0.008|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.011|         -  |       2.098|         -  |    0.297|    0.282|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<6>      |    0.558(R)|      FAST  |    0.508(R)|      SLOW  |    0.364|    0.236|        0.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.558|         -  |       0.508|         -  |    0.364|    0.236|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BL_D_P<6>" OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 1.064; Ideal Clock Offset To Actual Clock -0.062; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BL_D_P<6>      |   -1.107(F)|      FAST  |    2.171(F)|      SLOW  |    0.363|    0.239|        0.062|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.107|         -  |       2.171|         -  |    0.363|    0.239|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.060; Ideal Clock Offset To Actual Clock -0.017; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<0>      |    0.574(R)|      FAST  |    0.486(R)|      SLOW  |    0.320|    0.286|        0.017|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.574|         -  |       0.486|         -  |    0.320|    0.286|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<0>" OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.058; Ideal Clock Offset To Actual Clock -0.015; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<0>      |   -1.091(F)|      FAST  |    2.149(F)|      SLOW  |    0.319|    0.289|        0.015|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.091|         -  |       2.149|         -  |    0.319|    0.289|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.054; Ideal Clock Offset To Actual Clock -0.075; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<3>      |    0.506(R)|      FAST  |    0.548(R)|      SLOW  |    0.381|    0.231|        0.075|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.506|         -  |       0.548|         -  |    0.381|    0.231|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<3>" OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.052; Ideal Clock Offset To Actual Clock -0.073; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<3>      |   -1.159(F)|      FAST  |    2.211(F)|      SLOW  |    0.380|    0.234|        0.073|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.159|         -  |       2.211|         -  |    0.380|    0.234|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.068; Ideal Clock Offset To Actual Clock -0.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<1>      |    0.550(R)|      FAST  |    0.518(R)|      SLOW  |    0.331|    0.267|        0.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.550|         -  |       0.518|         -  |    0.331|    0.267|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<1>" OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.030; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<1>      |   -1.115(F)|      FAST  |    2.181(F)|      SLOW  |    0.330|    0.270|        0.030|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.115|         -  |       2.181|         -  |    0.330|    0.270|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.039; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<2>      |    0.542(R)|      FAST  |    0.524(R)|      SLOW  |    0.339|    0.261|        0.039|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.542|         -  |       0.524|         -  |    0.339|    0.261|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<2>" OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.064; Ideal Clock Offset To Actual Clock -0.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<2>      |   -1.123(F)|      FAST  |    2.187(F)|      SLOW  |    0.338|    0.264|        0.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.123|         -  |       2.187|         -  |    0.338|    0.264|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.043; Ideal Clock Offset To Actual Clock -0.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<4>      |    0.507(R)|      FAST  |    0.536(R)|      SLOW  |    0.358|    0.265|        0.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.507|         -  |       0.536|         -  |    0.358|    0.265|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<4>" OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.041; Ideal Clock Offset To Actual Clock -0.044; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<4>      |   -1.158(F)|      FAST  |    2.199(F)|      SLOW  |    0.357|    0.268|        0.044|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.158|         -  |       2.199|         -  |    0.357|    0.268|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock 0.007; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<5>      |    0.522(R)|      FAST  |    0.525(R)|      SLOW  |    0.303|    0.316|       -0.007|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.522|         -  |       0.525|         -  |    0.303|    0.316|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<5>" OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.045; Ideal Clock Offset To Actual Clock 0.009; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<5>      |   -1.143(F)|      FAST  |    2.188(F)|      SLOW  |    0.302|    0.319|       -0.009|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.143|         -  |       2.188|         -  |    0.302|    0.319|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.043; Ideal Clock Offset To Actual Clock -0.090; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<6>      |    0.425(R)|      FAST  |    0.618(R)|      SLOW  |    0.401|    0.222|        0.090|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.425|         -  |       0.618|         -  |    0.401|    0.222|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<6>" OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.041; Ideal Clock Offset To Actual Clock -0.088; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<6>      |   -1.240(F)|      FAST  |    2.281(F)|      SLOW  |    0.400|    0.225|        0.088|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.240|         -  |       2.281|         -  |    0.400|    0.225|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.031; Ideal Clock Offset To Actual Clock -0.081; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<7>      |    0.420(R)|      FAST  |    0.611(R)|      SLOW  |    0.398|    0.237|        0.081|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.420|         -  |       0.611|         -  |    0.398|    0.237|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<7>" OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.029; Ideal Clock Offset To Actual Clock -0.079; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<7>      |   -1.245(F)|      FAST  |    2.274(F)|      SLOW  |    0.397|    0.240|        0.079|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.245|         -  |       2.274|         -  |    0.397|    0.240|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.067; Ideal Clock Offset To Actual Clock -0.108; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<2>      |    0.534(R)|      FAST  |    0.533(R)|      SLOW  |    0.408|    0.191|        0.108|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.534|         -  |       0.533|         -  |    0.408|    0.191|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<2>" OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.065; Ideal Clock Offset To Actual Clock -0.106; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<2>      |   -1.131(F)|      FAST  |    2.196(F)|      SLOW  |    0.407|    0.194|        0.106|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.131|         -  |       2.196|         -  |    0.407|    0.194|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.074; Ideal Clock Offset To Actual Clock -0.052; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<3>      |    0.596(R)|      FAST  |    0.478(R)|      SLOW  |    0.348|    0.244|        0.052|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.596|         -  |       0.478|         -  |    0.348|    0.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<3>" OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.072; Ideal Clock Offset To Actual Clock -0.050; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<3>      |   -1.069(F)|      FAST  |    2.141(F)|      SLOW  |    0.347|    0.247|        0.050|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.069|         -  |       2.141|         -  |    0.347|    0.247|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.065; Ideal Clock Offset To Actual Clock -0.051; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<4>      |    0.531(R)|      FAST  |    0.534(R)|      SLOW  |    0.352|    0.249|        0.051|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.531|         -  |       0.534|         -  |    0.352|    0.249|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<4>" OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.063; Ideal Clock Offset To Actual Clock -0.049; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<4>      |   -1.134(F)|      FAST  |    2.197(F)|      SLOW  |    0.351|    0.252|        0.049|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.134|         -  |       2.197|         -  |    0.351|    0.252|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.054; Ideal Clock Offset To Actual Clock -0.065; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<1>      |    0.535(R)|      FAST  |    0.519(R)|      SLOW  |    0.371|    0.241|        0.065|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.535|         -  |       0.519|         -  |    0.371|    0.241|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<1>" OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.052; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<1>      |   -1.130(F)|      FAST  |    2.182(F)|      SLOW  |    0.370|    0.244|        0.063|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.130|         -  |       2.182|         -  |    0.370|    0.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.043; Ideal Clock Offset To Actual Clock -0.121; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<5>      |    0.427(R)|      FAST  |    0.616(R)|      SLOW  |    0.432|    0.191|        0.121|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.427|         -  |       0.616|         -  |    0.432|    0.191|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<5>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.041; Ideal Clock Offset To Actual Clock -0.119; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<5>      |   -1.238(F)|      FAST  |    2.279(F)|      SLOW  |    0.431|    0.194|        0.119|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.238|         -  |       2.279|         -  |    0.431|    0.194|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.049; Ideal Clock Offset To Actual Clock -0.069; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<0>      |    0.500(R)|      FAST  |    0.549(R)|      SLOW  |    0.377|    0.240|        0.069|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.500|         -  |       0.549|         -  |    0.377|    0.240|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<0>" OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.047; Ideal Clock Offset To Actual Clock -0.067; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<0>      |   -1.165(F)|      FAST  |    2.212(F)|      SLOW  |    0.376|    0.243|        0.067|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.165|         -  |       2.212|         -  |    0.376|    0.243|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.041; Ideal Clock Offset To Actual Clock -0.095; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<6>      |    0.407(R)|      FAST  |    0.634(R)|      SLOW  |    0.408|    0.217|        0.095|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.407|         -  |       0.634|         -  |    0.408|    0.217|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<6>" OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.039; Ideal Clock Offset To Actual Clock -0.093; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<6>      |   -1.258(F)|      FAST  |    2.297(F)|      SLOW  |    0.407|    0.220|        0.093|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.258|         -  |       2.297|         -  |    0.407|    0.220|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 1.040; Ideal Clock Offset To Actual Clock -0.086; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<7>      |    0.415(R)|      FAST  |    0.625(R)|      SLOW  |    0.399|    0.227|        0.086|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.415|         -  |       0.625|         -  |    0.399|    0.227|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CL_D_P<7>" OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 1.038; Ideal Clock Offset To Actual Clock -0.084; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CL_D_P<7>      |   -1.250(F)|      FAST  |    2.288(F)|      SLOW  |    0.398|    0.230|        0.084|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.250|         -  |       2.288|         -  |    0.398|    0.230|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.039; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<5>      |    0.549(R)|      FAST  |    0.517(R)|      SLOW  |    0.339|    0.261|        0.039|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.549|         -  |       0.517|         -  |    0.339|    0.261|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<5>" OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.064; Ideal Clock Offset To Actual Clock -0.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<5>      |   -1.116(F)|      FAST  |    2.180(F)|      SLOW  |    0.338|    0.264|        0.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.116|         -  |       2.180|         -  |    0.338|    0.264|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.067; Ideal Clock Offset To Actual Clock -0.025; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<6>      |    0.554(R)|      FAST  |    0.513(R)|      SLOW  |    0.325|    0.274|        0.025|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.554|         -  |       0.513|         -  |    0.325|    0.274|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<6>" OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.065; Ideal Clock Offset To Actual Clock -0.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<6>      |   -1.111(F)|      FAST  |    2.176(F)|      SLOW  |    0.324|    0.277|        0.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.111|         -  |       2.176|         -  |    0.324|    0.277|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.044; Ideal Clock Offset To Actual Clock -0.100; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<2>      |    0.448(R)|      FAST  |    0.596(R)|      SLOW  |    0.411|    0.211|        0.100|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.448|         -  |       0.596|         -  |    0.411|    0.211|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<2>" OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.042; Ideal Clock Offset To Actual Clock -0.098; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<2>      |   -1.217(F)|      FAST  |    2.259(F)|      SLOW  |    0.410|    0.214|        0.098|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.217|         -  |       2.259|         -  |    0.410|    0.214|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.043; Ideal Clock Offset To Actual Clock -0.130; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<3>      |    0.430(R)|      FAST  |    0.613(R)|      SLOW  |    0.441|    0.182|        0.130|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.430|         -  |       0.613|         -  |    0.441|    0.182|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<3>" OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.041; Ideal Clock Offset To Actual Clock -0.128; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<3>      |   -1.235(F)|      FAST  |    2.276(F)|      SLOW  |    0.440|    0.185|        0.128|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.235|         -  |       2.276|         -  |    0.440|    0.185|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.065; Ideal Clock Offset To Actual Clock -0.026; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<7>      |    0.546(R)|      FAST  |    0.519(R)|      SLOW  |    0.327|    0.274|        0.026|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.546|         -  |       0.519|         -  |    0.327|    0.274|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<7>" OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.063; Ideal Clock Offset To Actual Clock -0.024; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<7>      |   -1.119(F)|      FAST  |    2.182(F)|      SLOW  |    0.326|    0.277|        0.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.119|         -  |       2.182|         -  |    0.326|    0.277|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.042; Ideal Clock Offset To Actual Clock -0.111; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<1>      |    0.432(R)|      FAST  |    0.610(R)|      SLOW  |    0.423|    0.201|        0.111|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.432|         -  |       0.610|         -  |    0.423|    0.201|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<1>" OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.040; Ideal Clock Offset To Actual Clock -0.109; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<1>      |   -1.233(F)|      FAST  |    2.273(F)|      SLOW  |    0.422|    0.204|        0.109|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.233|         -  |       2.273|         -  |    0.422|    0.204|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.032; Ideal Clock Offset To Actual Clock -0.077; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<4>      |    0.444(R)|      FAST  |    0.588(R)|      SLOW  |    0.394|    0.240|        0.077|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.444|         -  |       0.588|         -  |    0.394|    0.240|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<4>" OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.030; Ideal Clock Offset To Actual Clock -0.075; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<4>      |   -1.221(F)|      FAST  |    2.251(F)|      SLOW  |    0.393|    0.243|        0.075|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.221|         -  |       2.251|         -  |    0.393|    0.243|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.031; Ideal Clock Offset To Actual Clock -0.065; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<0>      |    0.432(R)|      FAST  |    0.599(R)|      SLOW  |    0.382|    0.253|        0.065|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.432|         -  |       0.599|         -  |    0.382|    0.253|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<0>" OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.029; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<0>      |   -1.233(F)|      FAST  |    2.262(F)|      SLOW  |    0.381|    0.256|        0.063|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.233|         -  |       2.262|         -  |    0.381|    0.256|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.057; Ideal Clock Offset To Actual Clock -0.057; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<6>      |    0.546(R)|      FAST  |    0.511(R)|      SLOW  |    0.361|    0.248|        0.057|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.546|         -  |       0.511|         -  |    0.361|    0.248|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<6>" OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.055; Ideal Clock Offset To Actual Clock -0.054; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<6>      |   -1.119(F)|      FAST  |    2.174(F)|      SLOW  |    0.360|    0.251|        0.054|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.119|         -  |       2.174|         -  |    0.360|    0.251|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.058; Ideal Clock Offset To Actual Clock 0.004; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<0>      |    0.576(R)|      FAST  |    0.482(R)|      SLOW  |    0.300|    0.308|       -0.004|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.576|         -  |       0.482|         -  |    0.300|    0.308|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<0>" OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.056; Ideal Clock Offset To Actual Clock 0.006; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<0>      |   -1.089(F)|      FAST  |    2.145(F)|      SLOW  |    0.299|    0.311|       -0.006|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.089|         -  |       2.145|         -  |    0.299|    0.311|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.048; Ideal Clock Offset To Actual Clock -0.076; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<7>      |    0.477(R)|      FAST  |    0.571(R)|      SLOW  |    0.385|    0.233|        0.076|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.477|         -  |       0.571|         -  |    0.385|    0.233|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<7>" OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.074; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<7>      |   -1.188(F)|      FAST  |    2.234(F)|      SLOW  |    0.384|    0.236|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.188|         -  |       2.234|         -  |    0.384|    0.236|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.052; Ideal Clock Offset To Actual Clock -0.066; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<4>      |    0.530(R)|      FAST  |    0.522(R)|      SLOW  |    0.373|    0.241|        0.066|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.530|         -  |       0.522|         -  |    0.373|    0.241|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<4>" OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.050; Ideal Clock Offset To Actual Clock -0.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<4>      |   -1.135(F)|      FAST  |    2.185(F)|      SLOW  |    0.372|    0.244|        0.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.135|         -  |       2.185|         -  |    0.372|    0.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.066; Ideal Clock Offset To Actual Clock -0.049; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<5>      |    0.549(R)|      FAST  |    0.517(R)|      SLOW  |    0.349|    0.251|        0.049|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.549|         -  |       0.517|         -  |    0.349|    0.251|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<5>" OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.064; Ideal Clock Offset To Actual Clock -0.047; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<5>      |   -1.116(F)|      FAST  |    2.180(F)|      SLOW  |    0.348|    0.254|        0.047|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.116|         -  |       2.180|         -  |    0.348|    0.254|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.059; Ideal Clock Offset To Actual Clock -0.082; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<3>      |    0.501(R)|      FAST  |    0.558(R)|      SLOW  |    0.385|    0.222|        0.082|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.501|         -  |       0.558|         -  |    0.385|    0.222|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<3>" OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.057; Ideal Clock Offset To Actual Clock -0.080; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<3>      |   -1.164(F)|      FAST  |    2.221(F)|      SLOW  |    0.384|    0.225|        0.080|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.164|         -  |       2.221|         -  |    0.384|    0.225|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.048; Ideal Clock Offset To Actual Clock -0.081; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<2>      |    0.487(R)|      FAST  |    0.561(R)|      SLOW  |    0.390|    0.228|        0.081|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.487|         -  |       0.561|         -  |    0.390|    0.228|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<2>" OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.046; Ideal Clock Offset To Actual Clock -0.079; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<2>      |   -1.178(F)|      FAST  |    2.224(F)|      SLOW  |    0.389|    0.231|        0.079|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.178|         -  |       2.224|         -  |    0.389|    0.231|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 1.035; Ideal Clock Offset To Actual Clock -0.169; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<1>      |    0.378(R)|      FAST  |    0.657(R)|      SLOW  |    0.485|    0.146|        0.169|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.378|         -  |       0.657|         -  |    0.485|    0.146|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DL_D_P<1>" OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 1.033; Ideal Clock Offset To Actual Clock -0.167; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DL_D_P<1>      |   -1.287(F)|      FAST  |    2.320(F)|      SLOW  |    0.484|    0.149|        0.167|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.287|         -  |       2.320|         -  |    0.484|    0.149|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"         "RISING";
Worst Case Data Window 1.874; Ideal Clock Offset To Actual Clock -0.052; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |    0.619(R)|      FAST  |    0.989(R)|      SLOW  |    0.381|    0.011|        0.185|
rgmii_rxd<0>      |    0.877(R)|      FAST  |    0.810(R)|      SLOW  |    0.123|    0.190|       -0.034|
rgmii_rxd<1>      |    0.856(R)|      FAST  |    0.820(R)|      SLOW  |    0.144|    0.180|       -0.018|
rgmii_rxd<2>      |    0.883(R)|      FAST  |    0.794(R)|      SLOW  |    0.117|    0.206|       -0.044|
rgmii_rxd<3>      |    0.885(R)|      FAST  |    0.804(R)|      SLOW  |    0.115|    0.196|       -0.041|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.885|         -  |       0.989|         -  |    0.115|    0.011|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"         "FALLING";
Worst Case Data Window 1.872; Ideal Clock Offset To Actual Clock -0.050; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |   -3.380(F)|      FAST  |    4.986(F)|      SLOW  |    0.380|    0.014|        0.183|
rgmii_rxd<0>      |   -3.122(F)|      FAST  |    4.807(F)|      SLOW  |    0.122|    0.193|       -0.036|
rgmii_rxd<1>      |   -3.143(F)|      FAST  |    4.817(F)|      SLOW  |    0.143|    0.183|       -0.020|
rgmii_rxd<2>      |   -3.116(F)|      FAST  |    4.791(F)|      SLOW  |    0.116|    0.209|       -0.046|
rgmii_rxd<3>      |   -3.114(F)|      FAST  |    4.801(F)|      SLOW  |    0.114|    0.199|       -0.043|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.114|         -  |       4.986|         -  |    0.114|    0.014|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2876280203855 paths, 0 nets, and 87832 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   5.602ns
   Minimum input required time before clock:   0.886ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  7 13:59:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1497 MB



