Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul  5 21:57:13 2020
| Host         : FXTVWR85EI30285 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ddr3_read_write_control_sets_placed.rpt
| Design       : ddr3_read_write
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   829 |
|    Minimum number of control sets                        |   726 |
|    Addition due to synthesis replication                 |   103 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2066 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   829 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |   292 |
| >= 6 to < 8        |    61 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     8 |
| >= 16              |   344 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9322 |         2696 |
| No           | No                    | Yes                    |             212 |           78 |
| No           | Yes                   | No                     |            3483 |         1391 |
| Yes          | No                    | No                     |            6021 |         1959 |
| Yes          | No                    | Yes                    |             294 |           90 |
| Yes          | Yes                   | No                     |            1818 |          581 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                              |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                              |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                              |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                              |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                               |                1 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                2 |              3 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                  |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                                       |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_1[0]                                                                                                                                           |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                              |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                      |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                             |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                            |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                             |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                            |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                               |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                           |                4 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                          |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                          |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                              |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__146_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__204_n_0                                                                                                                                                   |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__192_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__130_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__129_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__128_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__127_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__126_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__153_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__125_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__157_n_0                                                                                                                                                    |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__160_n_0                                                                                                                                                    |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__159_n_0                                                                                                                                                    |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__158_n_0                                                                                                                                                    |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__167_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__166_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__165_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__164_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__163_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__190_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__155_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__145_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__143_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__142_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__141_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1__203_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1__202_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1__201_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__140_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1__200_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1__199_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1__198_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1__197_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1__196_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1__195_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1__194_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1__193_n_0                                                                                                                                                        |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__139_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__138_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__137_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__136_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__154_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__135_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__134_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__133_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__132_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__131_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__152_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__151_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                   |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__150_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__149_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__148_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__147_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__182_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__181_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__180_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__179_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__178_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__177_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__176_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__175_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__174_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__173_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__191_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__172_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__171_n_0                                                                                                                                                         |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__170_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__169_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__168_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__161_n_0                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__189_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__188_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__187_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__186_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__185_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__184_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__183_n_0                                                                                                                                                          |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__156_n_0                                                                                                                                                                   |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_5[0]                                                                                                                                           |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                               |                3 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_7[0]                                                                                                                                           |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_2[0]                                                                                                                                           |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                   |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                            |                2 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                   |                1 |              4 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                           |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                 |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                          |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                        |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                4 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                          |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                4 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                      |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___70_n_0                                                                                                                                                      |                3 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                   |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                          |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                          |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                           |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                          |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                            |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                3 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                               |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                               |                2 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                                    |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                               |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                5 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_4[0]                                                                                                                                           |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                          |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                         |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                         |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                      |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                               |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                               |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                               |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                                      |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                               |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                      |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                         |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                            |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                4 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                               |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                        |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                               |                2 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                        |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                            |                1 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                3 |              6 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                3 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/sel__0                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                6 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | axi_master_write_inst/reg_w_len[7]_i_1_n_0                                                                                                                                                                                                                             | axi_master_write_inst_i_1_n_0                                                                                                                                                                                                           |                4 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                5 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                                   |                6 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                       |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                   |                5 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                   |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[253]_i_1_n_0                                                                      |                1 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                          |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                              |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                          |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                          |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                          |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                          |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                          |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                          |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                4 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                 |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                       |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                               |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                2 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                               |                3 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                            |                2 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                   |                3 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                       |                2 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                            |                2 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                 |                5 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                7 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | axi_master_write_inst_i_1_n_0                                                                                                                                                                                                           |                4 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                3 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                               |                5 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                            |                4 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                     |                6 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                          |                3 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |                2 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                          |                3 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                          |                3 |             10 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                           |                4 |             11 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                            |                8 |             11 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                4 |             11 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                               |                6 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                3 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                               |                8 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                           |                3 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_6                                                                                                                                              |                3 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                       |                2 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_6                                                                                                                                              |                3 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                4 |             12 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             13 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | read_addr_offset_reg                                                                                                                                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                3 |             14 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                               |               10 |             14 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | addr_read_reg__0                                                                                                                                                                                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                5 |             14 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | addr_write_reg__0                                                                                                                                                                                                                                                      | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                4 |             14 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | write_addr_offset_reg                                                                                                                                                                                                                                                  | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |                4 |             14 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                               |                5 |             15 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                            |                7 |             15 |
|  clk_wiz_0_inst/inst/clk_out1                                     |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                             |                4 |             15 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | axi_master_write_inst/test_cnt_reg[15]_i_1_n_0                                                                                                                                                                                                                         | axi_master_write_inst_i_1_n_0                                                                                                                                                                                                           |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                          |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]               |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/p_0_in                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                         |                9 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             17 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                            |                3 |             18 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                           |               11 |             18 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2                                                                                                           | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                                                                       |                8 |             20 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                           |                5 |             20 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                           |                7 |             23 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                              |                                                                                                                                                                                                                                         |                3 |             24 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                               |                7 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                              |                                                                                                                                                                                                                                         |                3 |             24 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                               |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                 |               13 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                8 |             26 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                9 |             26 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                              |                8 |             26 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                  |                9 |             27 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                            |               21 |             27 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             28 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             28 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             28 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             28 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             31 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                              |               12 |             32 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | axi_master_write_inst/p_2_out[31]                                                                                                                                                                                                                                      | axi_master_write_inst_i_1_n_0                                                                                                                                                                                                           |               10 |             32 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                               |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               18 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |               13 |             33 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                         |                9 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                            |               16 |             35 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                            |               15 |             36 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | axi_master_read_inst/reg_rd_adrs[31]                                                                                                                                                                                                                                   | axi_master_write_inst_i_1_n_0                                                                                                                                                                                                           |               14 |             36 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                         |               10 |             38 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             39 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             42 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                              |               15 |             44 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                              |               12 |             46 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                              |               17 |             46 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                              |               24 |             47 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                              |               19 |             47 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                              |               18 |             47 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                                                         |                6 |             48 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             57 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                              |               18 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |             63 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_2_n_0                                                                                       | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                        |               15 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | write_data_reg_reg0                                                                                                                                                                                                                                                    | mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                            |               21 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               10 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/__1/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             64 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                9 |             72 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                |               30 |             82 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                                                         |               11 |             88 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                 |               33 |             90 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                              |               30 |             93 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                              |               37 |             94 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                              |               36 |             94 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                              |               36 |             95 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                              |               37 |             95 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                              |               37 |             95 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                              |               27 |             95 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |             98 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               28 |            103 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               13 |            104 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            185 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                           |              181 |            205 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |               65 |            256 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                                                         |               84 |            256 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               54 |            257 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                         |               94 |            257 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                         |                                                                                                                                                                                                                                         |               97 |            288 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |               79 |            288 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               43 |            344 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |              177 |            368 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mig_7series_0_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               48 |            384 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              151 |            456 |
|  mig_7series_0_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |             2672 |           9768 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


