vendor_name = ModelSim
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/smallmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/reg_file.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/pc.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/obuf.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/microprocessor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/memory.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ir.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ctrl_unit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/controller.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/bigmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/rom.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_single_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_dual_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/fifo.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_behavior.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/vending_machine.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/traffic_light.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/sequence_detector.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_moore.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_mealy.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_filter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_dataflow.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/subtractor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/priority_encoder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/barrel_shifter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/adder_4bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XNOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/OR_Gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/not_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NAND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_4to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_2to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Inverter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/half_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/full_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Driver.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/decoder_2to4.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Basic_Logic_Top.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/AND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/db/EP3C16F484C6N_Cyclone_3.cbx.xml
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = AND_gate
instance = comp, \f~output\, f~output, AND_gate, 1
instance = comp, \y~input\, y~input, AND_gate, 1
instance = comp, \x~input\, x~input, AND_gate, 1
instance = comp, \f~0\, f~0, AND_gate, 1
