[2024-05-30 17:57:10.135] Outter Forloop itr=1
[2024-05-30 17:57:12.965] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:15.826] FSP is made and we are solving it. 
[2024-05-30 17:57:15.919] (FSP Lower, FMP Upper) = (75.00000000000001, 100.0) at itr = 1
[2024-05-30 17:57:15.938] Inner CCGA forloop terminated due to a positive lower of bound of: 75.00000000000001 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:57:15.948] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:57:16.03] Objective value of msp settled at: 12000.0. 
[2024-05-30 17:57:17.194] Outter Forloop itr=2
[2024-05-30 17:57:17.195] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:21.451] FSP is made and we are solving it. 
[2024-05-30 17:57:21.458] (FSP Lower, FMP Upper) = (135.8695652173913, 135.8695652173913) at itr = 1
[2024-05-30 17:57:21.458] Inner CCGA forloop terminated due to a positive lower of bound of: 135.8695652173913 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:57:21.459] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:57:21.511] Objective value of msp settled at: 10177.222222222223. 
[2024-05-30 17:57:21.645] Outter Forloop itr=3
[2024-05-30 17:57:21.645] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:22.841] FSP is made and we are solving it. 
[2024-05-30 17:57:22.849] (FSP Lower, FMP Upper) = (150.0, 150.0000001648607) at itr = 1
[2024-05-30 17:57:22.849] Inner CCGA forloop terminated due to a positive lower of bound of: 150.0 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:57:22.849] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:57:22.961] Objective value of msp settled at: 9711.111111111111. 
[2024-05-30 17:57:23.103] Outter Forloop itr=4
[2024-05-30 17:57:23.109] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:26.296] FSP is made and we are solving it. 
[2024-05-30 17:57:26.303] (FSP Lower, FMP Upper) = (38.888888888888886, 44.70588235294117) at itr = 1
[2024-05-30 17:57:26.304] Inner CCGA forloop terminated due to a positive lower of bound of: 38.888888888888886 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:57:26.305] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:57:26.628] Objective value of msp settled at: 9576.481481481482. 
[2024-05-30 17:57:26.77] Outter Forloop itr=5
[2024-05-30 17:57:26.774] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:29.199] FSP is made and we are solving it. 
[2024-05-30 17:57:29.206] (FSP Lower, FMP Upper) = (0.0, 20.0) at itr = 1
[2024-05-30 17:57:29.212] CCGA Inner loop continues, constraints is introduced to fmp and we are solving it. 
[2024-05-30 17:57:44.664] FSP is made and we are solving it. 
[2024-05-30 17:57:44.679] (FSP Lower, FMP Upper) = (2.2767462422634854, 2.2767462427015372) at itr = 2
[2024-05-30 17:57:44.679] Inner CCGA forloop terminated due to a positive lower of bound of: 2.2767462422634854 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:57:44.68] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:57:44.915] Objective value of msp settled at: 9562.222222222223. 
[2024-05-30 17:57:45.069] Outter Forloop itr=6
[2024-05-30 17:57:45.076] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:57:48.956] FSP is made and we are solving it. 
[2024-05-30 17:57:48.964] (FSP Lower, FMP Upper) = (0.0, 25.0) at itr = 1
[2024-05-30 17:57:48.964] CCGA Inner loop continues, constraints is introduced to fmp and we are solving it. 
[2024-05-30 17:58:10.441] FSP is made and we are solving it. 
[2024-05-30 17:58:10.448] (FSP Lower, FMP Upper) = (9.375, 9.375) at itr = 2
[2024-05-30 17:58:10.449] Inner CCGA forloop terminated due to a positive lower of bound of: 9.375 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:58:10.449] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:58:10.831] Objective value of msp settled at: 9543.148148148148. 
[2024-05-30 17:58:10.991] Outter Forloop itr=7
[2024-05-30 17:58:10.996] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:58:14.711] FSP is made and we are solving it. 
[2024-05-30 17:58:14.762] (FSP Lower, FMP Upper) = (0.0, 20.0) at itr = 1
[2024-05-30 17:58:14.768] CCGA Inner loop continues, constraints is introduced to fmp and we are solving it. 
[2024-05-30 17:58:33.396] FSP is made and we are solving it. 
[2024-05-30 17:58:33.398] (FSP Lower, FMP Upper) = (1.6899766899767001, 1.6899766902461124) at itr = 2
[2024-05-30 17:58:33.406] Inner CCGA forloop terminated due to a positive lower of bound of: 1.6899766899767001 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:58:33.406] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:58:33.746] Objective value of msp settled at: 9534.814814814816. 
[2024-05-30 17:58:33.894] Outter Forloop itr=8
[2024-05-30 17:58:33.912] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:58:36.761] FSP is made and we are solving it. 
[2024-05-30 17:58:36.765] (FSP Lower, FMP Upper) = (2.048857368006331, 25.000000002601155) at itr = 1
[2024-05-30 17:58:36.765] Inner CCGA forloop terminated due to a positive lower of bound of: 2.048857368006331 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:58:36.765] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:58:37.318] Objective value of msp settled at: 9541.111111111111. 
[2024-05-30 17:58:37.475] Outter Forloop itr=9
[2024-05-30 17:58:37.48] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:58:40.098] FSP is made and we are solving it. 
[2024-05-30 17:58:40.106] (FSP Lower, FMP Upper) = (0.0, 21.527777777777715) at itr = 1
[2024-05-30 17:58:40.112] CCGA Inner loop continues, constraints is introduced to fmp and we are solving it. 
[2024-05-30 17:58:53.618] FSP is made and we are solving it. 
[2024-05-30 17:58:53.625] (FSP Lower, FMP Upper) = (1.296829971181556, 1.2968299714120803) at itr = 2
[2024-05-30 17:58:53.626] Inner CCGA forloop terminated due to a positive lower of bound of: 1.296829971181556 from FSP which is higher than: ϵ=0.1.
[2024-05-30 17:58:53.626] Introduced cut to the msp and we are solving it. 
[2024-05-30 17:58:54.062] Objective value of msp settled at: 9516.111111111111. 
[2024-05-30 17:58:54.261] Outter Forloop itr=10
[2024-05-30 17:58:54.266] Inner loop is initialized with fmp, and we are solving the initial fmp. 
[2024-05-30 17:58:56.69] FSP is made and we are solving it. 
[2024-05-30 17:58:56.695] (FSP Lower, FMP Upper) = (0.0, 20.0) at itr = 1
[2024-05-30 17:58:56.699] CCGA Inner loop continues, constraints is introduced to fmp and we are solving it. 
[2024-05-30 17:59:10.266] Inner CCGA forloop termminated due to convergence of FSP and FMP on tolerance level ϵ=0.1, new fmp returns: -0.0
[2024-05-30 17:59:10.267] Outer for loop terminated due to convergence of FMP, FSP to an objective value of zero.
