vendor_name = ModelSim
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/but.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/sw.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/flipflopGenerico.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/UnidadeControle.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaRam.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/IO_TIMER.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/decodificador.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/conversorHex7seg.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/constants.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/somadorGenerico.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/muxGenerico2x1.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/output_files/Waveform.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/Waveform.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/Waveform1.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/output_files/Waveform1.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/Waveform2.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/output_files/Waveform2.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/output_files/Waveform3.vwf
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/Waveform3.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/db/relogio.cbx.xml
design_name = TopLevel
instance = comp, \tictic[0]~output , tictic[0]~output, TopLevel, 1
instance = comp, \tictic[1]~output , tictic[1]~output, TopLevel, 1
instance = comp, \tictic[2]~output , tictic[2]~output, TopLevel, 1
instance = comp, \tictic[3]~output , tictic[3]~output, TopLevel, 1
instance = comp, \tictic[4]~output , tictic[4]~output, TopLevel, 1
instance = comp, \tictic[5]~output , tictic[5]~output, TopLevel, 1
instance = comp, \tictic[6]~output , tictic[6]~output, TopLevel, 1
instance = comp, \tictic[7]~output , tictic[7]~output, TopLevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, TopLevel, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, TopLevel, 1
instance = comp, \entrada_A[0]~output , entrada_A[0]~output, TopLevel, 1
instance = comp, \entrada_A[1]~output , entrada_A[1]~output, TopLevel, 1
instance = comp, \entrada_A[2]~output , entrada_A[2]~output, TopLevel, 1
instance = comp, \entrada_A[3]~output , entrada_A[3]~output, TopLevel, 1
instance = comp, \entrada_A[4]~output , entrada_A[4]~output, TopLevel, 1
instance = comp, \entrada_A[5]~output , entrada_A[5]~output, TopLevel, 1
instance = comp, \entrada_A[6]~output , entrada_A[6]~output, TopLevel, 1
instance = comp, \entrada_A[7]~output , entrada_A[7]~output, TopLevel, 1
instance = comp, \entrada_B[0]~output , entrada_B[0]~output, TopLevel, 1
instance = comp, \entrada_B[1]~output , entrada_B[1]~output, TopLevel, 1
instance = comp, \entrada_B[2]~output , entrada_B[2]~output, TopLevel, 1
instance = comp, \entrada_B[3]~output , entrada_B[3]~output, TopLevel, 1
instance = comp, \entrada_B[4]~output , entrada_B[4]~output, TopLevel, 1
instance = comp, \entrada_B[5]~output , entrada_B[5]~output, TopLevel, 1
instance = comp, \entrada_B[6]~output , entrada_B[6]~output, TopLevel, 1
instance = comp, \entrada_B[7]~output , entrada_B[7]~output, TopLevel, 1
instance = comp, \saida_ULA[0]~output , saida_ULA[0]~output, TopLevel, 1
instance = comp, \saida_ULA[1]~output , saida_ULA[1]~output, TopLevel, 1
instance = comp, \saida_ULA[2]~output , saida_ULA[2]~output, TopLevel, 1
instance = comp, \saida_ULA[3]~output , saida_ULA[3]~output, TopLevel, 1
instance = comp, \saida_ULA[4]~output , saida_ULA[4]~output, TopLevel, 1
instance = comp, \saida_ULA[5]~output , saida_ULA[5]~output, TopLevel, 1
instance = comp, \saida_ULA[6]~output , saida_ULA[6]~output, TopLevel, 1
instance = comp, \saida_ULA[7]~output , saida_ULA[7]~output, TopLevel, 1
instance = comp, \dataout[0]~output , dataout[0]~output, TopLevel, 1
instance = comp, \dataout[1]~output , dataout[1]~output, TopLevel, 1
instance = comp, \dataout[2]~output , dataout[2]~output, TopLevel, 1
instance = comp, \dataout[3]~output , dataout[3]~output, TopLevel, 1
instance = comp, \dataout[4]~output , dataout[4]~output, TopLevel, 1
instance = comp, \dataout[5]~output , dataout[5]~output, TopLevel, 1
instance = comp, \dataout[6]~output , dataout[6]~output, TopLevel, 1
instance = comp, \dataout[7]~output , dataout[7]~output, TopLevel, 1
instance = comp, \barEndSaida[0]~output , barEndSaida[0]~output, TopLevel, 1
instance = comp, \barEndSaida[1]~output , barEndSaida[1]~output, TopLevel, 1
instance = comp, \barEndSaida[2]~output , barEndSaida[2]~output, TopLevel, 1
instance = comp, \barEndSaida[3]~output , barEndSaida[3]~output, TopLevel, 1
instance = comp, \barEndSaida[4]~output , barEndSaida[4]~output, TopLevel, 1
instance = comp, \barEndSaida[5]~output , barEndSaida[5]~output, TopLevel, 1
instance = comp, \barEndSaida[6]~output , barEndSaida[6]~output, TopLevel, 1
instance = comp, \barEndSaida[7]~output , barEndSaida[7]~output, TopLevel, 1
instance = comp, \tic_r~output , tic_r~output, TopLevel, 1
instance = comp, \tic_z~output , tic_z~output, TopLevel, 1
instance = comp, \pc[0]~output , pc[0]~output, TopLevel, 1
instance = comp, \pc[1]~output , pc[1]~output, TopLevel, 1
instance = comp, \pc[2]~output , pc[2]~output, TopLevel, 1
instance = comp, \pc[3]~output , pc[3]~output, TopLevel, 1
instance = comp, \pc[4]~output , pc[4]~output, TopLevel, 1
instance = comp, \pc[5]~output , pc[5]~output, TopLevel, 1
instance = comp, \pc[6]~output , pc[6]~output, TopLevel, 1
instance = comp, \pc[7]~output , pc[7]~output, TopLevel, 1
instance = comp, \KEY[0]~input , KEY[0]~input, TopLevel, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, TopLevel, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~1 , Processador|FD|FETCH|SOMA|Add0~1, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[7] , Processador|FD|FETCH|PC|DOUT[7], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~21 , Processador|FD|FETCH|SOMA|Add0~21, TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~25 , Processador|FD|FETCH|SOMA|Add0~25, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[6] , Processador|FD|FETCH|PC|DOUT[6], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~29 , Processador|FD|FETCH|SOMA|Add0~29, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~1 , Processador|FD|FETCH|ROM|memROM~1, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~2 , Processador|FD|FETCH|ROM|memROM~2, TopLevel, 1
instance = comp, \Processador|UC|Equal9~1 , Processador|UC|Equal9~1, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[0] , Processador|FD|FETCH|PC|DOUT[0], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~5 , Processador|FD|FETCH|SOMA|Add0~5, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[1] , Processador|FD|FETCH|PC|DOUT[1], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~9 , Processador|FD|FETCH|SOMA|Add0~9, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[2] , Processador|FD|FETCH|PC|DOUT[2], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~13 , Processador|FD|FETCH|SOMA|Add0~13, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[3] , Processador|FD|FETCH|PC|DOUT[3], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~17 , Processador|FD|FETCH|SOMA|Add0~17, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[4] , Processador|FD|FETCH|PC|DOUT[4], TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[5] , Processador|FD|FETCH|PC|DOUT[5], TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~0 , Processador|FD|FETCH|ROM|memROM~0, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|UC|Equal9~2 , Processador|UC|Equal9~2, TopLevel, 1
instance = comp, \KEY[1]~input , KEY[1]~input, TopLevel, 1
instance = comp, \KEY[2]~input , KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input , KEY[3]~input, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~3 , Processador|FD|FETCH|ROM|memROM~3, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~5 , Processador|FD|FETCH|ROM|memROM~5, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~4 , Processador|FD|FETCH|ROM|memROM~4, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~149 , Processador|FD|BancoReg|registrador~149, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~13 , Processador|FD|BancoReg|registrador~13, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~6 , Processador|FD|FETCH|ROM|memROM~6, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~7 , Processador|FD|FETCH|ROM|memROM~7, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~34 , Processador|FD|ULA|Add0~34, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~1 , Processador|FD|ULA|Add0~1, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[0]~0 , Processador|FD|MUX_ULA|saida_MUX[0]~0, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~150 , Processador|FD|BancoReg|registrador~150, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~69 , Processador|FD|BancoReg|registrador~69, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~141 , Processador|FD|BancoReg|registrador~141, TopLevel, 1
instance = comp, \Processador|UC|Equal9~0 , Processador|UC|Equal9~0, TopLevel, 1
instance = comp, \SEGU|DOUT[0] , SEGU|DOUT[0], TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~16 , Processador|FD|BancoReg|registrador~16, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~15 , Processador|FD|BancoReg|registrador~15, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~14 , Processador|FD|BancoReg|registrador~14, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~5 , Processador|FD|ULA|Add0~5, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[1]~1 , Processador|FD|MUX_ULA|saida_MUX[1]~1, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~70 , Processador|FD|BancoReg|registrador~70, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~142 , Processador|FD|BancoReg|registrador~142, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~9 , Processador|FD|ULA|Add0~9, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[2]~2 , Processador|FD|MUX_ULA|saida_MUX[2]~2, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~71 , Processador|FD|BancoReg|registrador~71, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~143 , Processador|FD|BancoReg|registrador~143, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~13 , Processador|FD|ULA|Add0~13, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[3]~3 , Processador|FD|MUX_ULA|saida_MUX[3]~3, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~72 , Processador|FD|BancoReg|registrador~72, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~144 , Processador|FD|BancoReg|registrador~144, TopLevel, 1
instance = comp, \SEGU|DOUT[3] , SEGU|DOUT[3], TopLevel, 1
instance = comp, \SEGU|DOUT[1] , SEGU|DOUT[1], TopLevel, 1
instance = comp, \SEGU|DOUT[2] , SEGU|DOUT[2], TopLevel, 1
instance = comp, \showHEX0|saida7seg[0]~0 , showHEX0|saida7seg[0]~0, TopLevel, 1
instance = comp, \showHEX0|saida7seg[1]~1 , showHEX0|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX0|saida7seg[2]~2 , showHEX0|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX0|saida7seg[3]~3 , showHEX0|saida7seg[3]~3, TopLevel, 1
instance = comp, \showHEX0|saida7seg[4]~4 , showHEX0|saida7seg[4]~4, TopLevel, 1
instance = comp, \showHEX0|saida7seg[5]~5 , showHEX0|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX0|saida7seg[6]~6 , showHEX0|saida7seg[6]~6, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~73 , Processador|FD|BancoReg|registrador~73, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~145 , Processador|FD|BancoReg|registrador~145, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~17 , Processador|FD|ULA|Add0~17, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[4]~4 , Processador|FD|MUX_ULA|saida_MUX[4]~4, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~17 , Processador|FD|BancoReg|registrador~17, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~74 , Processador|FD|BancoReg|registrador~74, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~146 , Processador|FD|BancoReg|registrador~146, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~21 , Processador|FD|ULA|Add0~21, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[5]~5 , Processador|FD|MUX_ULA|saida_MUX[5]~5, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~18 , Processador|FD|BancoReg|registrador~18, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~75 , Processador|FD|BancoReg|registrador~75, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~147 , Processador|FD|BancoReg|registrador~147, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~25 , Processador|FD|ULA|Add0~25, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[6]~6 , Processador|FD|MUX_ULA|saida_MUX[6]~6, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~19 , Processador|FD|BancoReg|registrador~19, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~76 , Processador|FD|BancoReg|registrador~76, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~148 , Processador|FD|BancoReg|registrador~148, TopLevel, 1
instance = comp, \Processador|FD|ULA|Add0~29 , Processador|FD|ULA|Add0~29, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[7]~7 , Processador|FD|MUX_ULA|saida_MUX[7]~7, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~20 , Processador|FD|BancoReg|registrador~20, TopLevel, 1
instance = comp, \SW[0]~input , SW[0]~input, TopLevel, 1
instance = comp, \SW[1]~input , SW[1]~input, TopLevel, 1
instance = comp, \SW[2]~input , SW[2]~input, TopLevel, 1
instance = comp, \SW[3]~input , SW[3]~input, TopLevel, 1
instance = comp, \SW[4]~input , SW[4]~input, TopLevel, 1
instance = comp, \SW[5]~input , SW[5]~input, TopLevel, 1
instance = comp, \SW[6]~input , SW[6]~input, TopLevel, 1
instance = comp, \SW[7]~input , SW[7]~input, TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TopLevel, 1
