

================================================================
== Vitis HLS Report for 'init_1'
================================================================
* Date:           Sat Oct  4 15:12:59 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_1  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%store_ln45 = store i12 0, i12 %i" [sort.c:45]   --->   Operation 8 'store' 'store_ln45' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [sort.c:45]   --->   Operation 9 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [sort.c:46]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 11" [sort.c:45]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp, void %for.inc.split, void %for.end" [sort.c:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i12 %i_1" [sort.c:45]   --->   Operation 14 'trunc' 'trunc_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:8]   --->   Operation 15 'specpipeline' 'specpipeline_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort.c:44]   --->   Operation 16 'specloopname' 'specloopname_ln44' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 9" [sort.c:46]   --->   Operation 17 'bitselect' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_30, i5 0" [sort.c:46]   --->   Operation 18 'bitconcatenate' 'and_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %trunc_ln45" [sort.c:46]   --->   Operation 19 'zext' 'zext_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 10" [sort.c:46]   --->   Operation 20 'bitselect' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_31, void %arrayidx1.case.0, void %arrayidx1.case.1" [sort.c:46]   --->   Operation 21 'br' 'br_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln46" [sort.c:46]   --->   Operation 22 'getelementptr' 'bucket_0_addr' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:46]   --->   Operation 23 'load' 'bucket_0_load' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln46" [sort.c:46]   --->   Operation 24 'getelementptr' 'bucket_1_addr' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:46]   --->   Operation 25 'load' 'bucket_1_load' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln46 = or i9 %trunc_ln45, i9 1" [sort.c:46]   --->   Operation 26 'or' 'or_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i9 %or_ln46" [sort.c:46]   --->   Operation 27 'zext' 'zext_ln46_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_31, void %arrayidx.12.case.0, void %arrayidx.12.case.1" [sort.c:46]   --->   Operation 28 'br' 'br_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bucket_0_addr_4 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln46_2" [sort.c:46]   --->   Operation 29 'getelementptr' 'bucket_0_addr_4' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%bucket_0_load_4 = load i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 30 'load' 'bucket_0_load_4' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_1_addr_4 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln46_2" [sort.c:46]   --->   Operation 31 'getelementptr' 'bucket_1_addr_4' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.26ns)   --->   "%bucket_1_load_4 = load i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 32 'load' 'bucket_1_load_4' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [sort.c:48]   --->   Operation 64 'ret' 'ret_ln48' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 33 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:46]   --->   Operation 33 'load' 'bucket_0_load' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%zext_ln46_3 = zext i6 %and_ln" [sort.c:46]   --->   Operation 34 'zext' 'zext_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%shl_ln46_1 = shl i64 4294967295, i64 %zext_ln46_3" [sort.c:46]   --->   Operation 35 'shl' 'shl_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%xor_ln46_1 = xor i64 %shl_ln46_1, i64 18446744073709551615" [sort.c:46]   --->   Operation 36 'xor' 'xor_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_1 = and i64 %bucket_0_load, i64 %xor_ln46_1" [sort.c:46]   --->   Operation 37 'and' 'and_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_1, i9 %bucket_0_addr" [sort.c:46]   --->   Operation 38 'store' 'store_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1.exit" [sort.c:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:46]   --->   Operation 40 'load' 'bucket_1_load' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%zext_ln46_1 = zext i6 %and_ln" [sort.c:46]   --->   Operation 41 'zext' 'zext_ln46_1' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%shl_ln46 = shl i64 4294967295, i64 %zext_ln46_1" [sort.c:46]   --->   Operation 42 'shl' 'shl_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i64 %shl_ln46, i64 18446744073709551615" [sort.c:46]   --->   Operation 43 'xor' 'xor_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46 = and i64 %bucket_1_load, i64 %xor_ln46" [sort.c:46]   --->   Operation 44 'and' 'and_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46, i9 %bucket_1_addr" [sort.c:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1.exit" [sort.c:46]   --->   Operation 46 'br' 'br_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.26ns)   --->   "%bucket_0_load_4 = load i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 47 'load' 'bucket_0_load_4' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%zext_ln46_5 = zext i6 %and_ln" [sort.c:46]   --->   Operation 48 'zext' 'zext_ln46_5' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%shl_ln46_3 = shl i64 4294967295, i64 %zext_ln46_5" [sort.c:46]   --->   Operation 49 'shl' 'shl_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_3 = xor i64 %shl_ln46_3, i64 18446744073709551615" [sort.c:46]   --->   Operation 50 'xor' 'xor_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_3 = and i64 %bucket_0_load_4, i64 %xor_ln46_3" [sort.c:46]   --->   Operation 51 'and' 'and_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_3, i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 52 'store' 'store_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.12.exit" [sort.c:46]   --->   Operation 53 'br' 'br_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (2.26ns)   --->   "%bucket_1_load_4 = load i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 54 'load' 'bucket_1_load_4' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%zext_ln46_4 = zext i6 %and_ln" [sort.c:46]   --->   Operation 55 'zext' 'zext_ln46_4' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%shl_ln46_2 = shl i64 4294967295, i64 %zext_ln46_4" [sort.c:46]   --->   Operation 56 'shl' 'shl_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%xor_ln46_2 = xor i64 %shl_ln46_2, i64 18446744073709551615" [sort.c:46]   --->   Operation 57 'xor' 'xor_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_2 = and i64 %bucket_1_load_4, i64 %xor_ln46_2" [sort.c:46]   --->   Operation 58 'and' 'and_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_2, i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 59 'store' 'store_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.12.exit" [sort.c:46]   --->   Operation 60 'br' 'br_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.33ns)   --->   "%add_ln45 = add i12 %i_1, i12 2" [sort.c:45]   --->   Operation 61 'add' 'add_ln45' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln45 = store i12 %add_ln45, i12 %i" [sort.c:45]   --->   Operation 62 'store' 'store_ln45' <Predicate = (!tmp)> <Delay = 0.84>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [sort.c:45]   --->   Operation 63 'br' 'br_ln45' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln45        (store            ) [ 000]
br_ln45           (br               ) [ 000]
i_1               (load             ) [ 001]
tmp               (bitselect        ) [ 011]
empty             (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
trunc_ln45        (trunc            ) [ 000]
specpipeline_ln8  (specpipeline     ) [ 000]
specloopname_ln44 (specloopname     ) [ 000]
tmp_30            (bitselect        ) [ 000]
and_ln            (bitconcatenate   ) [ 001]
zext_ln46         (zext             ) [ 000]
tmp_31            (bitselect        ) [ 011]
br_ln46           (br               ) [ 000]
bucket_0_addr     (getelementptr    ) [ 001]
bucket_1_addr     (getelementptr    ) [ 001]
or_ln46           (or               ) [ 000]
zext_ln46_2       (zext             ) [ 000]
br_ln46           (br               ) [ 000]
bucket_0_addr_4   (getelementptr    ) [ 001]
bucket_1_addr_4   (getelementptr    ) [ 001]
bucket_0_load     (load             ) [ 000]
zext_ln46_3       (zext             ) [ 000]
shl_ln46_1        (shl              ) [ 000]
xor_ln46_1        (xor              ) [ 000]
and_ln46_1        (and              ) [ 000]
store_ln46        (store            ) [ 000]
br_ln46           (br               ) [ 000]
bucket_1_load     (load             ) [ 000]
zext_ln46_1       (zext             ) [ 000]
shl_ln46          (shl              ) [ 000]
xor_ln46          (xor              ) [ 000]
and_ln46          (and              ) [ 000]
store_ln46        (store            ) [ 000]
br_ln46           (br               ) [ 000]
bucket_0_load_4   (load             ) [ 000]
zext_ln46_5       (zext             ) [ 000]
shl_ln46_3        (shl              ) [ 000]
xor_ln46_3        (xor              ) [ 000]
and_ln46_3        (and              ) [ 000]
store_ln46        (store            ) [ 000]
br_ln46           (br               ) [ 000]
bucket_1_load_4   (load             ) [ 000]
zext_ln46_4       (zext             ) [ 000]
shl_ln46_2        (shl              ) [ 000]
xor_ln46_2        (xor              ) [ 000]
and_ln46_2        (and              ) [ 000]
store_ln46        (store            ) [ 000]
br_ln46           (br               ) [ 000]
add_ln45          (add              ) [ 000]
store_ln45        (store            ) [ 000]
br_ln45           (br               ) [ 000]
ret_ln48          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="bucket_0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="9" slack="0"/>
<pin id="58" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="64" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="9" slack="0"/>
<pin id="67" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="64" slack="0"/>
<pin id="69" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_0_load/1 bucket_0_load_4/1 store_ln46/2 store_ln46/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="bucket_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="9" slack="0"/>
<pin id="84" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="0"/>
<pin id="86" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_1_load/1 bucket_1_load_4/1 store_ln46/2 store_ln46/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bucket_0_addr_4_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bucket_1_addr_4_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln45_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_1_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln45_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_30_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="and_ln_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln46_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_31_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="or_ln46_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln46_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln46_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln46_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="33" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln46_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln46_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln46_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln46_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="33" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln46_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="and_ln46_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln46_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln46_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="33" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln46_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_3/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln46_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln46_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln46_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="33" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln46_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln46_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln45_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln45_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="12" slack="1"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="280" class="1005" name="and_ln_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_31_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="292" class="1005" name="bucket_0_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="1"/>
<pin id="294" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="bucket_1_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="1"/>
<pin id="299" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="bucket_0_addr_4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr_4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="bucket_1_addr_4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="1"/>
<pin id="309" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="71" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="109" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="109" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="109" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="124" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="120" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="109" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="120" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="61" pin="7"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="2"/><net_sink comp="61" pin=4"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="78" pin="7"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="78" pin=4"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="61" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="78" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="50" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="274"><net_src comp="109" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="279"><net_src comp="112" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="132" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="291"><net_src comp="146" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="54" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="300"><net_src comp="71" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="305"><net_src comp="88" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="310"><net_src comp="96" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_0 | {2 }
	Port: bucket_1 | {2 }
 - Input state : 
	Port: init.1 : bucket_0 | {1 2 }
	Port: init.1 : bucket_1 | {1 2 }
  - Chain level:
	State 1
		store_ln45 : 1
		i_1 : 1
		tmp : 2
		br_ln45 : 3
		trunc_ln45 : 2
		tmp_30 : 2
		and_ln : 3
		zext_ln46 : 3
		tmp_31 : 2
		br_ln46 : 3
		bucket_0_addr : 4
		bucket_0_load : 5
		bucket_1_addr : 4
		bucket_1_load : 5
		or_ln46 : 3
		zext_ln46_2 : 3
		br_ln46 : 3
		bucket_0_addr_4 : 4
		bucket_0_load_4 : 5
		bucket_1_addr_4 : 4
		bucket_1_load_4 : 5
	State 2
		shl_ln46_1 : 1
		xor_ln46_1 : 2
		and_ln46_1 : 2
		store_ln46 : 2
		shl_ln46 : 1
		xor_ln46 : 2
		and_ln46 : 2
		store_ln46 : 2
		shl_ln46_3 : 1
		xor_ln46_3 : 2
		and_ln46_3 : 2
		store_ln46 : 2
		shl_ln46_2 : 1
		xor_ln46_2 : 2
		and_ln46_2 : 2
		store_ln46 : 2
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  shl_ln46_1_fu_169 |    0    |    90   |
|    shl   |   shl_ln46_fu_191  |    0    |    90   |
|          |  shl_ln46_3_fu_213 |    0    |    90   |
|          |  shl_ln46_2_fu_235 |    0    |    90   |
|----------|--------------------|---------|---------|
|          |  xor_ln46_1_fu_175 |    0    |    64   |
|    xor   |   xor_ln46_fu_197  |    0    |    64   |
|          |  xor_ln46_3_fu_219 |    0    |    64   |
|          |  xor_ln46_2_fu_241 |    0    |    64   |
|----------|--------------------|---------|---------|
|          |  and_ln46_1_fu_181 |    0    |    64   |
|    and   |   and_ln46_fu_203  |    0    |    64   |
|          |  and_ln46_3_fu_225 |    0    |    64   |
|          |  and_ln46_2_fu_247 |    0    |    64   |
|----------|--------------------|---------|---------|
|    add   |   add_ln45_fu_254  |    0    |    19   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_112     |    0    |    0    |
| bitselect|    tmp_30_fu_124   |    0    |    0    |
|          |    tmp_31_fu_146   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln45_fu_120 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    and_ln_fu_132   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln46_fu_140  |    0    |    0    |
|          | zext_ln46_2_fu_160 |    0    |    0    |
|   zext   | zext_ln46_3_fu_166 |    0    |    0    |
|          | zext_ln46_1_fu_188 |    0    |    0    |
|          | zext_ln46_5_fu_210 |    0    |    0    |
|          | zext_ln46_4_fu_232 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   or_ln46_fu_154   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   891   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     and_ln_reg_280    |    6   |
|bucket_0_addr_4_reg_302|    9   |
| bucket_0_addr_reg_292 |    9   |
|bucket_1_addr_4_reg_307|    9   |
| bucket_1_addr_reg_297 |    9   |
|      i_1_reg_271      |   12   |
|       i_reg_264       |   12   |
|     tmp_31_reg_288    |    1   |
|      tmp_reg_276      |    1   |
+-----------------------+--------+
|         Total         |   68   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  3.376  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   891  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   68   |   927  |
+-----------+--------+--------+--------+
