<><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><>
<> User: vvtrainee42

Host: compute-srv4.eda.atme.in

Report date: Thu 23 Mar 2023 05:28:17 IST

Report options: -detail -text -out cov_report.txt -all

Coverage database path: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/Verification/SIM/cov_work/scope/cov_merged_output

Coverage model files: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/Verification/SIM/cov_work/scope/cov_merged_output/icc_094e99cf_00000000.ucm

Coverage data files: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/Verification/SIM/cov_work/scope/cov_merged_output/icc_094e99cf_00000000.ucd

CCF files:  /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/Verification/SIM/cov_files/cov_cmd.cf
    set_covergroup -new_instance_reporting
    set_covergroup -per_instance_default_one
    set_implicit_block_scoring -off
    set_assign_scoring
    set_expr_scoring -all
    select_functional


Coverage database date: Wed 22 Mar 2023 04:16:13 IST

*** There were no refinement files applied ***

 <>
<><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><>

Coverage Table Legend
---------------------
  EXCL       excluded using refinement rule
  P-EXCL     excluded from parent
  U-EXCL     excluded and unreachable by IEV
  T-EXCL     excluded from type
  S-EXCL     smart excluded using refinement rule
  EXCL(S)    smart indirect excluded
  EMPTY      all children are excluded
  CONST      marked constant during simulation
  IGN        marked ignored during simulation
  UNG        marked ungradeable during simulation
  DES        marked deselected during simulation
  UNR        marked unreachable by IEV
  UNG-Expr   expression marked ungradeable during simulation
  UNG-Toggle toggle marked ungradeable during simulation


Covered+Uncovered+Excluded+UNR Block Detail Report, Instance Based
==================================================================

Instance name: riscv_top
Type name: riscv_top
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered blocks: 11 of 11
Number of uncovered blocks: 0 of 11
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     140   code block           139    begin                          
1      2     142   true part of         141    begin                          
1      3     168   false part of        141    begin                          
1      4     195   code block           195    assign      risc_rst_r              = risc_rst                                                               ; 
1      5     197   code block           197    assign      data_mem_write_en       = (ex_mem_mem_wr_en )    ? 1'b1                 :  1'b0                  ; 
1      6     198   code block           198    assign      data_mem_write_addr     = (data_mem_write_en)    ? ld_sd_addr_w         : {DATA_WIDTH{1'b0}}     ; 
1      7     199   code block           199    assign      data_mem_write_data     = (data_mem_write_en)    ? store_data           : {DATA_WIDTH{1'b0}}     ; 
1      8     201   code block           201    assign      data_mem_read_en        = (ex_mem_mem_rd_en)     ? 1'b1                 : 1'b0                   ; 
1      9     202   code block           202    assign      data_mem_read_addr      = (data_mem_read_en)     ? ld_sd_addr_w         : {DATA_WIDTH{1'b0}}     ; 
1      10    203   code block           203    assign      mem_out                 = (mem_wb_mem_rd_en)     ? data_mem_read_data_i : 32'd0                  ; 
1      11    205   code block           205    assign 		addr_gen_data           = (ex_mem_mem_to_reg_en) ? mem_out              : alu_out                ; 

Instance name: riscv_top.instr_decoder
Type name: instruction_decoder
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv
Number of covered blocks: 66 of 69
Number of uncovered blocks: 3 of 69
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     70    code block           70     assign instruction  =  instruction_r ; 
1      2     72    code block           72     assign opcode 		= instruction[1:0]  ; 
1      3     73    code block           73     assign func3  		= instruction[15:13]; 
1      4     74    code block           74     assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7]; 
1      5     75    code block           75     assign source_reg2  = (instruction[1:0] == 2'b10) ? (instruction[6:2]) : {2'd0,instruction[4:2]}  ; 
1      6     76    code block           76     assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7]; 
1      7     77    code block           77     assign func4        = instruction[15:12]; 
1      8     78    code block           78     assign func2        = ((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5]:instruction[11:10]; 
1      9     79    code block           79     assign func6        = ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01) ) ? instruction[15:10] : 6'd0  ; 
1      10    82    code block           81     begin                          
1      11    84    true part of         83     begin                          
1      12    96    false part of        83     begin                          
1      13    111   code block           110    begin                          
1      14    126   a case item of       124    begin                          
1      15    129   a case item of       127    begin                          
1      16    143   a case item of       127    begin                          
1      17    157   a case item of       127    begin                          
1      18    159   true part of         158    begin                          
1      19    173   false part of        158    begin                          
1      20    188   a case item of       127    begin                          
1      21    205   a case item of       124    begin                          
1      22    207   true part of         206    begin                          
1      23    210   a case item of       208    begin                          
1      24    225   a case item of       208    begin                          
1      25    240   a case item of       208    begin                          
1      26    254   a case item of       208    begin                          
0      27    268   a case item of       208    begin                          
1      28    284   false part of        206    begin                          
1      29    287   a case item of       285    begin                          
1      30    289   true part of         288    begin                          
1      31    303   false part of        288    begin                          
1      32    334   a case item of       285    begin                          
1      33    336   true part of         335    begin                          
1      34    350   false part of        335    begin                          
1      35    366   a case item of       285    begin                          
1      36    368   true part of         367    begin                          
1      37    381   false part of        367    else if({instruction[12],instruction[6:2]} != 6'd0 && (instruction[11:7] == 5'd2))//addi16sp 
1      38    382   true part of         381    begin                          
1      39    396   false part of        381    begin                          
1      40    411   a case item of       285    begin                          
1      41    414   a case item of       412    begin                          
1      42    416   true part of         415    begin                          
1      43    430   false part of        415    begin                          
1      44    445   a case item of       412    begin                          
1      45    447   true part of         446    begin                          
1      46    461   false part of        446    begin                          
1      47    476   a case item of       412    begin                          
0      48    490   a case item of       412    begin                          
1      49    552   a case item of       285    begin                          
1      50    570   a case item of       124    begin                          
1      51    572   true part of         571    begin                          
1      52    574   true part of         573    begin                          
1      53    588   false part of        573    begin                          
1      54    617   false part of        571    else if(func4 == 4'b1001)//jalr, add, ebreak 
1      55    618   true part of         617    begin                          
1      56    620   true part of         619    begin                          
1      57    647   false part of        619    else if(instruction[11:2] == 11'd0)//ebreak 
1      58    648   true part of         647    begin                          
1      59    662   false part of        647    begin                          
1      60    677   false part of        617    begin                          
1      61    680   a case item of       678    begin                          
1      62    682   true part of         681    begin                          
1      63    696   false part of        681    begin                          
1      64    711   a case item of       678    begin                          
1      65    726   a case item of       678    begin                          
1      66    728   true part of         727    begin                          
1      67    742   false part of        727    begin                          
0      68    757   a case item of       678    begin                          
1      69    774   a case item of       124    begin                          

Instance name: riscv_top.reg_file_inst
Type name: reg_file
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/gpr.sv
Number of covered blocks: 4 of 4
Number of uncovered blocks: 0 of 4
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     48    code block           48     assign rd_addr1 = rs1			; // source register-1 address 
1      2     49    code block           49     assign rd_addr2 = rs2			; // source register-2 address 
1      3     50    code block           50     assign wr_addr	= rd			; // destination register address 
1      4     54    code block           53     begin                          

Instance name: riscv_top.reg_file_inst.dp_ram_inst
Type name: dp_ram
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/gpr.sv
Number of covered blocks: 4 of 4
Number of uncovered blocks: 0 of 4
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     96    code block           95     begin                          
1      2     98    true part of         97     begin                          
1      3     103   code block           103    assign dataout1   = (rd_addr1) ? regfile[rd_addr1]:{DATA_WIDTH{1'b0}}; 
1      4     104   code block           104    assign dataout2   = (rd_addr2) ? regfile[rd_addr2]:{DATA_WIDTH{1'b0}}; 

Instance name: riscv_top.alu_inst
Type name: alu
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 62 of 62
Number of uncovered blocks: 0 of 62
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     95    code block           95     assign     data_out_1   = (stall_pipeline) ? 32'd0 : data_out_1_o ; 
1      2     98    code block           97     begin                          
1      3     100   true part of         99     begin                          
1      4     104   false part of        99     begin                          
1      5     109   code block           109    assign lui_en	= ((alu_ctrl_r1 == 12'b0000000_011_01) || (alu_ctrl_r1 == 12'b0000000_010_01))? 1'b1:1'b0; 
1      6     110   code block           110    assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0; 
1      7     111   code block           111    assign sub_en   = ((alu_ctrl_r1 == 12'b100_11_00_100_01))? 1'b1:1'b0; 
1      8     112   code block           112    assign sll_en   = ((alu_ctrl_r1 == 12'b0000000_000_10)) ? 1'b1:1'b0; 
1      9     113   code block           113    assign xor_en   = ((alu_ctrl_r1 == 12'b000_11_01_100_01)) ? 1'b1:1'b0; 
1      10    114   code block           114    assign srl_en   = ((alu_ctrl_r1 == 12'b00000_00_100_01)) ? 1'b1:1'b0; 
1      11    115   code block           115    assign sra_en   = ((alu_ctrl_r1 == 12'b00000_01_100_01)) ? 1'b1:1'b0; 
1      12    116   code block           116    assign or_en    = ((alu_ctrl_r1 == 12'b000_11_10_100_01)) ? 1'b1:1'b0; 
1      13    117   code block           117    assign and_en   = ((alu_ctrl_r1 == 12'b000_11_11_100_01) || (alu_ctrl_r1 == 12'b00000_10_100_01)) ? 1'b1:1'b0; 
1      14    118   code block           118    assign jal_en   = ((alu_ctrl_r1 == 12'b0000000_001_01)) ? 1'b1:1'b0; 
1      15    119   code block           119    assign jalr_en  = ((alu_ctrl_r1 == 12'b100000_1001_10)) ? 1'b1:1'b0; 
1      16    120   code block           120    assign jr_en    = ((alu_ctrl_r1 == 12'b0_00000_0_100_10)) ? 1'b1:1'b0; 
1      17    121   code block           121    assign j_en     = ((alu_ctrl_r1 == 12'b0000000_101_01)) ? 1'b1:1'b0; 
1      18    122   code block           122    assign mvi_en   = ((alu_ctrl_r1 == 12'b1_00000_0_100_10)) ? 1'b1:1'b0; 
1      19    123   code block           123    assign nop_en   = ((alu_ctrl_r1 == 12'b0000_0_00000_01)) ? 1'b1 : 1'b0 ; 
1      20    127   code block           126    begin                          
1      21    130   a case item of       128    begin                          
1      22    137   a case item of       128    begin                          
1      23    160   a case item of       128    begin                          
1      24    167   a case item of       128    begin                          
1      25    174   a case item of       128    begin                          
1      26    181   a case item of       128    begin                          
1      27    188   a case item of       128    begin                          
1      28    195   a case item of       128    begin                          
1      29    202   a case item of       128    begin                          
1      30    209   a case item of       128    begin                          
1      31    216   a case item of       128    begin                          
1      32    223   a case item of       128    begin                          
1      33    247   a case item of       128    begin                          
1      34    254   a case item of       128    begin                          
1      35    261   a case item of       128    begin                          
1      36    268   a case item of       128    begin                          
1      37    275   a case item of       128    begin                          
1      38    441   code block           440    begin                          
1      39    443   true part of         442    begin                          
1      40    449   false part of        442    begin                          
1      41    457   code block           456    begin                          
1      42    460   a case item of       458    begin                          
1      43    466   a case item of       458    begin                          
1      44    488   a case item of       458    begin                          
1      45    492   true part of         491    begin                          
1      46    496   false part of        491    begin                          
1      47    501   a case item of       458    begin                          
1      48    505   true part of         504    begin                          
1      49    509   false part of        504    begin                          
1      50    514   a case item of       458    begin                          
1      51    521   a case item of       458    begin                          
1      52    528   a case item of       458    begin                          
1      53    535   a case item of       458    begin                          
1      54    542   a case item of       458    begin                          
1      55    548   a case item of       458    begin                          
1      56    555   a case item of       458    begin                          
1      57    562   a case item of       458    begin                          
1      58    598   a case item of       458    begin                          
1      59    604   a case item of       458    begin                          
1      60    610   a case item of       458    begin                          
1      61    616   a case item of       458    begin                          
1      62    622   a case item of       458    begin                          

Instance name: riscv_top.alu_inst.lui_inst
Type name: lui
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 1 of 1
Number of uncovered blocks: 0 of 1
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     849   code block           849    assign lui_out = en ? oper2 : {DATA_WIDTH{1'b0}}; 

Instance name: riscv_top.alu_inst.add_inst
Type name: add
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 4 of 4
Number of uncovered blocks: 0 of 4
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     649   code block           649    assign sum   = en ? (oper1 + oper2) : {DATA_WIDTH+1{1'b0}} ; 
1      2     650   code block           650    assign rslt  = sum[DATA_WIDTH-1:0]; 
1      3     651   code block           651    assign carry = (sum[DATA_WIDTH] == 1'b1) ? 1'b1 : 1'b0; 
1      4     652   code block           652    assign zero  = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.sub_inst
Type name: sub
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 4 of 4
Number of uncovered blocks: 0 of 4
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     672   code block           672    assign diff   = en ? (oper1 - oper2) : {DATA_WIDTH{1'b0}} ; 
1      2     673   code block           673    assign rslt   = diff[DATA_WIDTH-1:0]; 
1      3     674   code block           674    assign borrow = diff[DATA_WIDTH]; 
1      4     675   code block           675    assign zero   = (diff == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.sll_inst
Type name: sll
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     692   code block           692    assign rslt = en ? (oper1 << oper2) : {DATA_WIDTH{1'b0}} ; 
1      2     693   code block           693    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.xor_inst
Type name: xorg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     711   code block           711    assign rslt = en ? (oper1 ^ oper2) : {DATA_WIDTH{1'b0}} ; 
1      2     712   code block           712    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.srl_inst
Type name: srl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     732   code block           732    assign rslt = en ? (oper1 >> oper2) : {DATA_WIDTH{1'b0}}  ; 
1      2     733   code block           733    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.sra_inst
Type name: sra
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 37 of 38
Number of uncovered blocks: 1 of 38
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     753   code block           752    begin                          
1      2     755   true part of         754    begin                          
1      3     757   a case item of       756    5'b000000:result = oper1;      
1      4     758   a case item of       756    5'b000001:result = {{ 2{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:1 ] }; 
1      5     759   a case item of       756    5'b000010:result = {{ 3{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:2 ] }; 
1      6     760   a case item of       756    5'b000011:result = {{ 4{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:3 ] }; 
1      7     761   a case item of       756    5'b000100:result = {{ 5{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:4 ] }; 
1      8     762   a case item of       756    5'b000101:result = {{ 6{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:5 ] }; 
1      9     763   a case item of       756    5'b000110:result = {{ 7{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:6 ] }; 
1      10    764   a case item of       756    5'b000111:result = {{ 8{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:7 ] }; 
1      11    765   a case item of       756    5'b001000:result = {{ 9{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:8 ] }; 
1      12    766   a case item of       756    5'b001001:result = {{10{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:9 ] }; 
1      13    767   a case item of       756    5'b001010:result = {{11{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:10] }; 
1      14    768   a case item of       756    5'b001011:result = {{12{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:11] }; 
1      15    769   a case item of       756    5'b001100:result = {{13{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:12] }; 
1      16    770   a case item of       756    5'b001101:result = {{14{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:13] }; 
1      17    771   a case item of       756    5'b001110:result = {{15{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:14] }; 
1      18    772   a case item of       756    5'b001111:result = {{16{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:15] }; 
1      19    773   a case item of       756    5'b010000:result = {{17{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:16] }; 
1      20    774   a case item of       756    5'b010001:result = {{18{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:17] }; 
1      21    775   a case item of       756    5'b010010:result = {{19{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:18] }; 
1      22    776   a case item of       756    5'b010011:result = {{20{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:19] }; 
1      23    777   a case item of       756    5'b010100:result = {{21{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:20] }; 
1      24    778   a case item of       756    5'b010101:result = {{22{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:21] }; 
1      25    779   a case item of       756    5'b010110:result = {{23{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:22] }; 
1      26    780   a case item of       756    5'b010111:result = {{24{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:23] }; 
1      27    781   a case item of       756    5'b011000:result = {{25{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:24] }; 
1      28    782   a case item of       756    5'b011001:result = {{26{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:25] }; 
1      29    783   a case item of       756    5'b011010:result = {{27{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:26] }; 
1      30    784   a case item of       756    5'b011011:result = {{28{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:27] }; 
1      31    785   a case item of       756    5'b011100:result = {{29{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:28] }; 
1      32    786   a case item of       756    5'b011101:result = {{30{oper1[DATA_WIDTH-1]}} ,oper1[DATA_WIDTH-2:29] }; 
1      33    787   a case item of       756    5'b011110:result = {{31{oper1[DATA_WIDTH-1]}} ,oper1[30] }; 
1      34    788   a case item of       756    5'b011111:result = {{32{oper1[DATA_WIDTH-1]}} }; 
0      35    790   a case item of       756    begin                          
1      36    796   false part of        754    begin                          
1      37    801   code block           801    assign rslt = result ;         
1      38    802   code block           802    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.or_inst
Type name: org
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     819   code block           819    assign rslt = en ? (oper1 | oper2) : {DATA_WIDTH{1'b0}} ; 
1      2     820   code block           820    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.and_inst
Type name: andg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     836   code block           836    assign rslt = en ? (oper1 & oper2) : {DATA_WIDTH{1'b0}} ; 
1      2     837   code block           837    assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.mvi_inst
Type name: mvi
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     892   code block           892    assign result = (en)? oper2 : {DATA_WIDTH{1'b0}}; 
1      2     893   code block           893    assign zero = (result == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0; 

Instance name: riscv_top.alu_inst.nop_inst
Type name: nop
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered blocks: 2 of 2
Number of uncovered blocks: 0 of 2
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     910   code block           910    assign nop_out = (en)? (oper1 + oper2) : {DATA_WIDTH{1'b0}}; 
1      2     911   code block           911    assign zero = 1'b0 ;           

Instance name: riscv_top.addr_gen_inst
Type name: addr_gen
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_sd_address_gen.sv
Number of covered blocks: 26 of 27
Number of uncovered blocks: 1 of 27
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     56    code block           56     assign id_ex_rd_w = stall_pipeline ? {GPR_ADDR_WIDTH{1'b0}} : id_ex_rd; 
1      2     57    code block           57     assign id_ex_reg_wr_en_w = stall_pipeline ? 1'b0 : id_ex_reg_wr_en; 
1      3     58    code block           58     assign id_ex_mem_rd_en_w = (stall_pipeline & id_ex_mem_rd_en) ? 1'b0 : id_ex_mem_rd_en; 
1      4     62    code block           61     begin                          
1      5     64    true part of         63     begin                          
1      6     80    false part of        63     begin                          
1      7     97    code block           97     assign rs1_fwd_id_ex 	= ((id_ex_rd !={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en  && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (id_ex_rd  == id_ex_rs1)); 
1      8     98    code block           98     assign rs1_fwd_ex_mem 	= ((ex_mem_rd!={GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (ex_mem_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1)); 
1      9     99    code block           99     assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1)); 
1      10    102   code block           101    begin                          
1      11    105   a case item of       103    begin                          
1      12    109   a case item of       103    begin                          
1      13    113   a case item of       103    begin                          
1      14    117   a case item of       103    begin                          
1      15    124   code block           123    begin                          
1      16    127   a case item of       125    begin                          
1      17    132   a case item of       125    begin                          
1      18    137   a case item of       125    begin                          
1      19    142   a case item of       125    begin                          
0      20    147   a case item of       125    begin                          
1      21    154   code block           154    assign addr_temp = (ld_valid_o |sd_valid_o) ? (oper1 + oper2) : {DATA_WIDTH{1'b0}} ; 
1      22    157   code block           156    begin                          
1      23    160   a case item of       158    begin                          
1      24    165   a case item of       158    begin                          
1      25    170   a case item of       158    begin                          
1      26    175   a case item of       158    begin                          
1      27    180   a case item of       158    begin                          

Instance name: riscv_top.load_hazard_ctrl_inst
Type name: load_hazard_ctrl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_hazard_detect.sv
Number of covered blocks: 6 of 6
Number of uncovered blocks: 0 of 6
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     40    code block           40     assign stall_en = (((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) ? 1'b1 : 1'b0; 
1      2     43    code block           42     begin                          
1      3     46    true part of         45     begin                          
1      4     50    false part of        45     begin                          
1      5     52    true part of         51     begin                          
1      6     56    false part of        51     begin                          

Instance name: riscv_top.mem_reg_mux
Type name: mux2x1
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/mux2x1.sv
Number of covered blocks: 3 of 3
Number of uncovered blocks: 0 of 3
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     34    code block           33     begin                          
1      2     36    true part of         35     begin                          
1      3     40    false part of        35     begin                          

Instance name: riscv_top.fwd_inst
Type name: fwd
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered blocks: 12 of 12
Number of uncovered blocks: 0 of 12
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     599   code block           598    begin                          
1      2     602   a case item of       600    begin                          
1      3     606   a case item of       600    begin                          
1      4     610   a case item of       600    begin                          
1      5     614   a case item of       600    begin                          
1      6     618   a case item of       600    begin                          
1      7     625   code block           624    begin                          
1      8     630   a case item of       627    begin                          
1      9     635   a case item of       627    begin                          
1      10    640   a case item of       627    begin                          
1      11    645   a case item of       627    begin                          
1      12    650   a case item of       627    begin                          

Instance name: riscv_top.forwarding_inst
Type name: forwarding
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/forwarding_unit.sv
Number of covered blocks: 25 of 25
Number of uncovered blocks: 0 of 25
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     59    code block           58     begin                          
1      2     61    true part of         60     begin                          
1      3     74    false part of        60     begin                          
1      4     83    true part of         82     begin                          
1      5     90    false part of        82     begin                          
1      6     99    code block           99     assign rs1_fwd_ex_mem =	((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)        && (ex_mem_rd == id_ex_rs1)); 
1      7     100   code block           100    assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1)); 
1      8     101   code block           101    assign rs1_fwd_wb     = ((wb_rd     != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	    ==	1'b1)       && (wb_rd     == id_ex_rs1)); 
1      9     103   code block           103    assign rs2_fwd_ex_mem = ((ex_mem_reg_wr_en == 1'b1       ) && (ex_mem_rd    != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_rd == id_ex_rs2)); 
1      10    104   code block           104    assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})); 
1      11    105   code block           105    assign rs2_fwd_wb     = ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	==	1'b1)                  && (wb_rd     == id_ex_rs2)); 
1      12    108   code block           107    begin                          
1      13    110   true part of         109    begin                          
1      14    113   false part of        109    else if(rs1_fwd_mem_wb)        
1      15    114   true part of         113    begin                          
1      16    117   false part of        113    else if(rs1_fwd_wb)            
1      17    118   true part of         117    begin                          
1      18    122   false part of        117    begin                          
1      19    129   code block           128    begin                          
1      20    131   true part of         130    begin                          
1      21    134   false part of        130    else if(rs2_fwd_mem_wb)        
1      22    135   true part of         134    begin                          
1      23    138   false part of        134    else if(rs2_fwd_wb)            
1      24    139   true part of         138    begin                          
1      25    143   false part of        138    begin                          

Instance name: riscv_top.store_data_inst
Type name: store_data
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered blocks: 3 of 3
Number of uncovered blocks: 0 of 3
Number of excluded blocks: 0
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     681   code block           680    begin                          
1      2     683   true part of         682    begin                          
1      3     691   false part of        682    begin                          

Covered+Uncovered+Excluded+UNR Expression Detail Report, Instance Based
=======================================================================

Expression coverage Table Legend
---------------------
  -      don't care
  e      event for event-or expressions
  O (odd), E (even), B (both), X (not scored),
         I (marked ignore) for parity trees
  Y (covered), N (not covered), C (constant), 
  P (one or more inputs for this bit have been padded) for vector scoring, 
  d=== , b=== shows which bit differs in vector scoring 
  rval   Resulting value of the expression for coverage purposes given
         the input values
  <-n->  Shows the n-th term composition


Instance name: riscv_top
Type name: riscv_top
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered expressions: 21 of 22
Number of uncovered expressions: 1 of 22
Number of excluded expressions: 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (2/2) | 141    | ! risc_rst                                         
2.1    | 100.00% (2/2) | 197    | ex_mem_mem_wr_en ? 1'b1 : 1'b0                     
3.1    | 66.67% (2/3/1) | 198    | data_mem_write_en ? ld_sd_addr_w : {DATA_WIDTH{1'b0}} 
4.1    | 100.00% (3/3/1) | 199    | data_mem_write_en ? store_data : {DATA_WIDTH{1'b0}} 
5.1    | 100.00% (2/2) | 201    | ex_mem_mem_rd_en ? 1'b1 : 1'b0                     
6.1    | 100.00% (3/3/1) | 202    | data_mem_read_en ? ld_sd_addr_w : {DATA_WIDTH{1'b0}} 
7.1    | 100.00% (3/3) | 203    | mem_wb_mem_rd_en ? data_mem_read_data_i : 32'd0    
8.1    | 100.00% (4/4) | 205    | ex_mem_mem_to_reg_en ? mem_out : alu_out           

index: 1.1 grade: 100.00% (2/2) line: 141 source: if(!risc_rst)

! risc_rst
  <--1--->

index     | hit   | <1> 
------------------------ '!'
1.1.1     | 1     | 1   
1.1.2     | 1     | 0   

index: 2.1 grade: 100.00% (2/2) line: 197 source: assign      data_mem_write_en       = (ex_mem_mem_wr_en )    ? 1'b1                 :  1'b0                  ;

ex_mem_mem_wr_en ? 1'b1 : 1'b0
<------1------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 3.1 grade: 66.67% (2/3/1) line: 198 source: assign      data_mem_write_addr     = (data_mem_write_en)    ? ld_sd_addr_w         : {DATA_WIDTH{1'b0}}     ;

data_mem_write_en ? ld_sd_addr_w : {DATA_WIDTH{1'b0}}
<-------1------->   <----2----->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | CONST | 1    | 0   -   1   
3.1.2     | 1     | 1    | 1   1   -   
3.1.3     | 1     | 0    | 0   -   0   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 100.00% (3/3/1) line: 199 source: assign      data_mem_write_data     = (data_mem_write_en)    ? store_data           : {DATA_WIDTH{1'b0}}     ;

data_mem_write_en ? store_data : {DATA_WIDTH{1'b0}}
<-------1------->   <---2---->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | CONST | 1    | 0   -   1   
4.1.2     | 1     | 1    | 1   1   -   
4.1.3     | 1     | 0    | 0   -   0   
4.1.4     | 1     | 0    | 1   0   -   

index: 5.1 grade: 100.00% (2/2) line: 201 source: assign      data_mem_read_en        = (ex_mem_mem_rd_en)     ? 1'b1                 : 1'b0                   ;

ex_mem_mem_rd_en ? 1'b1 : 1'b0
<------1------->

index     | hit   | rval | <1> 
-------------------------------
5.1.1     | 1     | 1    | 1   
5.1.2     | 1     | 0    | 0   

index: 6.1 grade: 100.00% (3/3/1) line: 202 source: assign      data_mem_read_addr      = (data_mem_read_en)     ? ld_sd_addr_w         : {DATA_WIDTH{1'b0}}     ;

data_mem_read_en ? ld_sd_addr_w : {DATA_WIDTH{1'b0}}
<------1------->   <----2----->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
6.1.1     | CONST | 1    | 0   -   1   
6.1.2     | 1     | 1    | 1   1   -   
6.1.3     | 1     | 0    | 0   -   0   
6.1.4     | 1     | 0    | 1   0   -   

index: 7.1 grade: 100.00% (3/3) line: 203 source: assign      mem_out                 = (mem_wb_mem_rd_en)     ? data_mem_read_data_i : 32'd0                  ;

mem_wb_mem_rd_en ? data_mem_read_data_i : 32'd0
<------1------->   <--------2--------->

index     | hit   | rval | <1> <2> 
-----------------------------------
7.1.1     | 1     | 1    | 1   1   
7.1.2     | 1     | 0    | -   0   
7.1.3     | 1     | 0    | 0   -   

index: 8.1 grade: 100.00% (4/4) line: 205 source: assign 		addr_gen_data           = (ex_mem_mem_to_reg_en) ? mem_out              : alu_out                ;

ex_mem_mem_to_reg_en ? mem_out : alu_out
<--------1--------->   <--2-->   <--3-->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
8.1.1     | 1     | 1    | 0   -   1   
8.1.2     | 1     | 1    | 1   1   -   
8.1.3     | 1     | 0    | 0   -   0   
8.1.4     | 1     | 0    | 1   0   -   


Instance name: riscv_top.instr_decoder
Type name: instruction_decoder
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv
Number of covered expressions: 119 of 142
Number of uncovered expressions: 23 of 142
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 58.33% (14/24) | 74     | (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && (((((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b111)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7] 
1.2    | 100.00% (2/2) | 74     | (instruction[1:0] == 2'b01)                        
1.3    | 100.00% (2/2) | 74     | (instruction[15:13] == 3'b010)                     
1.4    | 100.00% (2/2) | 74     | (instruction[15:13] == 3'b110)                     
1.5    | 50.00% (1/2)  | 74     | (instruction[15:13] == 3'b101)                     
1.6    | 100.00% (2/2) | 74     | (instruction[15:13] == 3'b111)                     
1.7    | 100.00% (2/2) | 74     | (instruction[15:13] == 3'b100)                     
2.1    | 100.00% (4/4) | 75     | (instruction[1:0] == 2'b10) ? instruction[6:2] : {2'd0,instruction[4:2]} 
2.2    | 100.00% (2/2) | 75     | (instruction[1:0] == 2'b10)                        
3.1    | 64.29% (18/28) | 76     | ((instruction[1:0] == 2'b00) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b000))) ? instruction[4:2] : (((instruction[1:0] == 2'b01) && ((((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7]) 
3.2    | 100.00% (2/2) | 76     | (instruction[15:13] == 3'b010)                     
3.3    | 100.00% (2/2) | 76     | (instruction[1:0] == 2'b01)                        
3.4    | 100.00% (2/2) | 76     | (instruction[15:13] == 3'b111)                     
3.5    | 100.00% (2/2) | 76     | (instruction[15:13] == 3'b110)                     
3.6    | 50.00% (1/2)  | 76     | (instruction[15:13] == 3'b101)                     
3.7    | 100.00% (2/2) | 76     | (instruction[15:13] == 3'b100)                     
4.1    | 100.00% (6/6) | 78     | ((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5] : instruction[11:10] 
4.2    | 100.00% (2/2) | 78     | (instruction[1:0] == 2'b01)                        
4.3    | 100.00% (2/2) | 78     | (instruction[15:10] == 6'b100011)                  
5.1    | 75.00% (3/4)  | 79     | ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01)) ? instruction[15:10] : 6'd0 
5.2    | 100.00% (2/2) | 79     | (instruction[15:10] == 6'b100011)                  
5.3    | 100.00% (2/2) | 79     | (instruction[1:0] == 2'b01)                        
6.1    | 100.00% (2/2) | 83     | ! de_rst                                           
7.1    | 100.00% (2/2) | 158    | instruction[12:5] != 8'd0                          
8.1    | 100.00% (2/2) | 206    | func6 == 6'b100011                                 
9.1    | 100.00% (2/2) | 288    | {instruction[12],instruction[6:2]} == 6'd0         
10.1   | 100.00% (2/2) | 335    | instruction[11:7] != 5'd0                          
11.1   | 100.00% (4/4) | 367    | ((instruction[11:7] != 5'd0) && (instruction[11:7] != 5'd2)) && ({instruction[6:2],instruction[12]} != 1'd0) 
11.2   | 100.00% (2/2) | 367    | (instruction[11:7] != 5'd2)                        
12.1   | 100.00% (3/3) | 381    | ({instruction[12],instruction[6:2]} != 6'd0) && (instruction[11:7] == 5'd2) 
12.2   | 100.00% (2/2) | 381    | (instruction[11:7] == 5'd2)                        
13.1   | 100.00% (2/2) | 415    | instruction[12] == 1'b0                            
14.1   | 100.00% (2/2) | 446    | instruction[12] == 1'b0                            
15.1   | 100.00% (2/2) | 571    | func4 == 4'b1000                                   
16.1   | 100.00% (3/3) | 573    | (source_reg2 != 5'd0) && (dest_reg != 5'd0)        
17.1   | 100.00% (2/2) | 617    | func4 == 4'b1001                                   
18.1   | 100.00% (3/3) | 619    | (instruction[11:7] != 5'd0) && (instruction[6:2] != 5'd0) 
19.1   | 100.00% (2/2) | 647    | instruction[11:2] == 11'd0                         
20.1   | 100.00% (3/3) | 681    | (instruction[12] == 1'b0) && (instruction[11:7] != 5'd0) 
21.1   | 100.00% (2/2) | 727    | instruction[11:7] != 5'd0                          

index: 1.1 grade: 58.33% (14/24) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && (((((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b111)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7]
   <------1------->              <------------3------------>         <-------------4-------------->    <-------------5-------------->     <-------------6-------------->     <-------------7-------------->     <-------------8-------------->     <----------9---------->   <------10------->

index     | hit   | rval | <1> <3> <4> <5> <6> <7> <8> <9> <10> 
----------------------------------------------------------------
1.1.1     | 1     | 1    | -   -   0   0   0   0   0   -   1    
1.1.2     | 1     | 1    | -   1   -   -   -   -   1   1   -    
1.1.3     | 0     | 1    | 0   -   -   -   -   -   1   1   -    
1.1.4     | 0     | 1    | -   1   -   -   -   1   -   1   -    
1.1.5     | 0     | 1    | 0   -   -   -   -   1   -   1   -    
1.1.6     | 0     | 1    | -   1   -   -   1   -   -   1   -    
1.1.7     | 0     | 1    | -   1   -   1   -   -   -   1   -    
1.1.8     | 0     | 1    | 0   -   -   -   1   -   -   1   -    
1.1.9     | 1     | 1    | 1   0   -   -   -   -   -   -   1    
1.1.10    | 1     | 1    | -   1   1   -   -   -   -   1   -    
1.1.11    | 1     | 1    | 0   -   -   1   -   -   -   1   -    
1.1.12    | 1     | 1    | 0   -   1   -   -   -   -   1   -    
1.1.13    | 1     | 0    | -   -   0   0   0   0   0   -   0    
1.1.14    | 1     | 0    | -   1   -   -   -   -   1   0   -    
1.1.15    | 1     | 0    | 0   -   -   -   -   -   1   0   -    
1.1.16    | 1     | 0    | -   1   -   -   -   1   -   0   -    
1.1.17    | 0     | 0    | 0   -   -   -   -   1   -   0   -    
1.1.18    | 0     | 0    | -   1   -   -   1   -   -   0   -    
1.1.19    | 0     | 0    | -   1   -   1   -   -   -   0   -    
1.1.20    | 0     | 0    | 0   -   -   -   1   -   -   0   -    
1.1.21    | 1     | 0    | 1   0   -   -   -   -   -   -   0    
1.1.22    | 1     | 0    | -   1   1   -   -   -   -   0   -    
1.1.23    | 1     | 0    | 0   -   -   1   -   -   -   0   -    
1.1.24    | 1     | 0    | 0   -   1   -   -   -   -   0   -    

index: 1.2 grade: 100.00% (2/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[1:0] == 2'b01)
 <------11------>    <12->

index     | hit   | <11>  <12>  
-------------------------------- '=='
1.2.1     | 1     | lhs == rhs  
1.2.2     | 1     | lhs != rhs  

index: 1.3 grade: 100.00% (2/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[15:13] == 3'b010)
 <-------13------->    <-14->

index     | hit   | <13>  <14>  
-------------------------------- '=='
1.3.1     | 1     | lhs == rhs  
1.3.2     | 1     | lhs != rhs  

index: 1.4 grade: 100.00% (2/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[15:13] == 3'b110)
 <-------15------->    <-16->

index     | hit   | <15>  <16>  
-------------------------------- '=='
1.4.1     | 1     | lhs == rhs  
1.4.2     | 1     | lhs != rhs  

index: 1.5 grade: 50.00% (1/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[15:13] == 3'b101)
 <-------17------->    <-18->

index     | hit   | <17>  <18>  
-------------------------------- '=='
1.5.1     | 0     | lhs == rhs  
1.5.2     | 1     | lhs != rhs  

index: 1.6 grade: 100.00% (2/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[15:13] == 3'b111)
 <-------19------->    <-20->

index     | hit   | <19>  <20>  
-------------------------------- '=='
1.6.1     | 1     | lhs == rhs  
1.6.2     | 1     | lhs != rhs  

index: 1.7 grade: 100.00% (2/2) line: 74 source: assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];

(instruction[15:13] == 3'b100)
 <-------21------->    <-22->

index     | hit   | <21>  <22>  
-------------------------------- '=='
1.7.1     | 1     | lhs == rhs  
1.7.2     | 1     | lhs != rhs  

index: 2.1 grade: 100.00% (4/4) line: 75 source: assign source_reg2  = (instruction[1:0] == 2'b10) ? (instruction[6:2]) : {2'd0,instruction[4:2]}  ;

(instruction[1:0] == 2'b10) ? instruction[6:2] : {2'd0,instruction[4:2]}
<------------1------------>   <------2------->   <----------3---------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
2.1.1     | 1     | 1    | 0   -   1   
2.1.2     | 1     | 1    | 1   1   -   
2.1.3     | 1     | 0    | 0   -   0   
2.1.4     | 1     | 0    | 1   0   -   

index: 2.2 grade: 100.00% (2/2) line: 75 source: assign source_reg2  = (instruction[1:0] == 2'b10) ? (instruction[6:2]) : {2'd0,instruction[4:2]}  ;

(instruction[1:0] == 2'b10)
 <------4------->    <-5->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  

index: 3.1 grade: 64.29% (18/28) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

((instruction[1:0] == 2'b00) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b000))) ? instruction[4:2] : (((instruction[1:0] == 2'b01) && ((((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7])
  <------1------->               <-------------3-------------->     <-------4-------->                <------6------->     <------------7------------>       <-------------8-------------->    <-------------9-------------->     <-------------10------------->     <-------------11------------->     <---------12---------->   <------13------->

index     | hit   | rval | <1> <3> <4> <6> <7> <8> <9> <10> <11> <12> <13> 
---------------------------------------------------------------------------
3.1.1     | 1     | 1    | -   0   1   -   -   0   0   0    0    -    1    
3.1.2     | 1     | 1    | -   0   1   -   1   -   -   -    1    1    -    
3.1.3     | 1     | 1    | 1   -   -   -   -   0   0   0    0    -    1    
3.1.4     | 0     | 1    | -   0   1   -   1   -   -   1    -    1    -    
3.1.5     | 1     | 1    | 1   -   -   -   1   -   -   -    1    1    -    
3.1.6     | 0     | 1    | -   0   1   -   1   -   1   -    -    1    -    
3.1.7     | 0     | 1    | 1   -   -   -   1   -   -   1    -    1    -    
3.1.8     | 1     | 1    | -   0   1   -   0   -   -   -    -    -    1    
3.1.9     | 0     | 1    | -   0   1   -   1   1   -   -    -    1    -    
3.1.10    | 1     | 1    | 0   -   0   1   -   -   -   -    -    -    -    
3.1.11    | 0     | 1    | 1   -   -   -   1   -   1   -    -    1    -    
3.1.12    | 1     | 1    | 0   1   -   1   -   -   -   -    -    -    -    
3.1.13    | 1     | 1    | 1   -   -   -   0   -   -   -    -    -    1    
3.1.14    | 0     | 1    | 1   -   -   -   1   1   -   -    -    1    -    
3.1.15    | 1     | 0    | -   0   1   -   -   0   0   0    0    -    0    
3.1.16    | 1     | 0    | -   0   1   -   1   -   -   -    1    0    -    
3.1.17    | 1     | 0    | 1   -   -   -   -   0   0   0    0    -    0    
3.1.18    | 0     | 0    | -   0   1   -   1   -   -   1    -    0    -    
3.1.19    | 1     | 0    | 1   -   -   -   1   -   -   -    1    0    -    
3.1.20    | 0     | 0    | -   0   1   -   1   -   1   -    -    0    -    
3.1.21    | 0     | 0    | 1   -   -   -   1   -   -   1    -    0    -    
3.1.22    | 1     | 0    | -   0   1   -   0   -   -   -    -    -    0    
3.1.23    | 1     | 0    | -   0   1   -   1   1   -   -    -    0    -    
3.1.24    | 1     | 0    | 0   -   0   0   -   -   -   -    -    -    -    
3.1.25    | 0     | 0    | 1   -   -   -   1   -   1   -    -    0    -    
3.1.26    | 1     | 0    | 0   1   -   0   -   -   -   -    -    -    -    
3.1.27    | 1     | 0    | 1   -   -   -   0   -   -   -    -    -    0    
3.1.28    | 1     | 0    | 1   -   -   -   1   1   -   -    -    0    -    

index: 3.2 grade: 100.00% (2/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[15:13] == 3'b010)
 <-------14------->    <-15->

index     | hit   | <14>  <15>  
-------------------------------- '=='
3.2.1     | 1     | lhs == rhs  
3.2.2     | 1     | lhs != rhs  

index: 3.3 grade: 100.00% (2/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[1:0] == 2'b01)
 <------16------>    <17->

index     | hit   | <16>  <17>  
-------------------------------- '=='
3.3.1     | 1     | lhs == rhs  
3.3.2     | 1     | lhs != rhs  

index: 3.4 grade: 100.00% (2/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[15:13] == 3'b111)
 <-------18------->    <-19->

index     | hit   | <18>  <19>  
-------------------------------- '=='
3.4.1     | 1     | lhs == rhs  
3.4.2     | 1     | lhs != rhs  

index: 3.5 grade: 100.00% (2/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[15:13] == 3'b110)
 <-------20------->    <-21->

index     | hit   | <20>  <21>  
-------------------------------- '=='
3.5.1     | 1     | lhs == rhs  
3.5.2     | 1     | lhs != rhs  

index: 3.6 grade: 50.00% (1/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[15:13] == 3'b101)
 <-------22------->    <-23->

index     | hit   | <22>  <23>  
-------------------------------- '=='
3.6.1     | 0     | lhs == rhs  
3.6.2     | 1     | lhs != rhs  

index: 3.7 grade: 100.00% (2/2) line: 76 source: assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];

(instruction[15:13] == 3'b100)
 <-------24------->    <-25->

index     | hit   | <24>  <25>  
-------------------------------- '=='
3.7.1     | 1     | lhs == rhs  
3.7.2     | 1     | lhs != rhs  

index: 4.1 grade: 100.00% (6/6) line: 78 source: assign func2        = ((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5]:instruction[11:10];

((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5] : instruction[11:10]
 <------------1------------>    <---------------2--------------->    <------3------->   <-------4-------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
4.1.1     | 1     | 1    | 1   1   1   -   
4.1.2     | 1     | 1    | -   0   -   1   
4.1.3     | 1     | 1    | 0   -   -   1   
4.1.4     | 1     | 0    | 1   1   0   -   
4.1.5     | 1     | 0    | -   0   -   0   
4.1.6     | 1     | 0    | 0   -   -   0   

index: 4.2 grade: 100.00% (2/2) line: 78 source: assign func2        = ((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5]:instruction[11:10];

(instruction[1:0] == 2'b01)
 <------5------->    <-6->

index     | hit   | <5>   <6>   
-------------------------------- '=='
4.2.1     | 1     | lhs == rhs  
4.2.2     | 1     | lhs != rhs  

index: 4.3 grade: 100.00% (2/2) line: 78 source: assign func2        = ((instruction[1:0] == 2'b01) && (instruction[15:10] == 6'b100011)) ? instruction[6:5]:instruction[11:10];

(instruction[15:10] == 6'b100011)
 <-------7-------->    <---8--->

index     | hit   | <7>   <8>   
-------------------------------- '=='
4.3.1     | 1     | lhs == rhs  
4.3.2     | 1     | lhs != rhs  

index: 5.1 grade: 75.00% (3/4) line: 79 source: assign func6        = ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01) ) ? instruction[15:10] : 6'd0  ;

((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01)) ? instruction[15:10] : 6'd0
 <---------------1--------------->    <------------2------------>    <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.1     | 1     | 1    | 1   1   1   
5.1.2     | 0     | 0    | -   -   0   
5.1.3     | 1     | 0    | -   0   -   
5.1.4     | 1     | 0    | 0   -   -   

index: 5.2 grade: 100.00% (2/2) line: 79 source: assign func6        = ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01) ) ? instruction[15:10] : 6'd0  ;

(instruction[15:10] == 6'b100011)
 <-------5-------->    <---6--->

index     | hit   | <5>   <6>   
-------------------------------- '=='
5.2.1     | 1     | lhs == rhs  
5.2.2     | 1     | lhs != rhs  

index: 5.3 grade: 100.00% (2/2) line: 79 source: assign func6        = ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01) ) ? instruction[15:10] : 6'd0  ;

(instruction[1:0] == 2'b01)
 <------7------->    <-8->

index     | hit   | <7>   <8>   
-------------------------------- '=='
5.3.1     | 1     | lhs == rhs  
5.3.2     | 1     | lhs != rhs  

index: 6.1 grade: 100.00% (2/2) line: 83 source: if(!de_rst )

! de_rst
  <-1-->

index     | hit   | <1> 
------------------------ '!'
6.1.1     | 1     | 1   
6.1.2     | 1     | 0   

index: 7.1 grade: 100.00% (2/2) line: 158 source: if(instruction[12:5] != 8'd0)

instruction[12:5] != 8'd0
<-------1------->    <2->

index     | hit   | <1>   <2>   
-------------------------------- '!='
7.1.1     | 1     | lhs == rhs  
7.1.2     | 1     | lhs != rhs  

index: 8.1 grade: 100.00% (2/2) line: 206 source: if(func6 == 6'b100011)

func6 == 6'b100011
<-1->    <---2--->

index     | hit   | <1>   <2>   
-------------------------------- '=='
8.1.1     | 1     | lhs == rhs  
8.1.2     | 1     | lhs != rhs  

index: 9.1 grade: 100.00% (2/2) line: 288 source: if({instruction[12],instruction[6:2]} == 6'd0)//nop

{instruction[12],instruction[6:2]} == 6'd0
<---------------1---------------->    <2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
9.1.1     | 1     | lhs == rhs  
9.1.2     | 1     | lhs != rhs  

index: 10.1 grade: 100.00% (2/2) line: 335 source: if(instruction[11:7] != 5'd0) //li

instruction[11:7] != 5'd0
<-------1------->    <2->

index     | hit   | <1>   <2>   
-------------------------------- '!='
10.1.1    | 1     | lhs == rhs  
10.1.2    | 1     | lhs != rhs  

index: 11.1 grade: 100.00% (4/4) line: 367 source: if(instruction[11:7] != 5'd0 && instruction[11:7] != 5'd2 && ({instruction[6:2],instruction[12]} != 1'd0)) // lui

((instruction[11:7] != 5'd0) && (instruction[11:7] != 5'd2)) && ({instruction[6:2],instruction[12]} != 1'd0)
  <-------1------->             <------------3------------>      <---------------4---------------->

index     | hit   | rval | <1> <3> <4> 
---------------------------------------
11.1.1    | 1     | 1    | 1   1   1   
11.1.2    | 1     | 0    | -   -   0   
11.1.3    | 1     | 0    | -   0   -   
11.1.4    | 1     | 0    | 0   -   -   

index: 11.2 grade: 100.00% (2/2) line: 367 source: if(instruction[11:7] != 5'd0 && instruction[11:7] != 5'd2 && ({instruction[6:2],instruction[12]} != 1'd0)) // lui

(instruction[11:7] != 5'd2)
 <-------6------->    <7->

index     | hit   | <6>   <7>   
-------------------------------- '!='
11.2.1    | 1     | lhs == rhs  
11.2.2    | 1     | lhs != rhs  

index: 12.1 grade: 100.00% (3/3) line: 381 source: else if({instruction[12],instruction[6:2]} != 6'd0 && (instruction[11:7] == 5'd2))//addi16sp

({instruction[12],instruction[6:2]} != 6'd0) && (instruction[11:7] == 5'd2)
 <---------------1---------------->             <------------3------------>

index     | hit   | rval | <1> <3> 
-----------------------------------
12.1.1    | 1     | 1    | 1   1   
12.1.2    | 1     | 0    | -   0   
12.1.3    | 1     | 0    | 0   -   

index: 12.2 grade: 100.00% (2/2) line: 381 source: else if({instruction[12],instruction[6:2]} != 6'd0 && (instruction[11:7] == 5'd2))//addi16sp

(instruction[11:7] == 5'd2)
 <-------4------->    <5->

index     | hit   | <4>   <5>   
-------------------------------- '=='
12.2.1    | 1     | lhs == rhs  
12.2.2    | 1     | lhs != rhs  

index: 13.1 grade: 100.00% (2/2) line: 415 source: if(instruction[12] == 1'b0)

instruction[12] == 1'b0
<------1------>    <2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
13.1.1    | 1     | lhs == rhs  
13.1.2    | 1     | lhs != rhs  

index: 14.1 grade: 100.00% (2/2) line: 446 source: if(instruction[12] == 1'b0)

instruction[12] == 1'b0
<------1------>    <2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
14.1.1    | 1     | lhs == rhs  
14.1.2    | 1     | lhs != rhs  

index: 15.1 grade: 100.00% (2/2) line: 571 source: if(func4 == 4'b1000)//jr, mv

func4 == 4'b1000
<-1->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
15.1.1    | 1     | lhs == rhs  
15.1.2    | 1     | lhs != rhs  

index: 16.1 grade: 100.00% (3/3) line: 573 source: if(source_reg2 != 5'd0 && dest_reg != 5'd0) //mv

(source_reg2 != 5'd0) && (dest_reg != 5'd0)
 <----1---->              <--3--->

index     | hit   | rval | <1> <3> 
-----------------------------------
16.1.1    | 1     | 1    | 1   1   
16.1.2    | 1     | 0    | -   0   
16.1.3    | 1     | 0    | 0   -   

index: 17.1 grade: 100.00% (2/2) line: 617 source: else if(func4 == 4'b1001)//jalr, add, ebreak

func4 == 4'b1001
<-1->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
17.1.1    | 1     | lhs == rhs  
17.1.2    | 1     | lhs != rhs  

index: 18.1 grade: 100.00% (3/3) line: 619 source: if(instruction[11:7] != 5'd0 && instruction[6:2] != 5'd0)//add

(instruction[11:7] != 5'd0) && (instruction[6:2] != 5'd0)
 <-------1------->              <------3------->

index     | hit   | rval | <1> <3> 
-----------------------------------
18.1.1    | 1     | 1    | 1   1   
18.1.2    | 1     | 0    | -   0   
18.1.3    | 1     | 0    | 0   -   

index: 19.1 grade: 100.00% (2/2) line: 647 source: else if(instruction[11:2] == 11'd0)//ebreak

instruction[11:2] == 11'd0
<-------1------->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
19.1.1    | 1     | lhs == rhs  
19.1.2    | 1     | lhs != rhs  

index: 20.1 grade: 100.00% (3/3) line: 681 source: if(instruction[12] == 1'b0 && instruction[11:7] != 5'd0)

(instruction[12] == 1'b0) && (instruction[11:7] != 5'd0)
 <------1------>              <-------3------->

index     | hit   | rval | <1> <3> 
-----------------------------------
20.1.1    | 1     | 1    | 0   1   
20.1.2    | 1     | 0    | -   0   
20.1.3    | 1     | 0    | 1   -   

index: 21.1 grade: 100.00% (2/2) line: 727 source: if(instruction[11:7] != 5'd0)

instruction[11:7] != 5'd0
<-------1------->    <2->

index     | hit   | <1>   <2>   
-------------------------------- '!='
21.1.1    | 1     | lhs == rhs  
21.1.2    | 1     | lhs != rhs  


Instance name: riscv_top.reg_file_inst.dp_ram_inst
Type name: dp_ram
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/gpr.sv
Number of covered expressions: 6 of 6
Number of uncovered expressions: 0 of 6
Number of excluded expressions: 2
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 103    | rd_addr1 ? regfile[rd_addr1] : {DATA_WIDTH{1'b0}}  
2.1    | 100.00% (3/3/1) | 104    | rd_addr2 ? regfile[rd_addr2] : {DATA_WIDTH{1'b0}}  

index: 1.1 grade: 100.00% (3/3/1) line: 103 source: assign dataout1   = (rd_addr1) ? regfile[rd_addr1]:{DATA_WIDTH{1'b0}};

rd_addr1 ? regfile[rd_addr1] : {DATA_WIDTH{1'b0}}
<--1--->   <-------2------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (3/3/1) line: 104 source: assign dataout2   = (rd_addr2) ? regfile[rd_addr2]:{DATA_WIDTH{1'b0}};

rd_addr2 ? regfile[rd_addr2] : {DATA_WIDTH{1'b0}}
<--1--->   <-------2------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
2.1.1     | CONST | 1    | 0   -   1   
2.1.2     | 1     | 1    | 1   1   -   
2.1.3     | 1     | 0    | 0   -   0   
2.1.4     | 1     | 0    | 1   0   -   


Instance name: riscv_top.alu_inst
Type name: alu
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 78 of 86
Number of uncovered expressions: 8 of 86
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3) | 95     | stall_pipeline ? 32'd0 : data_out_1_o              
2.1    | 100.00% (2/2) | 99     | ! alu_rst                                          
3.1    | 100.00% (3/3) | 109    | ((alu_ctrl_r1 == 12'b000000001101) || (alu_ctrl_r1 == 12'b000000001001)) ? 1'b1 : 1'b0 
3.2    | 100.00% (2/2) | 109    | (alu_ctrl_r1 == 12'b000000001101)                  
3.3    | 100.00% (2/2) | 109    | (alu_ctrl_r1 == 12'b000000001001)                  
4.1    | 100.00% (5/5) | 110    | ((((alu_ctrl_r1 == 12'b010000100110) || (alu_ctrl_r1 == 12'b000000100001)) || (alu_ctrl_r1 == 12'b000001001101)) || (alu_ctrl_r1 == 12'b000000100000)) ? 1'b1 : 1'b0 
4.2    | 100.00% (2/2) | 110    | (alu_ctrl_r1 == 12'b010000100110)                  
4.3    | 100.00% (2/2) | 110    | (alu_ctrl_r1 == 12'b000000100001)                  
4.4    | 100.00% (2/2) | 110    | (alu_ctrl_r1 == 12'b000001001101)                  
4.5    | 100.00% (2/2) | 110    | (alu_ctrl_r1 == 12'b000000100000)                  
5.1    | 100.00% (2/2) | 111    | (alu_ctrl_r1 == 12'b100110010001) ? 1'b1 : 1'b0    
5.2    | 100.00% (2/2) | 111    | (alu_ctrl_r1 == 12'b100110010001)                  
6.1    | 100.00% (2/2) | 112    | (alu_ctrl_r1 == 12'b000000000010) ? 1'b1 : 1'b0    
6.2    | 100.00% (2/2) | 112    | (alu_ctrl_r1 == 12'b000000000010)                  
7.1    | 100.00% (2/2) | 113    | (alu_ctrl_r1 == 12'b000110110001) ? 1'b1 : 1'b0    
7.2    | 100.00% (2/2) | 113    | (alu_ctrl_r1 == 12'b000110110001)                  
8.1    | 100.00% (2/2) | 114    | (alu_ctrl_r1 == 12'b000000010001) ? 1'b1 : 1'b0    
8.2    | 100.00% (2/2) | 114    | (alu_ctrl_r1 == 12'b000000010001)                  
9.1    | 100.00% (2/2) | 115    | (alu_ctrl_r1 == 12'b000000110001) ? 1'b1 : 1'b0    
9.2    | 100.00% (2/2) | 115    | (alu_ctrl_r1 == 12'b000000110001)                  
10.1   | 100.00% (2/2) | 116    | (alu_ctrl_r1 == 12'b000111010001) ? 1'b1 : 1'b0    
10.2   | 100.00% (2/2) | 116    | (alu_ctrl_r1 == 12'b000111010001)                  
11.1   | 100.00% (3/3) | 117    | ((alu_ctrl_r1 == 12'b000111110001) || (alu_ctrl_r1 == 12'b000001010001)) ? 1'b1 : 1'b0 
11.2   | 100.00% (2/2) | 117    | (alu_ctrl_r1 == 12'b000111110001)                  
11.3   | 100.00% (2/2) | 117    | (alu_ctrl_r1 == 12'b000001010001)                  
12.1   | 50.00% (1/2)  | 118    | (alu_ctrl_r1 == 12'b000000000101) ? 1'b1 : 1'b0    
12.2   | 50.00% (1/2)  | 118    | (alu_ctrl_r1 == 12'b000000000101)                  
13.1   | 50.00% (1/2)  | 119    | (alu_ctrl_r1 == 12'b100000100110) ? 1'b1 : 1'b0    
13.2   | 50.00% (1/2)  | 119    | (alu_ctrl_r1 == 12'b100000100110)                  
14.1   | 50.00% (1/2)  | 120    | (alu_ctrl_r1 == 12'b000000010010) ? 1'b1 : 1'b0    
14.2   | 50.00% (1/2)  | 120    | (alu_ctrl_r1 == 12'b000000010010)                  
15.1   | 50.00% (1/2)  | 121    | (alu_ctrl_r1 == 12'b000000010101) ? 1'b1 : 1'b0    
15.2   | 50.00% (1/2)  | 121    | (alu_ctrl_r1 == 12'b000000010101)                  
16.1   | 100.00% (2/2) | 122    | (alu_ctrl_r1 == 12'b100000010010) ? 1'b1 : 1'b0    
16.2   | 100.00% (2/2) | 122    | (alu_ctrl_r1 == 12'b100000010010)                  
17.1   | 100.00% (2/2) | 123    | (alu_ctrl_r1 == 12'b000000000001) ? 1'b1 : 1'b0    
17.2   | 100.00% (2/2) | 123    | (alu_ctrl_r1 == 12'b000000000001)                  
18.1   | 100.00% (2/2) | 442    | ! alu_rst                                          
19.1   | 100.00% (2/2) | 491    | lui_op == {DATA_WIDTH{1'b0}}                       
20.1   | 100.00% (2/2) | 504    | lui_op == {DATA_WIDTH{1'b0}}                       

index: 1.1 grade: 100.00% (3/3) line: 95 source: assign     data_out_1   = (stall_pipeline) ? 32'd0 : data_out_1_o ;

stall_pipeline ? 32'd0 : data_out_1_o
<-----1------>           <----3----->

index     | hit   | rval | <1> <3> 
-----------------------------------
1.1.1     | 1     | 1    | 0   1   
1.1.2     | 1     | 0    | -   0   
1.1.3     | 1     | 0    | 1   -   

index: 2.1 grade: 100.00% (2/2) line: 99 source: if(!alu_rst)

! alu_rst
  <--1-->

index     | hit   | <1> 
------------------------ '!'
2.1.1     | 1     | 1   
2.1.2     | 1     | 0   

index: 3.1 grade: 100.00% (3/3) line: 109 source: assign lui_en	= ((alu_ctrl_r1 == 12'b0000000_011_01) || (alu_ctrl_r1 == 12'b0000000_010_01))? 1'b1:1'b0;

((alu_ctrl_r1 == 12'b000000001101) || (alu_ctrl_r1 == 12'b000000001001)) ? 1'b1 : 1'b0
 <---------------1--------------->    <---------------2--------------->

index     | hit   | rval | <1> <2> 
-----------------------------------
3.1.1     | 1     | 1    | -   1   
3.1.2     | 1     | 1    | 1   -   
3.1.3     | 1     | 0    | 0   0   

index: 3.2 grade: 100.00% (2/2) line: 109 source: assign lui_en	= ((alu_ctrl_r1 == 12'b0000000_011_01) || (alu_ctrl_r1 == 12'b0000000_010_01))? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000001101)
 <----5---->    <------6------->

index     | hit   | <5>   <6>   
-------------------------------- '=='
3.2.1     | 1     | lhs == rhs  
3.2.2     | 1     | lhs != rhs  

index: 3.3 grade: 100.00% (2/2) line: 109 source: assign lui_en	= ((alu_ctrl_r1 == 12'b0000000_011_01) || (alu_ctrl_r1 == 12'b0000000_010_01))? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000001001)
 <----7---->    <------8------->

index     | hit   | <7>   <8>   
-------------------------------- '=='
3.3.1     | 1     | lhs == rhs  
3.3.2     | 1     | lhs != rhs  

index: 4.1 grade: 100.00% (5/5) line: 110 source: assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0;

((((alu_ctrl_r1 == 12'b010000100110) || (alu_ctrl_r1 == 12'b000000100001)) || (alu_ctrl_r1 == 12'b000001001101)) || (alu_ctrl_r1 == 12'b000000100000)) ? 1'b1 : 1'b0
   <---------------1--------------->    <---------------2--------------->     <---------------3--------------->     <---------------4--------------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
4.1.1     | 1     | 1    | -   -   -   1   
4.1.2     | 1     | 1    | -   -   1   -   
4.1.3     | 1     | 1    | -   1   -   -   
4.1.4     | 1     | 1    | 1   -   -   -   
4.1.5     | 1     | 0    | 0   0   0   0   

index: 4.2 grade: 100.00% (2/2) line: 110 source: assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0;

(alu_ctrl_r1 == 12'b010000100110)
 <----7---->    <------8------->

index     | hit   | <7>   <8>   
-------------------------------- '=='
4.2.1     | 1     | lhs == rhs  
4.2.2     | 1     | lhs != rhs  

index: 4.3 grade: 100.00% (2/2) line: 110 source: assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0;

(alu_ctrl_r1 == 12'b000000100001)
 <----9---->    <------10------>

index     | hit   | <9>   <10>  
-------------------------------- '=='
4.3.1     | 1     | lhs == rhs  
4.3.2     | 1     | lhs != rhs  

index: 4.4 grade: 100.00% (2/2) line: 110 source: assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0;

(alu_ctrl_r1 == 12'b000001001101)
 <---11---->    <------12------>

index     | hit   | <11>  <12>  
-------------------------------- '=='
4.4.1     | 1     | lhs == rhs  
4.4.2     | 1     | lhs != rhs  

index: 4.5 grade: 100.00% (2/2) line: 110 source: assign add_en   = ((alu_ctrl_r1 == 12'b010000_1001_10) || (alu_ctrl_r1 == 12'b000000_1_000_01)  || (alu_ctrl_r1 == 12'b00_00010_011_01)|| (alu_ctrl_r1 == 12'b0000001_000_00))? 1'b1 : 1'b0;

(alu_ctrl_r1 == 12'b000000100000)
 <---13---->    <------14------>

index     | hit   | <13>  <14>  
-------------------------------- '=='
4.5.1     | 1     | lhs == rhs  
4.5.2     | 1     | lhs != rhs  

index: 5.1 grade: 100.00% (2/2) line: 111 source: assign sub_en   = ((alu_ctrl_r1 == 12'b100_11_00_100_01))? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100110010001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
5.1.1     | 1     | 1    | 1   
5.1.2     | 1     | 0    | 0   

index: 5.2 grade: 100.00% (2/2) line: 111 source: assign sub_en   = ((alu_ctrl_r1 == 12'b100_11_00_100_01))? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100110010001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
5.2.1     | 1     | lhs == rhs  
5.2.2     | 1     | lhs != rhs  

index: 6.1 grade: 100.00% (2/2) line: 112 source: assign sll_en   = ((alu_ctrl_r1 == 12'b0000000_000_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000000010) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
6.1.1     | 1     | 1    | 1   
6.1.2     | 1     | 0    | 0   

index: 6.2 grade: 100.00% (2/2) line: 112 source: assign sll_en   = ((alu_ctrl_r1 == 12'b0000000_000_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000000010)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
6.2.1     | 1     | lhs == rhs  
6.2.2     | 1     | lhs != rhs  

index: 7.1 grade: 100.00% (2/2) line: 113 source: assign xor_en   = ((alu_ctrl_r1 == 12'b000_11_01_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000110110001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
7.1.1     | 1     | 1    | 1   
7.1.2     | 1     | 0    | 0   

index: 7.2 grade: 100.00% (2/2) line: 113 source: assign xor_en   = ((alu_ctrl_r1 == 12'b000_11_01_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000110110001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
7.2.1     | 1     | lhs == rhs  
7.2.2     | 1     | lhs != rhs  

index: 8.1 grade: 100.00% (2/2) line: 114 source: assign srl_en   = ((alu_ctrl_r1 == 12'b00000_00_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
8.1.1     | 1     | 1    | 1   
8.1.2     | 1     | 0    | 0   

index: 8.2 grade: 100.00% (2/2) line: 114 source: assign srl_en   = ((alu_ctrl_r1 == 12'b00000_00_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
8.2.1     | 1     | lhs == rhs  
8.2.2     | 1     | lhs != rhs  

index: 9.1 grade: 100.00% (2/2) line: 115 source: assign sra_en   = ((alu_ctrl_r1 == 12'b00000_01_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000110001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
9.1.1     | 1     | 1    | 1   
9.1.2     | 1     | 0    | 0   

index: 9.2 grade: 100.00% (2/2) line: 115 source: assign sra_en   = ((alu_ctrl_r1 == 12'b00000_01_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000110001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
9.2.1     | 1     | lhs == rhs  
9.2.2     | 1     | lhs != rhs  

index: 10.1 grade: 100.00% (2/2) line: 116 source: assign or_en    = ((alu_ctrl_r1 == 12'b000_11_10_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000111010001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
10.1.1    | 1     | 1    | 1   
10.1.2    | 1     | 0    | 0   

index: 10.2 grade: 100.00% (2/2) line: 116 source: assign or_en    = ((alu_ctrl_r1 == 12'b000_11_10_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000111010001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
10.2.1    | 1     | lhs == rhs  
10.2.2    | 1     | lhs != rhs  

index: 11.1 grade: 100.00% (3/3) line: 117 source: assign and_en   = ((alu_ctrl_r1 == 12'b000_11_11_100_01) || (alu_ctrl_r1 == 12'b00000_10_100_01)) ? 1'b1:1'b0;

((alu_ctrl_r1 == 12'b000111110001) || (alu_ctrl_r1 == 12'b000001010001)) ? 1'b1 : 1'b0
 <---------------1--------------->    <---------------2--------------->

index     | hit   | rval | <1> <2> 
-----------------------------------
11.1.1    | 1     | 1    | -   1   
11.1.2    | 1     | 1    | 1   -   
11.1.3    | 1     | 0    | 0   0   

index: 11.2 grade: 100.00% (2/2) line: 117 source: assign and_en   = ((alu_ctrl_r1 == 12'b000_11_11_100_01) || (alu_ctrl_r1 == 12'b00000_10_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000111110001)
 <----5---->    <------6------->

index     | hit   | <5>   <6>   
-------------------------------- '=='
11.2.1    | 1     | lhs == rhs  
11.2.2    | 1     | lhs != rhs  

index: 11.3 grade: 100.00% (2/2) line: 117 source: assign and_en   = ((alu_ctrl_r1 == 12'b000_11_11_100_01) || (alu_ctrl_r1 == 12'b00000_10_100_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000001010001)
 <----7---->    <------8------->

index     | hit   | <7>   <8>   
-------------------------------- '=='
11.3.1    | 1     | lhs == rhs  
11.3.2    | 1     | lhs != rhs  

index: 12.1 grade: 50.00% (1/2) line: 118 source: assign jal_en   = ((alu_ctrl_r1 == 12'b0000000_001_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000000101) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
12.1.1    | 0     | 1    | 1   
12.1.2    | 1     | 0    | 0   

index: 12.2 grade: 50.00% (1/2) line: 118 source: assign jal_en   = ((alu_ctrl_r1 == 12'b0000000_001_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000000101)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
12.2.1    | 0     | lhs == rhs  
12.2.2    | 1     | lhs != rhs  

index: 13.1 grade: 50.00% (1/2) line: 119 source: assign jalr_en  = ((alu_ctrl_r1 == 12'b100000_1001_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100000100110) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
13.1.1    | 0     | 1    | 1   
13.1.2    | 1     | 0    | 0   

index: 13.2 grade: 50.00% (1/2) line: 119 source: assign jalr_en  = ((alu_ctrl_r1 == 12'b100000_1001_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100000100110)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
13.2.1    | 0     | lhs == rhs  
13.2.2    | 1     | lhs != rhs  

index: 14.1 grade: 50.00% (1/2) line: 120 source: assign jr_en    = ((alu_ctrl_r1 == 12'b0_00000_0_100_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010010) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
14.1.1    | 0     | 1    | 1   
14.1.2    | 1     | 0    | 0   

index: 14.2 grade: 50.00% (1/2) line: 120 source: assign jr_en    = ((alu_ctrl_r1 == 12'b0_00000_0_100_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010010)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
14.2.1    | 0     | lhs == rhs  
14.2.2    | 1     | lhs != rhs  

index: 15.1 grade: 50.00% (1/2) line: 121 source: assign j_en     = ((alu_ctrl_r1 == 12'b0000000_101_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010101) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
15.1.1    | 0     | 1    | 1   
15.1.2    | 1     | 0    | 0   

index: 15.2 grade: 50.00% (1/2) line: 121 source: assign j_en     = ((alu_ctrl_r1 == 12'b0000000_101_01)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b000000010101)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
15.2.1    | 0     | lhs == rhs  
15.2.2    | 1     | lhs != rhs  

index: 16.1 grade: 100.00% (2/2) line: 122 source: assign mvi_en   = ((alu_ctrl_r1 == 12'b1_00000_0_100_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100000010010) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
16.1.1    | 1     | 1    | 1   
16.1.2    | 1     | 0    | 0   

index: 16.2 grade: 100.00% (2/2) line: 122 source: assign mvi_en   = ((alu_ctrl_r1 == 12'b1_00000_0_100_10)) ? 1'b1:1'b0;

(alu_ctrl_r1 == 12'b100000010010)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
16.2.1    | 1     | lhs == rhs  
16.2.2    | 1     | lhs != rhs  

index: 17.1 grade: 100.00% (2/2) line: 123 source: assign nop_en   = ((alu_ctrl_r1 == 12'b0000_0_00000_01)) ? 1'b1 : 1'b0 ;

(alu_ctrl_r1 == 12'b000000000001) ? 1'b1 : 1'b0
<---------------1--------------->

index     | hit   | rval | <1> 
-------------------------------
17.1.1    | 1     | 1    | 1   
17.1.2    | 1     | 0    | 0   

index: 17.2 grade: 100.00% (2/2) line: 123 source: assign nop_en   = ((alu_ctrl_r1 == 12'b0000_0_00000_01)) ? 1'b1 : 1'b0 ;

(alu_ctrl_r1 == 12'b000000000001)
 <----4---->    <------5------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
17.2.1    | 1     | lhs == rhs  
17.2.2    | 1     | lhs != rhs  

index: 18.1 grade: 100.00% (2/2) line: 442 source: if(!alu_rst)

! alu_rst
  <--1-->

index     | hit   | <1> 
------------------------ '!'
18.1.1    | 1     | 1   
18.1.2    | 1     | 0   

index: 19.1 grade: 100.00% (2/2) line: 491 source: if(lui_op == {DATA_WIDTH{1'b0}})

lui_op == {DATA_WIDTH{1'b0}}
<-1-->    <-------2-------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
19.1.1    | 1     | lhs == rhs  
19.1.2    | 1     | lhs != rhs  

index: 20.1 grade: 100.00% (2/2) line: 504 source: if(lui_op == {DATA_WIDTH{1'b0}})

lui_op == {DATA_WIDTH{1'b0}}
<-1-->    <-------2-------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
20.1.1    | 1     | lhs == rhs  
20.1.2    | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.lui_inst
Type name: lui
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 3 of 3
Number of uncovered expressions: 0 of 3
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 849    | en ? oper2 : {DATA_WIDTH{1'b0}}                    

index: 1.1 grade: 100.00% (3/3/1) line: 849 source: assign lui_out = en ? oper2 : {DATA_WIDTH{1'b0}};

en ? oper2 : {DATA_WIDTH{1'b0}}
<1>  <-2->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   


Instance name: riscv_top.alu_inst.add_inst
Type name: add
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 11 of 11
Number of uncovered expressions: 0 of 11
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 649    | en ? (oper1 + oper2) : {(DATA_WIDTH + 1){1'b0}}    
2.1    | 100.00% (2/2) | 651    | (sum[DATA_WIDTH] == 1'b1) ? 1'b1 : 1'b0            
2.2    | 100.00% (2/2) | 651    | (sum[DATA_WIDTH] == 1'b1)                          
3.1    | 100.00% (2/2) | 652    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
3.2    | 100.00% (2/2) | 652    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (3/3/1) line: 649 source: assign sum   = en ? (oper1 + oper2) : {DATA_WIDTH+1{1'b0}} ;

en ? (oper1 + oper2) : {(DATA_WIDTH + 1){1'b0}}
<1>  <------2------>   <----------3----------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (2/2) line: 651 source: assign carry = (sum[DATA_WIDTH] == 1'b1) ? 1'b1 : 1'b0;

(sum[DATA_WIDTH] == 1'b1) ? 1'b1 : 1'b0
<-----------1----------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 651 source: assign carry = (sum[DATA_WIDTH] == 1'b1) ? 1'b1 : 1'b0;

(sum[DATA_WIDTH] == 1'b1)
 <------4------>    <5->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  

index: 3.1 grade: 100.00% (2/2) line: 652 source: assign zero  = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
3.1.1     | 1     | 1    | 1   
3.1.2     | 1     | 0    | 0   

index: 3.2 grade: 100.00% (2/2) line: 652 source: assign zero  = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
3.2.1     | 1     | lhs == rhs  
3.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.sub_inst
Type name: sub
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 7 of 7
Number of uncovered expressions: 0 of 7
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 672    | en ? (oper1 - oper2) : {DATA_WIDTH{1'b0}}          
2.1    | 100.00% (2/2) | 675    | (diff == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 675    | (diff == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (3/3/1) line: 672 source: assign diff   = en ? (oper1 - oper2) : {DATA_WIDTH{1'b0}} ;

en ? (oper1 - oper2) : {DATA_WIDTH{1'b0}}
<1>  <------2------>   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (2/2) line: 675 source: assign zero   = (diff == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(diff == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 675 source: assign zero   = (diff == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(diff == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.sll_inst
Type name: sll
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 7 of 7
Number of uncovered expressions: 0 of 7
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 692    | en ? (oper1 << oper2) : {DATA_WIDTH{1'b0}}         
2.1    | 100.00% (2/2) | 693    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 693    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (3/3/1) line: 692 source: assign rslt = en ? (oper1 << oper2) : {DATA_WIDTH{1'b0}} ;

en ? (oper1 << oper2) : {DATA_WIDTH{1'b0}}
<1>  <------2------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (2/2) line: 693 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 693 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.xor_inst
Type name: xorg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 9 of 9
Number of uncovered expressions: 0 of 9
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (5/5/1) | 711    | en ? (oper1 ^ oper2) : {DATA_WIDTH{1'b0}}          
2.1    | 100.00% (2/2) | 712    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 712    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (5/5/1) line: 711 source: assign rslt = en ? (oper1 ^ oper2) : {DATA_WIDTH{1'b0}} ;

en ? (oper1 ^ oper2) : {DATA_WIDTH{1'b0}}
<1>   <-2->   <-3->    <-------4-------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
1.1.1     | 1     | 1    | 1   1   0   -   
1.1.2     | 1     | 1    | 1   0   1   -   
1.1.3     | CONST | 1    | 0   -   -   1   
1.1.4     | 1     | 0    | 1   0   0   -   
1.1.5     | 1     | 0    | 1   1   1   -   
1.1.6     | 1     | 0    | 0   -   -   0   

index: 2.1 grade: 100.00% (2/2) line: 712 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 712 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.srl_inst
Type name: srl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 7 of 7
Number of uncovered expressions: 0 of 7
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 732    | en ? (oper1 >> oper2) : {DATA_WIDTH{1'b0}}         
2.1    | 100.00% (2/2) | 733    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 733    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (3/3/1) line: 732 source: assign rslt = en ? (oper1 >> oper2) : {DATA_WIDTH{1'b0}}  ;

en ? (oper1 >> oper2) : {DATA_WIDTH{1'b0}}
<1>  <------2------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (2/2) line: 733 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 733 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.sra_inst
Type name: sra
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 4 of 4
Number of uncovered expressions: 0 of 4
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (2/2) | 802    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
1.2    | 100.00% (2/2) | 802    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (2/2) line: 802 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
1.1.1     | 1     | 1    | 1   
1.1.2     | 1     | 0    | 0   

index: 1.2 grade: 100.00% (2/2) line: 802 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
1.2.1     | 1     | lhs == rhs  
1.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.or_inst
Type name: org
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 8 of 8
Number of uncovered expressions: 0 of 8
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (4/4/1) | 819    | en ? (oper1 | oper2) : {DATA_WIDTH{1'b0}}          
2.1    | 100.00% (2/2) | 820    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 820    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (4/4/1) line: 819 source: assign rslt = en ? (oper1 | oper2) : {DATA_WIDTH{1'b0}} ;

en ? (oper1 | oper2) : {DATA_WIDTH{1'b0}}
<1>   <-2->   <-3->    <-------4-------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
1.1.1     | 1     | 1    | 1   -   1   -   
1.1.2     | CONST | 1    | 0   -   -   1   
1.1.3     | 1     | 1    | 1   1   -   -   
1.1.4     | 1     | 0    | 1   0   0   -   
1.1.5     | 1     | 0    | 0   -   -   0   

index: 2.1 grade: 100.00% (2/2) line: 820 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 820 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.and_inst
Type name: andg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 8 of 8
Number of uncovered expressions: 0 of 8
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (4/4/1) | 836    | en ? (oper1 & oper2) : {DATA_WIDTH{1'b0}}          
2.1    | 100.00% (2/2) | 837    | (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0         
2.2    | 100.00% (2/2) | 837    | (rslt == {DATA_WIDTH{1'b0}})                       

index: 1.1 grade: 100.00% (4/4/1) line: 836 source: assign rslt = en ? (oper1 & oper2) : {DATA_WIDTH{1'b0}} ;

en ? (oper1 & oper2) : {DATA_WIDTH{1'b0}}
<1>   <-2->   <-3->    <-------4-------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
1.1.1     | 1     | 1    | 1   1   1   -   
1.1.2     | CONST | 1    | 0   -   -   1   
1.1.3     | 1     | 0    | 1   -   0   -   
1.1.4     | 1     | 0    | 0   -   -   0   
1.1.5     | 1     | 0    | 1   0   -   -   

index: 2.1 grade: 100.00% (2/2) line: 837 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<------------1------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 837 source: assign zero = (rslt == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(rslt == {DATA_WIDTH{1'b0}})
 <4->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.mvi_inst
Type name: mvi
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 7 of 7
Number of uncovered expressions: 0 of 7
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 892    | en ? oper2 : {DATA_WIDTH{1'b0}}                    
2.1    | 100.00% (2/2) | 893    | (result == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0       
2.2    | 100.00% (2/2) | 893    | (result == {DATA_WIDTH{1'b0}})                     

index: 1.1 grade: 100.00% (3/3/1) line: 892 source: assign result = (en)? oper2 : {DATA_WIDTH{1'b0}};

en ? oper2 : {DATA_WIDTH{1'b0}}
<1>  <-2->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (2/2) line: 893 source: assign zero = (result == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(result == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0
<-------------1-------------->

index     | hit   | rval | <1> 
-------------------------------
2.1.1     | 1     | 1    | 1   
2.1.2     | 1     | 0    | 0   

index: 2.2 grade: 100.00% (2/2) line: 893 source: assign zero = (result == {DATA_WIDTH{1'b0}}) ? 1'b1 : 1'b0;

(result == {DATA_WIDTH{1'b0}})
 <-4-->    <-------5-------->

index     | hit   | <4>   <5>   
-------------------------------- '=='
2.2.1     | 1     | lhs == rhs  
2.2.2     | 1     | lhs != rhs  


Instance name: riscv_top.alu_inst.nop_inst
Type name: nop
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered expressions: 3 of 3
Number of uncovered expressions: 0 of 3
Number of excluded expressions: 1
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 910    | en ? (oper1 + oper2) : {DATA_WIDTH{1'b0}}          

index: 1.1 grade: 100.00% (3/3/1) line: 910 source: assign nop_out = (en)? (oper1 + oper2) : {DATA_WIDTH{1'b0}};

en ? (oper1 + oper2) : {DATA_WIDTH{1'b0}}
<1>  <------2------>   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | CONST | 1    | 0   -   1   
1.1.2     | 1     | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   


Instance name: riscv_top.addr_gen_inst
Type name: addr_gen
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_sd_address_gen.sv
Number of covered expressions: 53 of 55
Number of uncovered expressions: 2 of 55
Number of excluded expressions: 2
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3/1) | 56     | stall_pipeline ? {GPR_ADDR_WIDTH{1'b0}} : id_ex_rd 
2.1    | 100.00% (3/3) | 57     | stall_pipeline ? 1'b0 : id_ex_reg_wr_en            
3.1    | 100.00% (3/3) | 58     | (stall_pipeline & id_ex_mem_rd_en) ? 1'b0 : id_ex_mem_rd_en 
4.1    | 100.00% (2/2) | 63     | ! addr_rst                                         
5.1    | 83.33% (5/6)  | 97     | ((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (id_ex_rd == id_ex_rs1) 
5.2    | 100.00% (2/2) | 97     | (id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})               
5.3    | 100.00% (2/2) | 97     | (id_ex_rd == id_ex_rs1)                            
6.1    | 100.00% (7/7) | 98     | (((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (ex_mem_rd == id_ex_rs1)) && (id_ex_rd != id_ex_rs1) 
6.2    | 100.00% (2/2) | 98     | (ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})              
6.3    | 100.00% (2/2) | 98     | (ex_mem_rd == id_ex_rs1)                           
6.4    | 100.00% (2/2) | 98     | (id_ex_rd != id_ex_rs1)                            
7.1    | 100.00% (8/8) | 99     | ((((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (mem_wb_rd == id_ex_rs1)) && (id_ex_rd != id_ex_rs1)) && (ex_mem_rd != id_ex_rs1) 
7.2    | 100.00% (2/2) | 99     | (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})              
7.3    | 100.00% (2/2) | 99     | (mem_wb_rd == id_ex_rs1)                           
7.4    | 100.00% (2/2) | 99     | (id_ex_rd != id_ex_rs1)                            
7.5    | 100.00% (2/2) | 99     | (ex_mem_rd != id_ex_rs1)                           
8.1    | 80.00% (4/5/1) | 154    | (ld_valid_o | sd_valid_o) ? (oper1 + oper2) : {DATA_WIDTH{1'b0}} 

index: 1.1 grade: 100.00% (3/3/1) line: 56 source: assign id_ex_rd_w = stall_pipeline ? {GPR_ADDR_WIDTH{1'b0}} : id_ex_rd;

stall_pipeline ? {GPR_ADDR_WIDTH{1'b0}} : id_ex_rd
<-----1------>   <---------2---------->   <--3--->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.1     | 1     | 1    | 0   -   1   
1.1.2     | CONST | 1    | 1   1   -   
1.1.3     | 1     | 0    | 0   -   0   
1.1.4     | 1     | 0    | 1   0   -   

index: 2.1 grade: 100.00% (3/3) line: 57 source: assign id_ex_reg_wr_en_w = stall_pipeline ? 1'b0 : id_ex_reg_wr_en;

stall_pipeline ? 1'b0 : id_ex_reg_wr_en
<-----1------>          <------3------>

index     | hit   | rval | <1> <3> 
-----------------------------------
2.1.1     | 1     | 1    | 0   1   
2.1.2     | 1     | 0    | -   0   
2.1.3     | 1     | 0    | 1   -   

index: 3.1 grade: 100.00% (3/3) line: 58 source: assign id_ex_mem_rd_en_w = (stall_pipeline & id_ex_mem_rd_en) ? 1'b0 : id_ex_mem_rd_en;

(stall_pipeline & id_ex_mem_rd_en) ? 1'b0 : id_ex_mem_rd_en
 <-----1------>   <------2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
3.1.1     | 1     | 1    | 0   1   
3.1.2     | 1     | 0    | -   0   
3.1.3     | 1     | 0    | 1   -   

index: 4.1 grade: 100.00% (2/2) line: 63 source: if(!addr_rst)

! addr_rst
  <--1--->

index     | hit   | <1> 
------------------------ '!'
4.1.1     | 1     | 1   
4.1.2     | 1     | 0   

index: 5.1 grade: 83.33% (5/6) line: 97 source: assign rs1_fwd_id_ex 	= ((id_ex_rd !={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en  && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (id_ex_rd  == id_ex_rs1));

((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (id_ex_rd == id_ex_rs1)
 <----------------1----------------->     <------2------>     <------3------>    <------4------>       <----------5---------->

index     | hit   | rval | <1> <2> <3> <4> <5> 
-----------------------------------------------
5.1.1     | 1     | 1    | 1   1   -   1   1   
5.1.2     | 0     | 1    | 1   1   1   -   1   
5.1.3     | 1     | 0    | -   -   -   -   0   
5.1.4     | 1     | 0    | -   -   0   0   -   
5.1.5     | 1     | 0    | -   0   -   -   -   
5.1.6     | 1     | 0    | 0   -   -   -   -   

index: 5.2 grade: 100.00% (2/2) line: 97 source: assign rs1_fwd_id_ex 	= ((id_ex_rd !={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en  && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (id_ex_rd  == id_ex_rs1));

(id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})
 <--6--->    <---------7---------->

index     | hit   | <6>   <7>   
-------------------------------- '!='
5.2.1     | 1     | lhs == rhs  
5.2.2     | 1     | lhs != rhs  

index: 5.3 grade: 100.00% (2/2) line: 97 source: assign rs1_fwd_id_ex 	= ((id_ex_rd !={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_reg_wr_en  && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (id_ex_rd  == id_ex_rs1));

(id_ex_rd == id_ex_rs1)
 <--8--->    <---9--->

index     | hit   | <8>   <9>   
-------------------------------- '=='
5.3.1     | 1     | lhs == rhs  
5.3.2     | 1     | lhs != rhs  

index: 6.1 grade: 100.00% (7/7) line: 98 source: assign rs1_fwd_ex_mem 	= ((ex_mem_rd!={GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (ex_mem_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1));

(((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (ex_mem_rd == id_ex_rs1)) && (id_ex_rd != id_ex_rs1)
  <-----------------1----------------->     <------2------->     <------3------>    <------4------>       <----------5----------->     <----------6---------->

index     | hit   | rval | <1> <2> <3> <4> <5> <6> 
---------------------------------------------------
6.1.1     | 1     | 1    | 1   1   -   1   1   1   
6.1.2     | 1     | 1    | 1   1   1   -   1   1   
6.1.3     | 1     | 0    | -   -   -   -   -   0   
6.1.4     | 1     | 0    | -   -   -   -   0   -   
6.1.5     | 1     | 0    | -   -   0   0   -   -   
6.1.6     | 1     | 0    | -   0   -   -   -   -   
6.1.7     | 1     | 0    | 0   -   -   -   -   -   

index: 6.2 grade: 100.00% (2/2) line: 98 source: assign rs1_fwd_ex_mem 	= ((ex_mem_rd!={GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (ex_mem_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1));

(ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})
 <---7--->    <---------8---------->

index     | hit   | <7>   <8>   
-------------------------------- '!='
6.2.1     | 1     | lhs == rhs  
6.2.2     | 1     | lhs != rhs  

index: 6.3 grade: 100.00% (2/2) line: 98 source: assign rs1_fwd_ex_mem 	= ((ex_mem_rd!={GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (ex_mem_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1));

(ex_mem_rd == id_ex_rs1)
 <---9--->    <--10--->

index     | hit   | <9>   <10>  
-------------------------------- '=='
6.3.1     | 1     | lhs == rhs  
6.3.2     | 1     | lhs != rhs  

index: 6.4 grade: 100.00% (2/2) line: 98 source: assign rs1_fwd_ex_mem 	= ((ex_mem_rd!={GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (ex_mem_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1));

(id_ex_rd != id_ex_rs1)
 <--11-->    <--12--->

index     | hit   | <11>  <12>  
-------------------------------- '!='
6.4.1     | 1     | lhs == rhs  
6.4.2     | 1     | lhs != rhs  

index: 7.1 grade: 100.00% (8/8) line: 99 source: assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

((((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en))) && (mem_wb_rd == id_ex_rs1)) && (id_ex_rd != id_ex_rs1)) && (ex_mem_rd != id_ex_rs1)
   <-----------------1----------------->     <------2------->     <------3------>    <------4------>       <----------5----------->     <----------6---------->     <----------7----------->

index     | hit   | rval | <1> <2> <3> <4> <5> <6> <7> 
-------------------------------------------------------
7.1.1     | 1     | 1    | 1   1   -   1   1   1   1   
7.1.2     | 1     | 1    | 1   1   1   -   1   1   1   
7.1.3     | 1     | 0    | -   -   -   -   -   -   0   
7.1.4     | 1     | 0    | -   -   -   -   -   0   -   
7.1.5     | 1     | 0    | -   -   -   -   0   -   -   
7.1.6     | 1     | 0    | -   -   0   0   -   -   -   
7.1.7     | 1     | 0    | -   0   -   -   -   -   -   
7.1.8     | 1     | 0    | 0   -   -   -   -   -   -   

index: 7.2 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})
 <---8--->    <---------9---------->

index     | hit   | <8>   <9>   
-------------------------------- '!='
7.2.1     | 1     | lhs == rhs  
7.2.2     | 1     | lhs != rhs  

index: 7.3 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(mem_wb_rd == id_ex_rs1)
 <--10--->    <--11--->

index     | hit   | <10>  <11>  
-------------------------------- '=='
7.3.1     | 1     | lhs == rhs  
7.3.2     | 1     | lhs != rhs  

index: 7.4 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(id_ex_rd != id_ex_rs1)
 <--12-->    <--13--->

index     | hit   | <12>  <13>  
-------------------------------- '!='
7.4.1     | 1     | lhs == rhs  
7.4.2     | 1     | lhs != rhs  

index: 7.5 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_mem_wb 	= ((mem_wb_rd!={GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en && (id_ex_mem_wr_en || id_ex_mem_rd_en)) && (mem_wb_rd == id_ex_rs1) && (id_ex_rd != id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(ex_mem_rd != id_ex_rs1)
 <--14--->    <--15--->

index     | hit   | <14>  <15>  
-------------------------------- '!='
7.5.1     | 1     | lhs == rhs  
7.5.2     | 1     | lhs != rhs  

index: 8.1 grade: 80.00% (4/5/1) line: 154 source: assign addr_temp = (ld_valid_o |sd_valid_o) ? (oper1 + oper2) : {DATA_WIDTH{1'b0}} ;

(ld_valid_o | sd_valid_o) ? (oper1 + oper2) : {DATA_WIDTH{1'b0}}
 <---1---->   <---2---->    <------3------>   <-------4-------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
8.1.1     | CONST | 1    | 0   0   -   1   
8.1.2     | 1     | 1    | -   1   1   -   
8.1.3     | 1     | 1    | 1   -   1   -   
8.1.4     | 1     | 0    | 0   0   -   0   
8.1.5     | 0     | 0    | -   1   0   -   
8.1.6     | 1     | 0    | 1   -   0   -   


Instance name: riscv_top.load_hazard_ctrl_inst
Type name: load_hazard_ctrl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_hazard_detect.sv
Number of covered expressions: 22 of 24
Number of uncovered expressions: 2 of 24
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 80.00% (4/5)  | 40     | (((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2))) ? 1'b1 : 1'b0 
1.2    | 100.00% (2/2) | 40     | (id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})               
1.3    | 100.00% (2/2) | 40     | (id_ex_rd == if_id_rs1)                            
1.4    | 100.00% (2/2) | 40     | (id_ex_rd == if_id_rs2)                            
2.1    | 100.00% (2/2) | 45     | ! ld_hz_ctrl_rst                                   
3.1    | 80.00% (4/5)  | 51     | ((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)) 
3.2    | 100.00% (2/2) | 51     | (id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})               
3.3    | 100.00% (2/2) | 51     | (id_ex_rd == if_id_rs1)                            
3.4    | 100.00% (2/2) | 51     | (id_ex_rd == if_id_rs2)                            

index: 1.1 grade: 80.00% (4/5) line: 40 source: assign stall_en = (((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) ? 1'b1 : 1'b0;

(((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2))) ? 1'b1 : 1'b0
  <----------------1----------------->    <------2------>      <----------3---------->    <----------4---------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
1.1.1     | 0     | 1    | 1   1   -   1   
1.1.2     | 1     | 1    | 1   1   1   -   
1.1.3     | 1     | 0    | -   -   0   0   
1.1.4     | 1     | 0    | -   0   -   -   
1.1.5     | 1     | 0    | 0   -   -   -   

index: 1.2 grade: 100.00% (2/2) line: 40 source: assign stall_en = (((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) ? 1'b1 : 1'b0;

(id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})
 <--7--->    <---------8---------->

index     | hit   | <7>   <8>   
-------------------------------- '!='
1.2.1     | 1     | lhs == rhs  
1.2.2     | 1     | lhs != rhs  

index: 1.3 grade: 100.00% (2/2) line: 40 source: assign stall_en = (((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) ? 1'b1 : 1'b0;

(id_ex_rd == if_id_rs1)
 <--9--->    <--10--->

index     | hit   | <9>   <10>  
-------------------------------- '=='
1.3.1     | 1     | lhs == rhs  
1.3.2     | 1     | lhs != rhs  

index: 1.4 grade: 100.00% (2/2) line: 40 source: assign stall_en = (((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) ? 1'b1 : 1'b0;

(id_ex_rd == if_id_rs2)
 <--11-->    <--12--->

index     | hit   | <11>  <12>  
-------------------------------- '=='
1.4.1     | 1     | lhs == rhs  
1.4.2     | 1     | lhs != rhs  

index: 2.1 grade: 100.00% (2/2) line: 45 source: if(!ld_hz_ctrl_rst)

! ld_hz_ctrl_rst
  <-----1------>

index     | hit   | <1> 
------------------------ '!'
2.1.1     | 1     | 1   
2.1.2     | 1     | 0   

index: 3.1 grade: 80.00% (4/5) line: 51 source: if((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))

((id_ex_rd != {GPR_ADDR_WIDTH{1'b0}}) && id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2))
 <----------------1----------------->    <------2------>      <----------3---------->    <----------4---------->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
3.1.1     | 0     | 1    | 1   1   -   1   
3.1.2     | 1     | 1    | 1   1   1   -   
3.1.3     | 1     | 0    | -   -   0   0   
3.1.4     | 1     | 0    | -   0   -   -   
3.1.5     | 1     | 0    | 0   -   -   -   

index: 3.2 grade: 100.00% (2/2) line: 51 source: if((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))

(id_ex_rd != {GPR_ADDR_WIDTH{1'b0}})
 <--5--->    <---------6---------->

index     | hit   | <5>   <6>   
-------------------------------- '!='
3.2.1     | 1     | lhs == rhs  
3.2.2     | 1     | lhs != rhs  

index: 3.3 grade: 100.00% (2/2) line: 51 source: if((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))

(id_ex_rd == if_id_rs1)
 <--7--->    <---8--->

index     | hit   | <7>   <8>   
-------------------------------- '=='
3.3.1     | 1     | lhs == rhs  
3.3.2     | 1     | lhs != rhs  

index: 3.4 grade: 100.00% (2/2) line: 51 source: if((id_ex_rd!={GPR_ADDR_WIDTH{1'b0}}) && (id_ex_mem_rd_en) && ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))

(id_ex_rd == if_id_rs2)
 <--9--->    <--10--->

index     | hit   | <9>   <10>  
-------------------------------- '=='
3.4.1     | 1     | lhs == rhs  
3.4.2     | 1     | lhs != rhs  


Instance name: riscv_top.forwarding_inst
Type name: forwarding
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/forwarding_unit.sv
Number of covered expressions: 70 of 70
Number of uncovered expressions: 0 of 70
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (2/2) | 60     | ! fwd_rst                                          
2.1    | 100.00% (2/2) | 82     | ! stall_pipeline                                   
3.1    | 100.00% (4/4) | 99     | ((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)) && (ex_mem_rd == id_ex_rs1) 
3.2    | 100.00% (2/2) | 99     | (ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})              
3.3    | 100.00% (2/2) | 99     | (ex_mem_reg_wr_en == 1'b1)                         
3.4    | 100.00% (2/2) | 99     | (ex_mem_rd == id_ex_rs1)                           
4.1    | 100.00% (5/5) | 100    | (((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)) && (mem_wb_rd == id_ex_rs1)) && (ex_mem_rd != id_ex_rs1) 
4.2    | 100.00% (2/2) | 100    | (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})              
4.3    | 100.00% (2/2) | 100    | (mem_wb_reg_wr_en == 1'b1)                         
4.4    | 100.00% (2/2) | 100    | (mem_wb_rd == id_ex_rs1)                           
4.5    | 100.00% (2/2) | 100    | (ex_mem_rd != id_ex_rs1)                           
5.1    | 100.00% (4/4) | 101    | ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en == 1'b1)) && (wb_rd == id_ex_rs1) 
5.2    | 100.00% (2/2) | 101    | (wb_rd != {GPR_ADDR_WIDTH{1'b0}})                  
5.3    | 100.00% (2/2) | 101    | (wb_reg_wr_en == 1'b1)                             
5.4    | 100.00% (2/2) | 101    | (wb_rd == id_ex_rs1)                               
6.1    | 100.00% (4/4) | 103    | ((ex_mem_reg_wr_en == 1'b1) && (ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})) && (ex_mem_rd == id_ex_rs2) 
6.2    | 100.00% (2/2) | 103    | (ex_mem_reg_wr_en == 1'b1)                         
6.3    | 100.00% (2/2) | 103    | (ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})              
6.4    | 100.00% (2/2) | 103    | (ex_mem_rd == id_ex_rs2)                           
7.1    | 100.00% (5/5) | 104    | (((mem_wb_reg_wr_en == 1'b1) && (ex_mem_rd != id_ex_rs2)) && (mem_wb_rd == id_ex_rs2)) && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) 
7.2    | 100.00% (2/2) | 104    | (mem_wb_reg_wr_en == 1'b1)                         
7.3    | 100.00% (2/2) | 104    | (ex_mem_rd != id_ex_rs2)                           
7.4    | 100.00% (2/2) | 104    | (mem_wb_rd == id_ex_rs2)                           
7.5    | 100.00% (2/2) | 104    | (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})              
8.1    | 100.00% (4/4) | 105    | ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en == 1'b1)) && (wb_rd == id_ex_rs2) 
8.2    | 100.00% (2/2) | 105    | (wb_rd != {GPR_ADDR_WIDTH{1'b0}})                  
8.3    | 100.00% (2/2) | 105    | (wb_reg_wr_en == 1'b1)                             
8.4    | 100.00% (2/2) | 105    | (wb_rd == id_ex_rs2)                               

index: 1.1 grade: 100.00% (2/2) line: 60 source: if(!fwd_rst)

! fwd_rst
  <--1-->

index     | hit   | <1> 
------------------------ '!'
1.1.1     | 1     | 1   
1.1.2     | 1     | 0   

index: 2.1 grade: 100.00% (2/2) line: 82 source: if(!stall_pipeline)

! stall_pipeline
  <-----1------>

index     | hit   | <1> 
------------------------ '!'
2.1.1     | 1     | 1   
2.1.2     | 1     | 0   

index: 3.1 grade: 100.00% (4/4) line: 99 source: assign rs1_fwd_ex_mem =	((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)        && (ex_mem_rd == id_ex_rs1));

((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)) && (ex_mem_rd == id_ex_rs1)
 <-----------------1----------------->    <-----------2------------>     <----------3----------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
3.1.1     | 1     | 0   -   -   
3.1.2     | 1     | -   0   -   
3.1.3     | 1     | -   -   0   
3.1.4     | 1     | 1   1   1   

index: 3.2 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_ex_mem =	((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)        && (ex_mem_rd == id_ex_rs1));

(ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})
 <---4--->    <---------5---------->

index     | hit   | <4>   <5>   
-------------------------------- '!='
3.2.1     | 1     | lhs == rhs  
3.2.2     | 1     | lhs != rhs  

index: 3.3 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_ex_mem =	((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)        && (ex_mem_rd == id_ex_rs1));

(ex_mem_reg_wr_en == 1'b1)
 <------6------->    <7->

index     | hit   | <6>   <7>   
-------------------------------- '=='
3.3.1     | 1     | lhs == rhs  
3.3.2     | 1     | lhs != rhs  

index: 3.4 grade: 100.00% (2/2) line: 99 source: assign rs1_fwd_ex_mem =	((ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_reg_wr_en == 1'b1)        && (ex_mem_rd == id_ex_rs1));

(ex_mem_rd == id_ex_rs1)
 <---8--->    <---9--->

index     | hit   | <8>   <9>   
-------------------------------- '=='
3.4.1     | 1     | lhs == rhs  
3.4.2     | 1     | lhs != rhs  

index: 4.1 grade: 100.00% (5/5) line: 100 source: assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)) && (mem_wb_rd == id_ex_rs1)) && (ex_mem_rd != id_ex_rs1)
  <-----------------1----------------->    <-----------2------------>     <----------3----------->     <----------4----------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '&&'
4.1.1     | 1     | 0   -   -   -   
4.1.2     | 1     | -   0   -   -   
4.1.3     | 1     | -   -   0   -   
4.1.4     | 1     | -   -   -   0   
4.1.5     | 1     | 1   1   1   1   

index: 4.2 grade: 100.00% (2/2) line: 100 source: assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})
 <---5--->    <---------6---------->

index     | hit   | <5>   <6>   
-------------------------------- '!='
4.2.1     | 1     | lhs == rhs  
4.2.2     | 1     | lhs != rhs  

index: 4.3 grade: 100.00% (2/2) line: 100 source: assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(mem_wb_reg_wr_en == 1'b1)
 <------7------->    <8->

index     | hit   | <7>   <8>   
-------------------------------- '=='
4.3.1     | 1     | lhs == rhs  
4.3.2     | 1     | lhs != rhs  

index: 4.4 grade: 100.00% (2/2) line: 100 source: assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(mem_wb_rd == id_ex_rs1)
 <---9--->    <--10--->

index     | hit   | <9>   <10>  
-------------------------------- '=='
4.4.1     | 1     | lhs == rhs  
4.4.2     | 1     | lhs != rhs  

index: 4.5 grade: 100.00% (2/2) line: 100 source: assign rs1_fwd_mem_wb = ((mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (mem_wb_reg_wr_en == 1'b1)        && (mem_wb_rd == id_ex_rs1) && (ex_mem_rd != id_ex_rs1));

(ex_mem_rd != id_ex_rs1)
 <--11--->    <--12--->

index     | hit   | <11>  <12>  
-------------------------------- '!='
4.5.1     | 1     | lhs == rhs  
4.5.2     | 1     | lhs != rhs  

index: 5.1 grade: 100.00% (4/4) line: 101 source: assign rs1_fwd_wb     = ((wb_rd     != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	    ==	1'b1)       && (wb_rd     == id_ex_rs1));

((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en == 1'b1)) && (wb_rd == id_ex_rs1)
 <---------------1--------------->    <---------2---------->     <--------3--------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.1     | 1     | 0   -   -   
5.1.2     | 1     | -   0   -   
5.1.3     | 1     | -   -   0   
5.1.4     | 1     | 1   1   1   

index: 5.2 grade: 100.00% (2/2) line: 101 source: assign rs1_fwd_wb     = ((wb_rd     != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	    ==	1'b1)       && (wb_rd     == id_ex_rs1));

(wb_rd != {GPR_ADDR_WIDTH{1'b0}})
 <-4->    <---------5---------->

index     | hit   | <4>   <5>   
-------------------------------- '!='
5.2.1     | 1     | lhs == rhs  
5.2.2     | 1     | lhs != rhs  

index: 5.3 grade: 100.00% (2/2) line: 101 source: assign rs1_fwd_wb     = ((wb_rd     != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	    ==	1'b1)       && (wb_rd     == id_ex_rs1));

(wb_reg_wr_en == 1'b1)
 <----6----->    <7->

index     | hit   | <6>   <7>   
-------------------------------- '=='
5.3.1     | 1     | lhs == rhs  
5.3.2     | 1     | lhs != rhs  

index: 5.4 grade: 100.00% (2/2) line: 101 source: assign rs1_fwd_wb     = ((wb_rd     != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	    ==	1'b1)       && (wb_rd     == id_ex_rs1));

(wb_rd == id_ex_rs1)
 <-8->    <---9--->

index     | hit   | <8>   <9>   
-------------------------------- '=='
5.4.1     | 1     | lhs == rhs  
5.4.2     | 1     | lhs != rhs  

index: 6.1 grade: 100.00% (4/4) line: 103 source: assign rs2_fwd_ex_mem = ((ex_mem_reg_wr_en == 1'b1       ) && (ex_mem_rd    != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_rd == id_ex_rs2));

((ex_mem_reg_wr_en == 1'b1) && (ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})) && (ex_mem_rd == id_ex_rs2)
 <-----------1------------>    <-----------------2----------------->     <----------3----------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.1     | 1     | 0   -   -   
6.1.2     | 1     | -   0   -   
6.1.3     | 1     | -   -   0   
6.1.4     | 1     | 1   1   1   

index: 6.2 grade: 100.00% (2/2) line: 103 source: assign rs2_fwd_ex_mem = ((ex_mem_reg_wr_en == 1'b1       ) && (ex_mem_rd    != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_rd == id_ex_rs2));

(ex_mem_reg_wr_en == 1'b1)
 <------4------->    <5->

index     | hit   | <4>   <5>   
-------------------------------- '=='
6.2.1     | 1     | lhs == rhs  
6.2.2     | 1     | lhs != rhs  

index: 6.3 grade: 100.00% (2/2) line: 103 source: assign rs2_fwd_ex_mem = ((ex_mem_reg_wr_en == 1'b1       ) && (ex_mem_rd    != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_rd == id_ex_rs2));

(ex_mem_rd != {GPR_ADDR_WIDTH{1'b0}})
 <---6--->    <---------7---------->

index     | hit   | <6>   <7>   
-------------------------------- '!='
6.3.1     | 1     | lhs == rhs  
6.3.2     | 1     | lhs != rhs  

index: 6.4 grade: 100.00% (2/2) line: 103 source: assign rs2_fwd_ex_mem = ((ex_mem_reg_wr_en == 1'b1       ) && (ex_mem_rd    != {GPR_ADDR_WIDTH{1'b0}}) && (ex_mem_rd == id_ex_rs2));

(ex_mem_rd == id_ex_rs2)
 <---8--->    <---9--->

index     | hit   | <8>   <9>   
-------------------------------- '=='
6.4.1     | 1     | lhs == rhs  
6.4.2     | 1     | lhs != rhs  

index: 7.1 grade: 100.00% (5/5) line: 104 source: assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}));

(((mem_wb_reg_wr_en == 1'b1) && (ex_mem_rd != id_ex_rs2)) && (mem_wb_rd == id_ex_rs2)) && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})
  <-----------1------------>    <----------2----------->     <----------3----------->     <-----------------4----------------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '&&'
7.1.1     | 1     | 0   -   -   -   
7.1.2     | 1     | -   0   -   -   
7.1.3     | 1     | -   -   0   -   
7.1.4     | 1     | -   -   -   0   
7.1.5     | 1     | 1   1   1   1   

index: 7.2 grade: 100.00% (2/2) line: 104 source: assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}));

(mem_wb_reg_wr_en == 1'b1)
 <------5------->    <6->

index     | hit   | <5>   <6>   
-------------------------------- '=='
7.2.1     | 1     | lhs == rhs  
7.2.2     | 1     | lhs != rhs  

index: 7.3 grade: 100.00% (2/2) line: 104 source: assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}));

(ex_mem_rd != id_ex_rs2)
 <---7--->    <---8--->

index     | hit   | <7>   <8>   
-------------------------------- '!='
7.3.1     | 1     | lhs == rhs  
7.3.2     | 1     | lhs != rhs  

index: 7.4 grade: 100.00% (2/2) line: 104 source: assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}));

(mem_wb_rd == id_ex_rs2)
 <---9--->    <--10--->

index     | hit   | <9>   <10>  
-------------------------------- '=='
7.4.1     | 1     | lhs == rhs  
7.4.2     | 1     | lhs != rhs  

index: 7.5 grade: 100.00% (2/2) line: 104 source: assign rs2_fwd_mem_wb = ((mem_wb_reg_wr_en == 1'b1       ) && (ex_mem_rd    != id_ex_rs2)              && (mem_wb_rd == id_ex_rs2)  && (mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}}));

(mem_wb_rd != {GPR_ADDR_WIDTH{1'b0}})
 <--11--->    <---------12--------->

index     | hit   | <11>  <12>  
-------------------------------- '!='
7.5.1     | 1     | lhs == rhs  
7.5.2     | 1     | lhs != rhs  

index: 8.1 grade: 100.00% (4/4) line: 105 source: assign rs2_fwd_wb     = ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	==	1'b1)                  && (wb_rd     == id_ex_rs2));

((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en == 1'b1)) && (wb_rd == id_ex_rs2)
 <---------------1--------------->    <---------2---------->     <--------3--------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
8.1.1     | 1     | 0   -   -   
8.1.2     | 1     | -   0   -   
8.1.3     | 1     | -   -   0   
8.1.4     | 1     | 1   1   1   

index: 8.2 grade: 100.00% (2/2) line: 105 source: assign rs2_fwd_wb     = ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	==	1'b1)                  && (wb_rd     == id_ex_rs2));

(wb_rd != {GPR_ADDR_WIDTH{1'b0}})
 <-4->    <---------5---------->

index     | hit   | <4>   <5>   
-------------------------------- '!='
8.2.1     | 1     | lhs == rhs  
8.2.2     | 1     | lhs != rhs  

index: 8.3 grade: 100.00% (2/2) line: 105 source: assign rs2_fwd_wb     = ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	==	1'b1)                  && (wb_rd     == id_ex_rs2));

(wb_reg_wr_en == 1'b1)
 <----6----->    <7->

index     | hit   | <6>   <7>   
-------------------------------- '=='
8.3.1     | 1     | lhs == rhs  
8.3.2     | 1     | lhs != rhs  

index: 8.4 grade: 100.00% (2/2) line: 105 source: assign rs2_fwd_wb     = ((wb_rd != {GPR_ADDR_WIDTH{1'b0}}) && (wb_reg_wr_en	==	1'b1)                  && (wb_rd     == id_ex_rs2));

(wb_rd == id_ex_rs2)
 <-8->    <---9--->

index     | hit   | <8>   <9>   
-------------------------------- '=='
8.4.1     | 1     | lhs == rhs  
8.4.2     | 1     | lhs != rhs  


Instance name: riscv_top.store_data_inst
Type name: store_data
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered expressions: 2 of 2
Number of uncovered expressions: 0 of 2
Number of excluded expressions: 0
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (2/2) | 682    | ! risc_rst                                         

index: 1.1 grade: 100.00% (2/2) line: 682 source: if(!risc_rst )

! risc_rst
  <--1--->

index     | hit   | <1> 
------------------------ '!'
1.1.1     | 1     | 1   
1.1.2     | 1     | 0   


Covered+Uncovered+Excluded+UNR Toggle Detail Report, Instance Based
===================================================================

Instance name: riscv_top
Type name: riscv_top
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered signal bits: 984 of 1023
Number of uncovered signal bits: 39 of 1023
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 1023
Number of signal bits partially toggled(fall): 0 of 1023

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          risc_clk                  
1          1          1          risc_rst                  
1          1          1          instruction[15]           
1          1          1          instruction[14]           
1          1          1          instruction[13]           
1          1          1          instruction[12]           
1          1          1          instruction[11]           
1          1          1          instruction[10]           
1          1          1          instruction[9]            
1          1          1          instruction[8]            
1          1          1          instruction[7]            
1          1          1          instruction[6]            
1          1          1          instruction[5]            
1          1          1          instruction[4]            
1          1          1          instruction[3]            
1          1          1          instruction[2]            
1          1          1          instruction[1]            
1          1          1          instruction[0]            
1          1          1          data_mem_read_data_i[31]  
1          1          1          data_mem_read_data_i[30]  
1          1          1          data_mem_read_data_i[29]  
1          1          1          data_mem_read_data_i[28]  
1          1          1          data_mem_read_data_i[27]  
1          1          1          data_mem_read_data_i[26]  
1          1          1          data_mem_read_data_i[25]  
1          1          1          data_mem_read_data_i[24]  
1          1          1          data_mem_read_data_i[23]  
1          1          1          data_mem_read_data_i[22]  
1          1          1          data_mem_read_data_i[21]  
1          1          1          data_mem_read_data_i[20]  
1          1          1          data_mem_read_data_i[19]  
1          1          1          data_mem_read_data_i[18]  
1          1          1          data_mem_read_data_i[17]  
1          1          1          data_mem_read_data_i[16]  
1          1          1          data_mem_read_data_i[15]  
1          1          1          data_mem_read_data_i[14]  
1          1          1          data_mem_read_data_i[13]  
1          1          1          data_mem_read_data_i[12]  
1          1          1          data_mem_read_data_i[11]  
1          1          1          data_mem_read_data_i[10]  
1          1          1          data_mem_read_data_i[9]   
1          1          1          data_mem_read_data_i[8]   
1          1          1          data_mem_read_data_i[7]   
1          1          1          data_mem_read_data_i[6]   
1          1          1          data_mem_read_data_i[5]   
1          1          1          data_mem_read_data_i[4]   
1          1          1          data_mem_read_data_i[3]   
1          1          1          data_mem_read_data_i[2]   
1          1          1          data_mem_read_data_i[1]   
1          1          1          data_mem_read_data_i[0]   
1          1          1          data_mem_write_en_o       
1          1          1          data_mem_write_data_o[31] 
1          1          1          data_mem_write_data_o[30] 
1          1          1          data_mem_write_data_o[29] 
1          1          1          data_mem_write_data_o[28] 
1          1          1          data_mem_write_data_o[27] 
1          1          1          data_mem_write_data_o[26] 
1          1          1          data_mem_write_data_o[25] 
1          1          1          data_mem_write_data_o[24] 
1          1          1          data_mem_write_data_o[23] 
1          1          1          data_mem_write_data_o[22] 
1          1          1          data_mem_write_data_o[21] 
1          1          1          data_mem_write_data_o[20] 
1          1          1          data_mem_write_data_o[19] 
1          1          1          data_mem_write_data_o[18] 
1          1          1          data_mem_write_data_o[17] 
1          1          1          data_mem_write_data_o[16] 
1          1          1          data_mem_write_data_o[15] 
1          1          1          data_mem_write_data_o[14] 
1          1          1          data_mem_write_data_o[13] 
1          1          1          data_mem_write_data_o[12] 
1          1          1          data_mem_write_data_o[11] 
1          1          1          data_mem_write_data_o[10] 
1          1          1          data_mem_write_data_o[9]  
1          1          1          data_mem_write_data_o[8]  
1          1          1          data_mem_write_data_o[7]  
1          1          1          data_mem_write_data_o[6]  
1          1          1          data_mem_write_data_o[5]  
1          1          1          data_mem_write_data_o[4]  
1          1          1          data_mem_write_data_o[3]  
1          1          1          data_mem_write_data_o[2]  
1          1          1          data_mem_write_data_o[1]  
1          1          1          data_mem_write_data_o[0]  
1          1          1          data_mem_write_addr_o[31] 
1          1          1          data_mem_write_addr_o[30] 
1          1          1          data_mem_write_addr_o[29] 
1          1          1          data_mem_write_addr_o[28] 
1          1          1          data_mem_write_addr_o[27] 
1          1          1          data_mem_write_addr_o[26] 
1          1          1          data_mem_write_addr_o[25] 
1          1          1          data_mem_write_addr_o[24] 
1          1          1          data_mem_write_addr_o[23] 
1          1          1          data_mem_write_addr_o[22] 
1          1          1          data_mem_write_addr_o[21] 
1          1          1          data_mem_write_addr_o[20] 
1          1          1          data_mem_write_addr_o[19] 
1          1          1          data_mem_write_addr_o[18] 
1          1          1          data_mem_write_addr_o[17] 
1          1          1          data_mem_write_addr_o[16] 
1          1          1          data_mem_write_addr_o[15] 
1          1          1          data_mem_write_addr_o[14] 
1          1          1          data_mem_write_addr_o[13] 
1          1          1          data_mem_write_addr_o[12] 
1          1          1          data_mem_write_addr_o[11] 
1          1          1          data_mem_write_addr_o[10] 
1          1          1          data_mem_write_addr_o[9]  
1          1          1          data_mem_write_addr_o[8]  
1          1          1          data_mem_write_addr_o[7]  
1          1          1          data_mem_write_addr_o[6]  
1          1          1          data_mem_write_addr_o[5]  
1          1          1          data_mem_write_addr_o[4]  
1          1          1          data_mem_write_addr_o[3]  
1          1          1          data_mem_write_addr_o[2]  
1          1          1          data_mem_write_addr_o[1]  
1          1          1          data_mem_write_addr_o[0]  
1          1          1          data_mem_read_en          
1          1          1          data_mem_read_addr[31]    
1          1          1          data_mem_read_addr[30]    
1          1          1          data_mem_read_addr[29]    
1          1          1          data_mem_read_addr[28]    
1          1          1          data_mem_read_addr[27]    
1          1          1          data_mem_read_addr[26]    
1          1          1          data_mem_read_addr[25]    
1          1          1          data_mem_read_addr[24]    
1          1          1          data_mem_read_addr[23]    
1          1          1          data_mem_read_addr[22]    
1          1          1          data_mem_read_addr[21]    
1          1          1          data_mem_read_addr[20]    
1          1          1          data_mem_read_addr[19]    
1          1          1          data_mem_read_addr[18]    
1          1          1          data_mem_read_addr[17]    
1          1          1          data_mem_read_addr[16]    
1          1          1          data_mem_read_addr[15]    
1          1          1          data_mem_read_addr[14]    
1          1          1          data_mem_read_addr[13]    
1          1          1          data_mem_read_addr[12]    
1          1          1          data_mem_read_addr[11]    
1          1          1          data_mem_read_addr[10]    
1          1          1          data_mem_read_addr[9]     
1          1          1          data_mem_read_addr[8]     
1          1          1          data_mem_read_addr[7]     
1          1          1          data_mem_read_addr[6]     
1          1          1          data_mem_read_addr[5]     
1          1          1          data_mem_read_addr[4]     
1          1          1          data_mem_read_addr[3]     
1          1          1          data_mem_read_addr[2]     
1          1          1          data_mem_read_addr[1]     
1          1          1          data_mem_read_addr[0]     
1          1          1          id_ex_mem_rd_en           
1          1          1          stall_pipeline            
1          1          1          ebreak_valid              
1          1          1          carry                     
1          1          1          zero                      
1          1          1          de_instruction_w[15]      
1          1          1          de_instruction_w[14]      
1          1          1          de_instruction_w[13]      
1          1          1          de_instruction_w[12]      
1          1          1          de_instruction_w[11]      
1          1          1          de_instruction_w[10]      
1          1          1          de_instruction_w[9]       
1          1          1          de_instruction_w[8]       
1          1          1          de_instruction_w[7]       
1          1          1          de_instruction_w[6]       
1          1          1          de_instruction_w[5]       
1          1          1          de_instruction_w[4]       
1          1          1          de_instruction_w[3]       
1          1          1          de_instruction_w[2]       
1          1          1          de_instruction_w[1]       
1          1          1          de_instruction_w[0]       
0          0          0          func3[2]                  
0          0          0          func3[1]                  
0          0          0          func3[0]                  
1          1          1          alu_ctrl[11]              
1          1          1          alu_ctrl[10]              
1          1          1          alu_ctrl[9]               
1          1          1          alu_ctrl[8]               
1          1          1          alu_ctrl[7]               
1          1          1          alu_ctrl[6]               
1          1          1          alu_ctrl[5]               
1          1          1          alu_ctrl[4]               
1          1          1          alu_ctrl[3]               
1          1          1          alu_ctrl[2]               
1          1          1          alu_ctrl[1]               
1          1          1          alu_ctrl[0]               
1          1          1          imm_val[31]               
1          1          1          imm_val[30]               
1          1          1          imm_val[29]               
1          1          1          imm_val[28]               
1          1          1          imm_val[27]               
1          1          1          imm_val[26]               
1          1          1          imm_val[25]               
1          1          1          imm_val[24]               
1          1          1          imm_val[23]               
1          1          1          imm_val[22]               
1          1          1          imm_val[21]               
1          1          1          imm_val[20]               
1          1          1          imm_val[19]               
1          1          1          imm_val[18]               
1          1          1          imm_val[17]               
1          1          1          imm_val[16]               
1          1          1          imm_val[15]               
1          1          1          imm_val[14]               
1          1          1          imm_val[13]               
1          1          1          imm_val[12]               
1          1          1          imm_val[11]               
1          1          1          imm_val[10]               
1          1          1          imm_val[9]                
1          1          1          imm_val[8]                
1          1          1          imm_val[7]                
1          1          1          imm_val[6]                
1          1          1          imm_val[5]                
1          1          1          imm_val[4]                
1          1          1          imm_val[3]                
1          1          1          imm_val[2]                
1          1          1          imm_val[1]                
1          1          1          imm_val[0]                
1          1          1          addr_gen_imm_val[31]      
1          1          1          addr_gen_imm_val[30]      
1          1          1          addr_gen_imm_val[29]      
1          1          1          addr_gen_imm_val[28]      
1          1          1          addr_gen_imm_val[27]      
1          1          1          addr_gen_imm_val[26]      
1          1          1          addr_gen_imm_val[25]      
1          1          1          addr_gen_imm_val[24]      
1          1          1          addr_gen_imm_val[23]      
1          1          1          addr_gen_imm_val[22]      
1          1          1          addr_gen_imm_val[21]      
1          1          1          addr_gen_imm_val[20]      
1          1          1          addr_gen_imm_val[19]      
1          1          1          addr_gen_imm_val[18]      
1          1          1          addr_gen_imm_val[17]      
1          1          1          addr_gen_imm_val[16]      
1          1          1          addr_gen_imm_val[15]      
1          1          1          addr_gen_imm_val[14]      
1          1          1          addr_gen_imm_val[13]      
1          1          1          addr_gen_imm_val[12]      
1          1          1          addr_gen_imm_val[11]      
1          1          1          addr_gen_imm_val[10]      
1          1          1          addr_gen_imm_val[9]       
1          1          1          addr_gen_imm_val[8]       
1          1          1          addr_gen_imm_val[7]       
1          1          1          addr_gen_imm_val[6]       
1          1          1          addr_gen_imm_val[5]       
1          1          1          addr_gen_imm_val[4]       
1          1          1          addr_gen_imm_val[3]       
1          1          1          addr_gen_imm_val[2]       
1          1          1          addr_gen_imm_val[1]       
1          1          1          addr_gen_imm_val[0]       
1          1          1          rs1[4]                    
1          1          1          rs1[3]                    
1          1          1          rs1[2]                    
1          1          1          rs1[1]                    
1          1          1          rs1[0]                    
1          1          1          rs2[4]                    
1          1          1          rs2[3]                    
1          1          1          rs2[2]                    
1          1          1          rs2[1]                    
1          1          1          rs2[0]                    
1          1          1          rd[4]                     
1          1          1          rd[3]                     
1          1          1          rd[2]                     
1          1          1          rd[1]                     
1          1          1          rd[0]                     
1          1          1          reg_wr_en                 
1          1          1          mem_rd_en                 
1          1          1          mem_wr_en                 
1          1          1          mem_to_reg_en             
0          0          0          e_break_valid_w           
1          1          1          invalid_instruction_valid_w 
1          1          1          reg_write_data[31]        
1          1          1          reg_write_data[30]        
1          1          1          reg_write_data[29]        
1          1          1          reg_write_data[28]        
1          1          1          reg_write_data[27]        
1          1          1          reg_write_data[26]        
1          1          1          reg_write_data[25]        
1          1          1          reg_write_data[24]        
1          1          1          reg_write_data[23]        
1          1          1          reg_write_data[22]        
1          1          1          reg_write_data[21]        
1          1          1          reg_write_data[20]        
1          1          1          reg_write_data[19]        
1          1          1          reg_write_data[18]        
1          1          1          reg_write_data[17]        
1          1          1          reg_write_data[16]        
1          1          1          reg_write_data[15]        
1          1          1          reg_write_data[14]        
1          1          1          reg_write_data[13]        
1          1          1          reg_write_data[12]        
1          1          1          reg_write_data[11]        
1          1          1          reg_write_data[10]        
1          1          1          reg_write_data[9]         
1          1          1          reg_write_data[8]         
1          1          1          reg_write_data[7]         
1          1          1          reg_write_data[6]         
1          1          1          reg_write_data[5]         
1          1          1          reg_write_data[4]         
1          1          1          reg_write_data[3]         
1          1          1          reg_write_data[2]         
1          1          1          reg_write_data[1]         
1          1          1          reg_write_data[0]         
1          1          1          rs1_data[31]              
1          1          1          rs1_data[30]              
1          1          1          rs1_data[29]              
1          1          1          rs1_data[28]              
1          1          1          rs1_data[27]              
1          1          1          rs1_data[26]              
1          1          1          rs1_data[25]              
1          1          1          rs1_data[24]              
1          1          1          rs1_data[23]              
1          1          1          rs1_data[22]              
1          1          1          rs1_data[21]              
1          1          1          rs1_data[20]              
1          1          1          rs1_data[19]              
1          1          1          rs1_data[18]              
1          1          1          rs1_data[17]              
1          1          1          rs1_data[16]              
1          1          1          rs1_data[15]              
1          1          1          rs1_data[14]              
1          1          1          rs1_data[13]              
1          1          1          rs1_data[12]              
1          1          1          rs1_data[11]              
1          1          1          rs1_data[10]              
1          1          1          rs1_data[9]               
1          1          1          rs1_data[8]               
1          1          1          rs1_data[7]               
1          1          1          rs1_data[6]               
1          1          1          rs1_data[5]               
1          1          1          rs1_data[4]               
1          1          1          rs1_data[3]               
1          1          1          rs1_data[2]               
1          1          1          rs1_data[1]               
1          1          1          rs1_data[0]               
0          0          0          rd_data[31]               
0          0          0          rd_data[30]               
0          0          0          rd_data[29]               
0          0          0          rd_data[28]               
0          0          0          rd_data[27]               
0          0          0          rd_data[26]               
0          0          0          rd_data[25]               
0          0          0          rd_data[24]               
0          0          0          rd_data[23]               
0          0          0          rd_data[22]               
0          0          0          rd_data[21]               
0          0          0          rd_data[20]               
0          0          0          rd_data[19]               
0          0          0          rd_data[18]               
0          0          0          rd_data[17]               
0          0          0          rd_data[16]               
0          0          0          rd_data[15]               
0          0          0          rd_data[14]               
0          0          0          rd_data[13]               
0          0          0          rd_data[12]               
0          0          0          rd_data[11]               
0          0          0          rd_data[10]               
0          0          0          rd_data[9]                
0          0          0          rd_data[8]                
0          0          0          rd_data[7]                
0          0          0          rd_data[6]                
0          0          0          rd_data[5]                
0          0          0          rd_data[4]                
0          0          0          rd_data[3]                
0          0          0          rd_data[2]                
0          0          0          rd_data[1]                
0          0          0          rd_data[0]                
1          1          1          addr_gen_rs1_data[31]     
1          1          1          addr_gen_rs1_data[30]     
1          1          1          addr_gen_rs1_data[29]     
1          1          1          addr_gen_rs1_data[28]     
1          1          1          addr_gen_rs1_data[27]     
1          1          1          addr_gen_rs1_data[26]     
1          1          1          addr_gen_rs1_data[25]     
1          1          1          addr_gen_rs1_data[24]     
1          1          1          addr_gen_rs1_data[23]     
1          1          1          addr_gen_rs1_data[22]     
1          1          1          addr_gen_rs1_data[21]     
1          1          1          addr_gen_rs1_data[20]     
1          1          1          addr_gen_rs1_data[19]     
1          1          1          addr_gen_rs1_data[18]     
1          1          1          addr_gen_rs1_data[17]     
1          1          1          addr_gen_rs1_data[16]     
1          1          1          addr_gen_rs1_data[15]     
1          1          1          addr_gen_rs1_data[14]     
1          1          1          addr_gen_rs1_data[13]     
1          1          1          addr_gen_rs1_data[12]     
1          1          1          addr_gen_rs1_data[11]     
1          1          1          addr_gen_rs1_data[10]     
1          1          1          addr_gen_rs1_data[9]      
1          1          1          addr_gen_rs1_data[8]      
1          1          1          addr_gen_rs1_data[7]      
1          1          1          addr_gen_rs1_data[6]      
1          1          1          addr_gen_rs1_data[5]      
1          1          1          addr_gen_rs1_data[4]      
1          1          1          addr_gen_rs1_data[3]      
1          1          1          addr_gen_rs1_data[2]      
1          1          1          addr_gen_rs1_data[1]      
1          1          1          addr_gen_rs1_data[0]      
1          1          1          rs2_data[31]              
1          1          1          rs2_data[30]              
1          1          1          rs2_data[29]              
1          1          1          rs2_data[28]              
1          1          1          rs2_data[27]              
1          1          1          rs2_data[26]              
1          1          1          rs2_data[25]              
1          1          1          rs2_data[24]              
1          1          1          rs2_data[23]              
1          1          1          rs2_data[22]              
1          1          1          rs2_data[21]              
1          1          1          rs2_data[20]              
1          1          1          rs2_data[19]              
1          1          1          rs2_data[18]              
1          1          1          rs2_data[17]              
1          1          1          rs2_data[16]              
1          1          1          rs2_data[15]              
1          1          1          rs2_data[14]              
1          1          1          rs2_data[13]              
1          1          1          rs2_data[12]              
1          1          1          rs2_data[11]              
1          1          1          rs2_data[10]              
1          1          1          rs2_data[9]               
1          1          1          rs2_data[8]               
1          1          1          rs2_data[7]               
1          1          1          rs2_data[6]               
1          1          1          rs2_data[5]               
1          1          1          rs2_data[4]               
1          1          1          rs2_data[3]               
1          1          1          rs2_data[2]               
1          1          1          rs2_data[1]               
1          1          1          rs2_data[0]               
1          1          1          target_addr_rs2_data[31]  
1          1          1          target_addr_rs2_data[30]  
1          1          1          target_addr_rs2_data[29]  
1          1          1          target_addr_rs2_data[28]  
1          1          1          target_addr_rs2_data[27]  
1          1          1          target_addr_rs2_data[26]  
1          1          1          target_addr_rs2_data[25]  
1          1          1          target_addr_rs2_data[24]  
1          1          1          target_addr_rs2_data[23]  
1          1          1          target_addr_rs2_data[22]  
1          1          1          target_addr_rs2_data[21]  
1          1          1          target_addr_rs2_data[20]  
1          1          1          target_addr_rs2_data[19]  
1          1          1          target_addr_rs2_data[18]  
1          1          1          target_addr_rs2_data[17]  
1          1          1          target_addr_rs2_data[16]  
1          1          1          target_addr_rs2_data[15]  
1          1          1          target_addr_rs2_data[14]  
1          1          1          target_addr_rs2_data[13]  
1          1          1          target_addr_rs2_data[12]  
1          1          1          target_addr_rs2_data[11]  
1          1          1          target_addr_rs2_data[10]  
1          1          1          target_addr_rs2_data[9]   
1          1          1          target_addr_rs2_data[8]   
1          1          1          target_addr_rs2_data[7]   
1          1          1          target_addr_rs2_data[6]   
1          1          1          target_addr_rs2_data[5]   
1          1          1          target_addr_rs2_data[4]   
1          1          1          target_addr_rs2_data[3]   
1          1          1          target_addr_rs2_data[2]   
1          1          1          target_addr_rs2_data[1]   
1          1          1          target_addr_rs2_data[0]   
1          1          1          alu_data_in_1[31]         
1          1          1          alu_data_in_1[30]         
1          1          1          alu_data_in_1[29]         
1          1          1          alu_data_in_1[28]         
1          1          1          alu_data_in_1[27]         
1          1          1          alu_data_in_1[26]         
1          1          1          alu_data_in_1[25]         
1          1          1          alu_data_in_1[24]         
1          1          1          alu_data_in_1[23]         
1          1          1          alu_data_in_1[22]         
1          1          1          alu_data_in_1[21]         
1          1          1          alu_data_in_1[20]         
1          1          1          alu_data_in_1[19]         
1          1          1          alu_data_in_1[18]         
1          1          1          alu_data_in_1[17]         
1          1          1          alu_data_in_1[16]         
1          1          1          alu_data_in_1[15]         
1          1          1          alu_data_in_1[14]         
1          1          1          alu_data_in_1[13]         
1          1          1          alu_data_in_1[12]         
1          1          1          alu_data_in_1[11]         
1          1          1          alu_data_in_1[10]         
1          1          1          alu_data_in_1[9]          
1          1          1          alu_data_in_1[8]          
1          1          1          alu_data_in_1[7]          
1          1          1          alu_data_in_1[6]          
1          1          1          alu_data_in_1[5]          
1          1          1          alu_data_in_1[4]          
1          1          1          alu_data_in_1[3]          
1          1          1          alu_data_in_1[2]          
1          1          1          alu_data_in_1[1]          
1          1          1          alu_data_in_1[0]          
1          1          1          alu_data_in_2[31]         
1          1          1          alu_data_in_2[30]         
1          1          1          alu_data_in_2[29]         
1          1          1          alu_data_in_2[28]         
1          1          1          alu_data_in_2[27]         
1          1          1          alu_data_in_2[26]         
1          1          1          alu_data_in_2[25]         
1          1          1          alu_data_in_2[24]         
1          1          1          alu_data_in_2[23]         
1          1          1          alu_data_in_2[22]         
1          1          1          alu_data_in_2[21]         
1          1          1          alu_data_in_2[20]         
1          1          1          alu_data_in_2[19]         
1          1          1          alu_data_in_2[18]         
1          1          1          alu_data_in_2[17]         
1          1          1          alu_data_in_2[16]         
1          1          1          alu_data_in_2[15]         
1          1          1          alu_data_in_2[14]         
1          1          1          alu_data_in_2[13]         
1          1          1          alu_data_in_2[12]         
1          1          1          alu_data_in_2[11]         
1          1          1          alu_data_in_2[10]         
1          1          1          alu_data_in_2[9]          
1          1          1          alu_data_in_2[8]          
1          1          1          alu_data_in_2[7]          
1          1          1          alu_data_in_2[6]          
1          1          1          alu_data_in_2[5]          
1          1          1          alu_data_in_2[4]          
1          1          1          alu_data_in_2[3]          
1          1          1          alu_data_in_2[2]          
1          1          1          alu_data_in_2[1]          
1          1          1          alu_data_in_2[0]          
1          1          1          alu_out[31]               
1          1          1          alu_out[30]               
1          1          1          alu_out[29]               
1          1          1          alu_out[28]               
1          1          1          alu_out[27]               
1          1          1          alu_out[26]               
1          1          1          alu_out[25]               
1          1          1          alu_out[24]               
1          1          1          alu_out[23]               
1          1          1          alu_out[22]               
1          1          1          alu_out[21]               
1          1          1          alu_out[20]               
1          1          1          alu_out[19]               
1          1          1          alu_out[18]               
1          1          1          alu_out[17]               
1          1          1          alu_out[16]               
1          1          1          alu_out[15]               
1          1          1          alu_out[14]               
1          1          1          alu_out[13]               
1          1          1          alu_out[12]               
1          1          1          alu_out[11]               
1          1          1          alu_out[10]               
1          1          1          alu_out[9]                
1          1          1          alu_out[8]                
1          1          1          alu_out[7]                
1          1          1          alu_out[6]                
1          1          1          alu_out[5]                
1          1          1          alu_out[4]                
1          1          1          alu_out[3]                
1          1          1          alu_out[2]                
1          1          1          alu_out[1]                
1          1          1          alu_out[0]                
1          1          1          addr_alu_out[31]          
1          1          1          addr_alu_out[30]          
1          1          1          addr_alu_out[29]          
1          1          1          addr_alu_out[28]          
1          1          1          addr_alu_out[27]          
1          1          1          addr_alu_out[26]          
1          1          1          addr_alu_out[25]          
1          1          1          addr_alu_out[24]          
1          1          1          addr_alu_out[23]          
1          1          1          addr_alu_out[22]          
1          1          1          addr_alu_out[21]          
1          1          1          addr_alu_out[20]          
1          1          1          addr_alu_out[19]          
1          1          1          addr_alu_out[18]          
1          1          1          addr_alu_out[17]          
1          1          1          addr_alu_out[16]          
1          1          1          addr_alu_out[15]          
1          1          1          addr_alu_out[14]          
1          1          1          addr_alu_out[13]          
1          1          1          addr_alu_out[12]          
1          1          1          addr_alu_out[11]          
1          1          1          addr_alu_out[10]          
1          1          1          addr_alu_out[9]           
1          1          1          addr_alu_out[8]           
1          1          1          addr_alu_out[7]           
1          1          1          addr_alu_out[6]           
1          1          1          addr_alu_out[5]           
1          1          1          addr_alu_out[4]           
1          1          1          addr_alu_out[3]           
1          1          1          addr_alu_out[2]           
1          1          1          addr_alu_out[1]           
1          1          1          addr_alu_out[0]           
1          1          1          stall_en                  
1          1          1          id_ex_rd[4]               
1          1          1          id_ex_rd[3]               
1          1          1          id_ex_rd[2]               
1          1          1          id_ex_rd[1]               
1          1          1          id_ex_rd[0]               
1          1          1          ex_mem_rd[4]              
1          1          1          ex_mem_rd[3]              
1          1          1          ex_mem_rd[2]              
1          1          1          ex_mem_rd[1]              
1          1          1          ex_mem_rd[0]              
1          1          1          mem_wb_rd[4]              
1          1          1          mem_wb_rd[3]              
1          1          1          mem_wb_rd[2]              
1          1          1          mem_wb_rd[1]              
1          1          1          mem_wb_rd[0]              
1          1          1          id_ex_reg_wr_en           
1          1          1          ex_mem_reg_wr_en          
1          1          1          mem_wb_reg_wr_en          
1          1          1          ex_mem_mem_rd_en          
1          1          1          mem_wb_mem_rd_en          
1          1          1          id_ex_mem_wr_en           
1          1          1          ex_mem_mem_wr_en          
0          0          0          mem_wb_mem_wr_en          
1          1          1          id_ex_mem_to_reg_en       
1          1          1          ex_mem_mem_to_reg_en      
1          1          1          mem_wb_mem_to_reg_en      
1          1          1          mem_to_reg_en_w           
1          1          1          forward_a[1]              
1          1          1          forward_a[0]              
1          1          1          forward_b[1]              
1          1          1          forward_b[0]              
1          1          1          reg_write_data_1[31]      
1          1          1          reg_write_data_1[30]      
1          1          1          reg_write_data_1[29]      
1          1          1          reg_write_data_1[28]      
1          1          1          reg_write_data_1[27]      
1          1          1          reg_write_data_1[26]      
1          1          1          reg_write_data_1[25]      
1          1          1          reg_write_data_1[24]      
1          1          1          reg_write_data_1[23]      
1          1          1          reg_write_data_1[22]      
1          1          1          reg_write_data_1[21]      
1          1          1          reg_write_data_1[20]      
1          1          1          reg_write_data_1[19]      
1          1          1          reg_write_data_1[18]      
1          1          1          reg_write_data_1[17]      
1          1          1          reg_write_data_1[16]      
1          1          1          reg_write_data_1[15]      
1          1          1          reg_write_data_1[14]      
1          1          1          reg_write_data_1[13]      
1          1          1          reg_write_data_1[12]      
1          1          1          reg_write_data_1[11]      
1          1          1          reg_write_data_1[10]      
1          1          1          reg_write_data_1[9]       
1          1          1          reg_write_data_1[8]       
1          1          1          reg_write_data_1[7]       
1          1          1          reg_write_data_1[6]       
1          1          1          reg_write_data_1[5]       
1          1          1          reg_write_data_1[4]       
1          1          1          reg_write_data_1[3]       
1          1          1          reg_write_data_1[2]       
1          1          1          reg_write_data_1[1]       
1          1          1          reg_write_data_1[0]       
1          1          1          store_data_r[31]          
1          1          1          store_data_r[30]          
1          1          1          store_data_r[29]          
1          1          1          store_data_r[28]          
1          1          1          store_data_r[27]          
1          1          1          store_data_r[26]          
1          1          1          store_data_r[25]          
1          1          1          store_data_r[24]          
1          1          1          store_data_r[23]          
1          1          1          store_data_r[22]          
1          1          1          store_data_r[21]          
1          1          1          store_data_r[20]          
1          1          1          store_data_r[19]          
1          1          1          store_data_r[18]          
1          1          1          store_data_r[17]          
1          1          1          store_data_r[16]          
1          1          1          store_data_r[15]          
1          1          1          store_data_r[14]          
1          1          1          store_data_r[13]          
1          1          1          store_data_r[12]          
1          1          1          store_data_r[11]          
1          1          1          store_data_r[10]          
1          1          1          store_data_r[9]           
1          1          1          store_data_r[8]           
1          1          1          store_data_r[7]           
1          1          1          store_data_r[6]           
1          1          1          store_data_r[5]           
1          1          1          store_data_r[4]           
1          1          1          store_data_r[3]           
1          1          1          store_data_r[2]           
1          1          1          store_data_r[1]           
1          1          1          store_data_r[0]           
1          1          1          mem_out[31]               
1          1          1          mem_out[30]               
1          1          1          mem_out[29]               
1          1          1          mem_out[28]               
1          1          1          mem_out[27]               
1          1          1          mem_out[26]               
1          1          1          mem_out[25]               
1          1          1          mem_out[24]               
1          1          1          mem_out[23]               
1          1          1          mem_out[22]               
1          1          1          mem_out[21]               
1          1          1          mem_out[20]               
1          1          1          mem_out[19]               
1          1          1          mem_out[18]               
1          1          1          mem_out[17]               
1          1          1          mem_out[16]               
1          1          1          mem_out[15]               
1          1          1          mem_out[14]               
1          1          1          mem_out[13]               
1          1          1          mem_out[12]               
1          1          1          mem_out[11]               
1          1          1          mem_out[10]               
1          1          1          mem_out[9]                
1          1          1          mem_out[8]                
1          1          1          mem_out[7]                
1          1          1          mem_out[6]                
1          1          1          mem_out[5]                
1          1          1          mem_out[4]                
1          1          1          mem_out[3]                
1          1          1          mem_out[2]                
1          1          1          mem_out[1]                
1          1          1          mem_out[0]                
1          1          1          ld_valid_w                
1          1          1          sd_valid_w                
1          1          1          ld_sd_addr[31]            
1          1          1          ld_sd_addr[30]            
1          1          1          ld_sd_addr[29]            
1          1          1          ld_sd_addr[28]            
1          1          1          ld_sd_addr[27]            
1          1          1          ld_sd_addr[26]            
1          1          1          ld_sd_addr[25]            
1          1          1          ld_sd_addr[24]            
1          1          1          ld_sd_addr[23]            
1          1          1          ld_sd_addr[22]            
1          1          1          ld_sd_addr[21]            
1          1          1          ld_sd_addr[20]            
1          1          1          ld_sd_addr[19]            
1          1          1          ld_sd_addr[18]            
1          1          1          ld_sd_addr[17]            
1          1          1          ld_sd_addr[16]            
1          1          1          ld_sd_addr[15]            
1          1          1          ld_sd_addr[14]            
1          1          1          ld_sd_addr[13]            
1          1          1          ld_sd_addr[12]            
1          1          1          ld_sd_addr[11]            
1          1          1          ld_sd_addr[10]            
1          1          1          ld_sd_addr[9]             
1          1          1          ld_sd_addr[8]             
1          1          1          ld_sd_addr[7]             
1          1          1          ld_sd_addr[6]             
1          1          1          ld_sd_addr[5]             
1          1          1          ld_sd_addr[4]             
1          1          1          ld_sd_addr[3]             
1          1          1          ld_sd_addr[2]             
1          1          1          ld_sd_addr[1]             
1          1          1          ld_sd_addr[0]             
1          1          1          ld_sd_addr_w[31]          
1          1          1          ld_sd_addr_w[30]          
1          1          1          ld_sd_addr_w[29]          
1          1          1          ld_sd_addr_w[28]          
1          1          1          ld_sd_addr_w[27]          
1          1          1          ld_sd_addr_w[26]          
1          1          1          ld_sd_addr_w[25]          
1          1          1          ld_sd_addr_w[24]          
1          1          1          ld_sd_addr_w[23]          
1          1          1          ld_sd_addr_w[22]          
1          1          1          ld_sd_addr_w[21]          
1          1          1          ld_sd_addr_w[20]          
1          1          1          ld_sd_addr_w[19]          
1          1          1          ld_sd_addr_w[18]          
1          1          1          ld_sd_addr_w[17]          
1          1          1          ld_sd_addr_w[16]          
1          1          1          ld_sd_addr_w[15]          
1          1          1          ld_sd_addr_w[14]          
1          1          1          ld_sd_addr_w[13]          
1          1          1          ld_sd_addr_w[12]          
1          1          1          ld_sd_addr_w[11]          
1          1          1          ld_sd_addr_w[10]          
1          1          1          ld_sd_addr_w[9]           
1          1          1          ld_sd_addr_w[8]           
1          1          1          ld_sd_addr_w[7]           
1          1          1          ld_sd_addr_w[6]           
1          1          1          ld_sd_addr_w[5]           
1          1          1          ld_sd_addr_w[4]           
1          1          1          ld_sd_addr_w[3]           
1          1          1          ld_sd_addr_w[2]           
1          1          1          ld_sd_addr_w[1]           
1          1          1          ld_sd_addr_w[0]           
1          1          1          store_data[31]            
1          1          1          store_data[30]            
1          1          1          store_data[29]            
1          1          1          store_data[28]            
1          1          1          store_data[27]            
1          1          1          store_data[26]            
1          1          1          store_data[25]            
1          1          1          store_data[24]            
1          1          1          store_data[23]            
1          1          1          store_data[22]            
1          1          1          store_data[21]            
1          1          1          store_data[20]            
1          1          1          store_data[19]            
1          1          1          store_data[18]            
1          1          1          store_data[17]            
1          1          1          store_data[16]            
1          1          1          store_data[15]            
1          1          1          store_data[14]            
1          1          1          store_data[13]            
1          1          1          store_data[12]            
1          1          1          store_data[11]            
1          1          1          store_data[10]            
1          1          1          store_data[9]             
1          1          1          store_data[8]             
1          1          1          store_data[7]             
1          1          1          store_data[6]             
1          1          1          store_data[5]             
1          1          1          store_data[4]             
1          1          1          store_data[3]             
1          1          1          store_data[2]             
1          1          1          store_data[1]             
1          1          1          store_data[0]             
1          1          1          ld_sd_addr_temp[31]       
1          1          1          ld_sd_addr_temp[30]       
1          1          1          ld_sd_addr_temp[29]       
1          1          1          ld_sd_addr_temp[28]       
1          1          1          ld_sd_addr_temp[27]       
1          1          1          ld_sd_addr_temp[26]       
1          1          1          ld_sd_addr_temp[25]       
1          1          1          ld_sd_addr_temp[24]       
1          1          1          ld_sd_addr_temp[23]       
1          1          1          ld_sd_addr_temp[22]       
1          1          1          ld_sd_addr_temp[21]       
1          1          1          ld_sd_addr_temp[20]       
1          1          1          ld_sd_addr_temp[19]       
1          1          1          ld_sd_addr_temp[18]       
1          1          1          ld_sd_addr_temp[17]       
1          1          1          ld_sd_addr_temp[16]       
1          1          1          ld_sd_addr_temp[15]       
1          1          1          ld_sd_addr_temp[14]       
1          1          1          ld_sd_addr_temp[13]       
1          1          1          ld_sd_addr_temp[12]       
1          1          1          ld_sd_addr_temp[11]       
1          1          1          ld_sd_addr_temp[10]       
1          1          1          ld_sd_addr_temp[9]        
1          1          1          ld_sd_addr_temp[8]        
1          1          1          ld_sd_addr_temp[7]        
1          1          1          ld_sd_addr_temp[6]        
1          1          1          ld_sd_addr_temp[5]        
1          1          1          ld_sd_addr_temp[4]        
1          1          1          ld_sd_addr_temp[3]        
1          1          1          ld_sd_addr_temp[2]        
1          1          1          ld_sd_addr_temp[1]        
1          1          1          ld_sd_addr_temp[0]        
1          1          1          addr_gen_data[31]         
1          1          1          addr_gen_data[30]         
1          1          1          addr_gen_data[29]         
1          1          1          addr_gen_data[28]         
1          1          1          addr_gen_data[27]         
1          1          1          addr_gen_data[26]         
1          1          1          addr_gen_data[25]         
1          1          1          addr_gen_data[24]         
1          1          1          addr_gen_data[23]         
1          1          1          addr_gen_data[22]         
1          1          1          addr_gen_data[21]         
1          1          1          addr_gen_data[20]         
1          1          1          addr_gen_data[19]         
1          1          1          addr_gen_data[18]         
1          1          1          addr_gen_data[17]         
1          1          1          addr_gen_data[16]         
1          1          1          addr_gen_data[15]         
1          1          1          addr_gen_data[14]         
1          1          1          addr_gen_data[13]         
1          1          1          addr_gen_data[12]         
1          1          1          addr_gen_data[11]         
1          1          1          addr_gen_data[10]         
1          1          1          addr_gen_data[9]          
1          1          1          addr_gen_data[8]          
1          1          1          addr_gen_data[7]          
1          1          1          addr_gen_data[6]          
1          1          1          addr_gen_data[5]          
1          1          1          addr_gen_data[4]          
1          1          1          addr_gen_data[3]          
1          1          1          addr_gen_data[2]          
1          1          1          addr_gen_data[1]          
1          1          1          addr_gen_data[0]          
1          1          1          data_mem_write_en         
1          1          1          data_mem_write_data[31]   
1          1          1          data_mem_write_data[30]   
1          1          1          data_mem_write_data[29]   
1          1          1          data_mem_write_data[28]   
1          1          1          data_mem_write_data[27]   
1          1          1          data_mem_write_data[26]   
1          1          1          data_mem_write_data[25]   
1          1          1          data_mem_write_data[24]   
1          1          1          data_mem_write_data[23]   
1          1          1          data_mem_write_data[22]   
1          1          1          data_mem_write_data[21]   
1          1          1          data_mem_write_data[20]   
1          1          1          data_mem_write_data[19]   
1          1          1          data_mem_write_data[18]   
1          1          1          data_mem_write_data[17]   
1          1          1          data_mem_write_data[16]   
1          1          1          data_mem_write_data[15]   
1          1          1          data_mem_write_data[14]   
1          1          1          data_mem_write_data[13]   
1          1          1          data_mem_write_data[12]   
1          1          1          data_mem_write_data[11]   
1          1          1          data_mem_write_data[10]   
1          1          1          data_mem_write_data[9]    
1          1          1          data_mem_write_data[8]    
1          1          1          data_mem_write_data[7]    
1          1          1          data_mem_write_data[6]    
1          1          1          data_mem_write_data[5]    
1          1          1          data_mem_write_data[4]    
1          1          1          data_mem_write_data[3]    
1          1          1          data_mem_write_data[2]    
1          1          1          data_mem_write_data[1]    
1          1          1          data_mem_write_data[0]    
1          1          1          data_mem_write_addr[31]   
1          1          1          data_mem_write_addr[30]   
1          1          1          data_mem_write_addr[29]   
1          1          1          data_mem_write_addr[28]   
1          1          1          data_mem_write_addr[27]   
1          1          1          data_mem_write_addr[26]   
1          1          1          data_mem_write_addr[25]   
1          1          1          data_mem_write_addr[24]   
1          1          1          data_mem_write_addr[23]   
1          1          1          data_mem_write_addr[22]   
1          1          1          data_mem_write_addr[21]   
1          1          1          data_mem_write_addr[20]   
1          1          1          data_mem_write_addr[19]   
1          1          1          data_mem_write_addr[18]   
1          1          1          data_mem_write_addr[17]   
1          1          1          data_mem_write_addr[16]   
1          1          1          data_mem_write_addr[15]   
1          1          1          data_mem_write_addr[14]   
1          1          1          data_mem_write_addr[13]   
1          1          1          data_mem_write_addr[12]   
1          1          1          data_mem_write_addr[11]   
1          1          1          data_mem_write_addr[10]   
1          1          1          data_mem_write_addr[9]    
1          1          1          data_mem_write_addr[8]    
1          1          1          data_mem_write_addr[7]    
1          1          1          data_mem_write_addr[6]    
1          1          1          data_mem_write_addr[5]    
1          1          1          data_mem_write_addr[4]    
1          1          1          data_mem_write_addr[3]    
1          1          1          data_mem_write_addr[2]    
1          1          1          data_mem_write_addr[1]    
1          1          1          data_mem_write_addr[0]    
1          1          1          mem_to_mux[31]            
1          1          1          mem_to_mux[30]            
1          1          1          mem_to_mux[29]            
1          1          1          mem_to_mux[28]            
1          1          1          mem_to_mux[27]            
1          1          1          mem_to_mux[26]            
1          1          1          mem_to_mux[25]            
1          1          1          mem_to_mux[24]            
1          1          1          mem_to_mux[23]            
1          1          1          mem_to_mux[22]            
1          1          1          mem_to_mux[21]            
1          1          1          mem_to_mux[20]            
1          1          1          mem_to_mux[19]            
1          1          1          mem_to_mux[18]            
1          1          1          mem_to_mux[17]            
1          1          1          mem_to_mux[16]            
1          1          1          mem_to_mux[15]            
1          1          1          mem_to_mux[14]            
1          1          1          mem_to_mux[13]            
1          1          1          mem_to_mux[12]            
1          1          1          mem_to_mux[11]            
1          1          1          mem_to_mux[10]            
1          1          1          mem_to_mux[9]             
1          1          1          mem_to_mux[8]             
1          1          1          mem_to_mux[7]             
1          1          1          mem_to_mux[6]             
1          1          1          mem_to_mux[5]             
1          1          1          mem_to_mux[4]             
1          1          1          mem_to_mux[3]             
1          1          1          mem_to_mux[2]             
1          1          1          mem_to_mux[1]             
1          1          1          mem_to_mux[0]             
1          1          1          alu_to_mux[31]            
1          1          1          alu_to_mux[30]            
1          1          1          alu_to_mux[29]            
1          1          1          alu_to_mux[28]            
1          1          1          alu_to_mux[27]            
1          1          1          alu_to_mux[26]            
1          1          1          alu_to_mux[25]            
1          1          1          alu_to_mux[24]            
1          1          1          alu_to_mux[23]            
1          1          1          alu_to_mux[22]            
1          1          1          alu_to_mux[21]            
1          1          1          alu_to_mux[20]            
1          1          1          alu_to_mux[19]            
1          1          1          alu_to_mux[18]            
1          1          1          alu_to_mux[17]            
1          1          1          alu_to_mux[16]            
1          1          1          alu_to_mux[15]            
1          1          1          alu_to_mux[14]            
1          1          1          alu_to_mux[13]            
1          1          1          alu_to_mux[12]            
1          1          1          alu_to_mux[11]            
1          1          1          alu_to_mux[10]            
1          1          1          alu_to_mux[9]             
1          1          1          alu_to_mux[8]             
1          1          1          alu_to_mux[7]             
1          1          1          alu_to_mux[6]             
1          1          1          alu_to_mux[5]             
1          1          1          alu_to_mux[4]             
1          1          1          alu_to_mux[3]             
1          1          1          alu_to_mux[2]             
1          1          1          alu_to_mux[1]             
1          1          1          alu_to_mux[0]             
1          1          1          alu_ctrl_mem[11]          
1          1          1          alu_ctrl_mem[10]          
1          1          1          alu_ctrl_mem[9]           
1          1          1          alu_ctrl_mem[8]           
1          1          1          alu_ctrl_mem[7]           
1          1          1          alu_ctrl_mem[6]           
1          1          1          alu_ctrl_mem[5]           
1          1          1          alu_ctrl_mem[4]           
1          1          1          alu_ctrl_mem[3]           
1          1          1          alu_ctrl_mem[2]           
1          1          1          alu_ctrl_mem[1]           
1          1          1          alu_ctrl_mem[0]           
0          0          0          mem_rd_en_mem_out         
0          0          0          mem_rd_en_mem_out_1       
1          1          1          risc_rst_r                

Instance name: riscv_top.instr_decoder
Type name: instruction_decoder
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv
Number of covered signal bits: 210 of 213
Number of uncovered signal bits: 3 of 213
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 213
Number of signal bits partially toggled(fall): 0 of 213

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          de_clk                    
1          1          1          de_rst                    
1          1          1          instruction_r[15]         
1          1          1          instruction_r[14]         
1          1          1          instruction_r[13]         
1          1          1          instruction_r[12]         
1          1          1          instruction_r[11]         
1          1          1          instruction_r[10]         
1          1          1          instruction_r[9]          
1          1          1          instruction_r[8]          
1          1          1          instruction_r[7]          
1          1          1          instruction_r[6]          
1          1          1          instruction_r[5]          
1          1          1          instruction_r[4]          
1          1          1          instruction_r[3]          
1          1          1          instruction_r[2]          
1          1          1          instruction_r[1]          
1          1          1          instruction_r[0]          
1          1          1          alu_ctrl_r[11]            
1          1          1          alu_ctrl_r[10]            
1          1          1          alu_ctrl_r[9]             
1          1          1          alu_ctrl_r[8]             
1          1          1          alu_ctrl_r[7]             
1          1          1          alu_ctrl_r[6]             
1          1          1          alu_ctrl_r[5]             
1          1          1          alu_ctrl_r[4]             
1          1          1          alu_ctrl_r[3]             
1          1          1          alu_ctrl_r[2]             
1          1          1          alu_ctrl_r[1]             
1          1          1          alu_ctrl_r[0]             
1          1          1          imm_val[31]               
1          1          1          imm_val[30]               
1          1          1          imm_val[29]               
1          1          1          imm_val[28]               
1          1          1          imm_val[27]               
1          1          1          imm_val[26]               
1          1          1          imm_val[25]               
1          1          1          imm_val[24]               
1          1          1          imm_val[23]               
1          1          1          imm_val[22]               
1          1          1          imm_val[21]               
1          1          1          imm_val[20]               
1          1          1          imm_val[19]               
1          1          1          imm_val[18]               
1          1          1          imm_val[17]               
1          1          1          imm_val[16]               
1          1          1          imm_val[15]               
1          1          1          imm_val[14]               
1          1          1          imm_val[13]               
1          1          1          imm_val[12]               
1          1          1          imm_val[11]               
1          1          1          imm_val[10]               
1          1          1          imm_val[9]                
1          1          1          imm_val[8]                
1          1          1          imm_val[7]                
1          1          1          imm_val[6]                
1          1          1          imm_val[5]                
1          1          1          imm_val[4]                
1          1          1          imm_val[3]                
1          1          1          imm_val[2]                
1          1          1          imm_val[1]                
1          1          1          imm_val[0]                
1          1          1          imm_r[31]                 
1          1          1          imm_r[30]                 
1          1          1          imm_r[29]                 
1          1          1          imm_r[28]                 
1          1          1          imm_r[27]                 
1          1          1          imm_r[26]                 
1          1          1          imm_r[25]                 
1          1          1          imm_r[24]                 
1          1          1          imm_r[23]                 
1          1          1          imm_r[22]                 
1          1          1          imm_r[21]                 
1          1          1          imm_r[20]                 
1          1          1          imm_r[19]                 
1          1          1          imm_r[18]                 
1          1          1          imm_r[17]                 
1          1          1          imm_r[16]                 
1          1          1          imm_r[15]                 
1          1          1          imm_r[14]                 
1          1          1          imm_r[13]                 
1          1          1          imm_r[12]                 
1          1          1          imm_r[11]                 
1          1          1          imm_r[10]                 
1          1          1          imm_r[9]                  
1          1          1          imm_r[8]                  
1          1          1          imm_r[7]                  
1          1          1          imm_r[6]                  
1          1          1          imm_r[5]                  
1          1          1          imm_r[4]                  
1          1          1          imm_r[3]                  
1          1          1          imm_r[2]                  
1          1          1          imm_r[1]                  
1          1          1          imm_r[0]                  
1          1          1          rs1[4]                    
1          1          1          rs1[3]                    
1          1          1          rs1[2]                    
1          1          1          rs1[1]                    
1          1          1          rs1[0]                    
1          1          1          rs2[4]                    
1          1          1          rs2[3]                    
1          1          1          rs2[2]                    
1          1          1          rs2[1]                    
1          1          1          rs2[0]                    
1          1          1          rd[4]                     
1          1          1          rd[3]                     
1          1          1          rd[2]                     
1          1          1          rd[1]                     
1          1          1          rd[0]                     
1          1          1          reg_wr_en_r               
1          1          1          mem_rd_en_r               
1          1          1          mem_wr_en_r               
1          1          1          mem_to_reg_en_r           
1          1          1          invalid_instruction_valid_o 
1          1          1          ebreak_valid_o_r          
1          1          1          imm_r1[31]                
1          1          1          imm_r1[30]                
1          1          1          imm_r1[29]                
1          1          1          imm_r1[28]                
1          1          1          imm_r1[27]                
1          1          1          imm_r1[26]                
1          1          1          imm_r1[25]                
1          1          1          imm_r1[24]                
1          1          1          imm_r1[23]                
1          1          1          imm_r1[22]                
1          1          1          imm_r1[21]                
1          1          1          imm_r1[20]                
1          1          1          imm_r1[19]                
1          1          1          imm_r1[18]                
1          1          1          imm_r1[17]                
1          1          1          imm_r1[16]                
1          1          1          imm_r1[15]                
1          1          1          imm_r1[14]                
1          1          1          imm_r1[13]                
1          1          1          imm_r1[12]                
1          1          1          imm_r1[11]                
1          1          1          imm_r1[10]                
1          1          1          imm_r1[9]                 
1          1          1          imm_r1[8]                 
1          1          1          imm_r1[7]                 
1          1          1          imm_r1[6]                 
1          1          1          imm_r1[5]                 
1          1          1          imm_r1[4]                 
1          1          1          imm_r1[3]                 
1          1          1          imm_r1[2]                 
1          1          1          imm_r1[1]                 
1          1          1          imm_r1[0]                 
1          1          1          instruction[15]           
1          1          1          instruction[14]           
1          1          1          instruction[13]           
1          1          1          instruction[12]           
1          1          1          instruction[11]           
1          1          1          instruction[10]           
1          1          1          instruction[9]            
1          1          1          instruction[8]            
1          1          1          instruction[7]            
1          1          1          instruction[6]            
1          1          1          instruction[5]            
1          1          1          instruction[4]            
1          1          1          instruction[3]            
1          1          1          instruction[2]            
1          1          1          instruction[1]            
1          1          1          instruction[0]            
1          1          1          func2[1]                  
1          1          1          func2[0]                  
1          1          1          func3[2]                  
1          1          1          func3[1]                  
1          1          1          func3[0]                  
1          1          1          func4[3]                  
1          1          1          func4[2]                  
1          1          1          func4[1]                  
1          1          1          func4[0]                  
1          1          1          func6[5]                  
0          0          0          func6[4]                  
0          0          0          func6[3]                  
0          0          0          func6[2]                  
1          1          1          func6[1]                  
1          1          1          func6[0]                  
1          1          1          source_reg1[4]            
1          1          1          source_reg1[3]            
1          1          1          source_reg1[2]            
1          1          1          source_reg1[1]            
1          1          1          source_reg1[0]            
1          1          1          source_reg2[4]            
1          1          1          source_reg2[3]            
1          1          1          source_reg2[2]            
1          1          1          source_reg2[1]            
1          1          1          source_reg2[0]            
1          1          1          dest_reg[4]               
1          1          1          dest_reg[3]               
1          1          1          dest_reg[2]               
1          1          1          dest_reg[1]               
1          1          1          dest_reg[0]               
1          1          1          invalid_instruction_w     
1          1          1          alu_ctrl[11]              
1          1          1          alu_ctrl[10]              
1          1          1          alu_ctrl[9]               
1          1          1          alu_ctrl[8]               
1          1          1          alu_ctrl[7]               
1          1          1          alu_ctrl[6]               
1          1          1          alu_ctrl[5]               
1          1          1          alu_ctrl[4]               
1          1          1          alu_ctrl[3]               
1          1          1          alu_ctrl[2]               
1          1          1          alu_ctrl[1]               
1          1          1          alu_ctrl[0]               
1          1          1          reg_wr_en                 
1          1          1          mem_rd_en                 
1          1          1          mem_wr_en                 
1          1          1          mem_to_reg_en             
1          1          1          ebreak_valid_o            
1          1          1          opcode[1]                 
1          1          1          opcode[0]                 

Instance name: riscv_top.reg_file_inst
Type name: reg_file
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/gpr.sv
Number of covered signal bits: 192 of 192
Number of uncovered signal bits: 0 of 192
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 192
Number of signal bits partially toggled(fall): 0 of 192

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          reg_clk                   
1          1          1          wr_data_en                
1          1          1          rs1[4]                    
1          1          1          rs1[3]                    
1          1          1          rs1[2]                    
1          1          1          rs1[1]                    
1          1          1          rs1[0]                    
1          1          1          rs2[4]                    
1          1          1          rs2[3]                    
1          1          1          rs2[2]                    
1          1          1          rs2[1]                    
1          1          1          rs2[0]                    
1          1          1          rd[4]                     
1          1          1          rd[3]                     
1          1          1          rd[2]                     
1          1          1          rd[1]                     
1          1          1          rd[0]                     
1          1          1          wr_data[31]               
1          1          1          wr_data[30]               
1          1          1          wr_data[29]               
1          1          1          wr_data[28]               
1          1          1          wr_data[27]               
1          1          1          wr_data[26]               
1          1          1          wr_data[25]               
1          1          1          wr_data[24]               
1          1          1          wr_data[23]               
1          1          1          wr_data[22]               
1          1          1          wr_data[21]               
1          1          1          wr_data[20]               
1          1          1          wr_data[19]               
1          1          1          wr_data[18]               
1          1          1          wr_data[17]               
1          1          1          wr_data[16]               
1          1          1          wr_data[15]               
1          1          1          wr_data[14]               
1          1          1          wr_data[13]               
1          1          1          wr_data[12]               
1          1          1          wr_data[11]               
1          1          1          wr_data[10]               
1          1          1          wr_data[9]                
1          1          1          wr_data[8]                
1          1          1          wr_data[7]                
1          1          1          wr_data[6]                
1          1          1          wr_data[5]                
1          1          1          wr_data[4]                
1          1          1          wr_data[3]                
1          1          1          wr_data[2]                
1          1          1          wr_data[1]                
1          1          1          wr_data[0]                
1          1          1          rs1_data[31]              
1          1          1          rs1_data[30]              
1          1          1          rs1_data[29]              
1          1          1          rs1_data[28]              
1          1          1          rs1_data[27]              
1          1          1          rs1_data[26]              
1          1          1          rs1_data[25]              
1          1          1          rs1_data[24]              
1          1          1          rs1_data[23]              
1          1          1          rs1_data[22]              
1          1          1          rs1_data[21]              
1          1          1          rs1_data[20]              
1          1          1          rs1_data[19]              
1          1          1          rs1_data[18]              
1          1          1          rs1_data[17]              
1          1          1          rs1_data[16]              
1          1          1          rs1_data[15]              
1          1          1          rs1_data[14]              
1          1          1          rs1_data[13]              
1          1          1          rs1_data[12]              
1          1          1          rs1_data[11]              
1          1          1          rs1_data[10]              
1          1          1          rs1_data[9]               
1          1          1          rs1_data[8]               
1          1          1          rs1_data[7]               
1          1          1          rs1_data[6]               
1          1          1          rs1_data[5]               
1          1          1          rs1_data[4]               
1          1          1          rs1_data[3]               
1          1          1          rs1_data[2]               
1          1          1          rs1_data[1]               
1          1          1          rs1_data[0]               
1          1          1          rs1_data_r[31]            
1          1          1          rs1_data_r[30]            
1          1          1          rs1_data_r[29]            
1          1          1          rs1_data_r[28]            
1          1          1          rs1_data_r[27]            
1          1          1          rs1_data_r[26]            
1          1          1          rs1_data_r[25]            
1          1          1          rs1_data_r[24]            
1          1          1          rs1_data_r[23]            
1          1          1          rs1_data_r[22]            
1          1          1          rs1_data_r[21]            
1          1          1          rs1_data_r[20]            
1          1          1          rs1_data_r[19]            
1          1          1          rs1_data_r[18]            
1          1          1          rs1_data_r[17]            
1          1          1          rs1_data_r[16]            
1          1          1          rs1_data_r[15]            
1          1          1          rs1_data_r[14]            
1          1          1          rs1_data_r[13]            
1          1          1          rs1_data_r[12]            
1          1          1          rs1_data_r[11]            
1          1          1          rs1_data_r[10]            
1          1          1          rs1_data_r[9]             
1          1          1          rs1_data_r[8]             
1          1          1          rs1_data_r[7]             
1          1          1          rs1_data_r[6]             
1          1          1          rs1_data_r[5]             
1          1          1          rs1_data_r[4]             
1          1          1          rs1_data_r[3]             
1          1          1          rs1_data_r[2]             
1          1          1          rs1_data_r[1]             
1          1          1          rs1_data_r[0]             
1          1          1          rs2_data_r[31]            
1          1          1          rs2_data_r[30]            
1          1          1          rs2_data_r[29]            
1          1          1          rs2_data_r[28]            
1          1          1          rs2_data_r[27]            
1          1          1          rs2_data_r[26]            
1          1          1          rs2_data_r[25]            
1          1          1          rs2_data_r[24]            
1          1          1          rs2_data_r[23]            
1          1          1          rs2_data_r[22]            
1          1          1          rs2_data_r[21]            
1          1          1          rs2_data_r[20]            
1          1          1          rs2_data_r[19]            
1          1          1          rs2_data_r[18]            
1          1          1          rs2_data_r[17]            
1          1          1          rs2_data_r[16]            
1          1          1          rs2_data_r[15]            
1          1          1          rs2_data_r[14]            
1          1          1          rs2_data_r[13]            
1          1          1          rs2_data_r[12]            
1          1          1          rs2_data_r[11]            
1          1          1          rs2_data_r[10]            
1          1          1          rs2_data_r[9]             
1          1          1          rs2_data_r[8]             
1          1          1          rs2_data_r[7]             
1          1          1          rs2_data_r[6]             
1          1          1          rs2_data_r[5]             
1          1          1          rs2_data_r[4]             
1          1          1          rs2_data_r[3]             
1          1          1          rs2_data_r[2]             
1          1          1          rs2_data_r[1]             
1          1          1          rs2_data_r[0]             
1          1          1          rs2_data[31]              
1          1          1          rs2_data[30]              
1          1          1          rs2_data[29]              
1          1          1          rs2_data[28]              
1          1          1          rs2_data[27]              
1          1          1          rs2_data[26]              
1          1          1          rs2_data[25]              
1          1          1          rs2_data[24]              
1          1          1          rs2_data[23]              
1          1          1          rs2_data[22]              
1          1          1          rs2_data[21]              
1          1          1          rs2_data[20]              
1          1          1          rs2_data[19]              
1          1          1          rs2_data[18]              
1          1          1          rs2_data[17]              
1          1          1          rs2_data[16]              
1          1          1          rs2_data[15]              
1          1          1          rs2_data[14]              
1          1          1          rs2_data[13]              
1          1          1          rs2_data[12]              
1          1          1          rs2_data[11]              
1          1          1          rs2_data[10]              
1          1          1          rs2_data[9]               
1          1          1          rs2_data[8]               
1          1          1          rs2_data[7]               
1          1          1          rs2_data[6]               
1          1          1          rs2_data[5]               
1          1          1          rs2_data[4]               
1          1          1          rs2_data[3]               
1          1          1          rs2_data[2]               
1          1          1          rs2_data[1]               
1          1          1          rs2_data[0]               
1          1          1          rd_addr1[4]               
1          1          1          rd_addr1[3]               
1          1          1          rd_addr1[2]               
1          1          1          rd_addr1[1]               
1          1          1          rd_addr1[0]               
1          1          1          rd_addr2[4]               
1          1          1          rd_addr2[3]               
1          1          1          rd_addr2[2]               
1          1          1          rd_addr2[1]               
1          1          1          rd_addr2[0]               
1          1          1          wr_addr[4]                
1          1          1          wr_addr[3]                
1          1          1          wr_addr[2]                
1          1          1          wr_addr[1]                
1          1          1          wr_addr[0]                

Instance name: riscv_top.reg_file_inst.dp_ram_inst
Type name: dp_ram
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/gpr.sv
Number of covered signal bits: 113 of 113
Number of uncovered signal bits: 0 of 113
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 113
Number of signal bits partially toggled(fall): 0 of 113

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          ram_clk                   
1          1          1          wr_en                     
1          1          1          rd_addr1[4]               
1          1          1          rd_addr1[3]               
1          1          1          rd_addr1[2]               
1          1          1          rd_addr1[1]               
1          1          1          rd_addr1[0]               
1          1          1          rd_addr2[4]               
1          1          1          rd_addr2[3]               
1          1          1          rd_addr2[2]               
1          1          1          rd_addr2[1]               
1          1          1          rd_addr2[0]               
1          1          1          wr_addr[4]                
1          1          1          wr_addr[3]                
1          1          1          wr_addr[2]                
1          1          1          wr_addr[1]                
1          1          1          wr_addr[0]                
1          1          1          datain[31]                
1          1          1          datain[30]                
1          1          1          datain[29]                
1          1          1          datain[28]                
1          1          1          datain[27]                
1          1          1          datain[26]                
1          1          1          datain[25]                
1          1          1          datain[24]                
1          1          1          datain[23]                
1          1          1          datain[22]                
1          1          1          datain[21]                
1          1          1          datain[20]                
1          1          1          datain[19]                
1          1          1          datain[18]                
1          1          1          datain[17]                
1          1          1          datain[16]                
1          1          1          datain[15]                
1          1          1          datain[14]                
1          1          1          datain[13]                
1          1          1          datain[12]                
1          1          1          datain[11]                
1          1          1          datain[10]                
1          1          1          datain[9]                 
1          1          1          datain[8]                 
1          1          1          datain[7]                 
1          1          1          datain[6]                 
1          1          1          datain[5]                 
1          1          1          datain[4]                 
1          1          1          datain[3]                 
1          1          1          datain[2]                 
1          1          1          datain[1]                 
1          1          1          datain[0]                 
1          1          1          dataout1[31]              
1          1          1          dataout1[30]              
1          1          1          dataout1[29]              
1          1          1          dataout1[28]              
1          1          1          dataout1[27]              
1          1          1          dataout1[26]              
1          1          1          dataout1[25]              
1          1          1          dataout1[24]              
1          1          1          dataout1[23]              
1          1          1          dataout1[22]              
1          1          1          dataout1[21]              
1          1          1          dataout1[20]              
1          1          1          dataout1[19]              
1          1          1          dataout1[18]              
1          1          1          dataout1[17]              
1          1          1          dataout1[16]              
1          1          1          dataout1[15]              
1          1          1          dataout1[14]              
1          1          1          dataout1[13]              
1          1          1          dataout1[12]              
1          1          1          dataout1[11]              
1          1          1          dataout1[10]              
1          1          1          dataout1[9]               
1          1          1          dataout1[8]               
1          1          1          dataout1[7]               
1          1          1          dataout1[6]               
1          1          1          dataout1[5]               
1          1          1          dataout1[4]               
1          1          1          dataout1[3]               
1          1          1          dataout1[2]               
1          1          1          dataout1[1]               
1          1          1          dataout1[0]               
1          1          1          dataout2[31]              
1          1          1          dataout2[30]              
1          1          1          dataout2[29]              
1          1          1          dataout2[28]              
1          1          1          dataout2[27]              
1          1          1          dataout2[26]              
1          1          1          dataout2[25]              
1          1          1          dataout2[24]              
1          1          1          dataout2[23]              
1          1          1          dataout2[22]              
1          1          1          dataout2[21]              
1          1          1          dataout2[20]              
1          1          1          dataout2[19]              
1          1          1          dataout2[18]              
1          1          1          dataout2[17]              
1          1          1          dataout2[16]              
1          1          1          dataout2[15]              
1          1          1          dataout2[14]              
1          1          1          dataout2[13]              
1          1          1          dataout2[12]              
1          1          1          dataout2[11]              
1          1          1          dataout2[10]              
1          1          1          dataout2[9]               
1          1          1          dataout2[8]               
1          1          1          dataout2[7]               
1          1          1          dataout2[6]               
1          1          1          dataout2[5]               
1          1          1          dataout2[4]               
1          1          1          dataout2[3]               
1          1          1          dataout2[2]               
1          1          1          dataout2[1]               
1          1          1          dataout2[0]               

Instance name: riscv_top.alu_inst
Type name: alu
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 627 of 764
Number of uncovered signal bits: 137 of 764
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 6 of 764
Number of signal bits partially toggled(fall): 0 of 764

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          alu_clk                   
1          1          1          alu_rst                   
1          1          1          alu_ctrl[11]              
1          1          1          alu_ctrl[10]              
1          1          1          alu_ctrl[9]               
1          1          1          alu_ctrl[8]               
1          1          1          alu_ctrl[7]               
1          1          1          alu_ctrl[6]               
1          1          1          alu_ctrl[5]               
1          1          1          alu_ctrl[4]               
1          1          1          alu_ctrl[3]               
1          1          1          alu_ctrl[2]               
1          1          1          alu_ctrl[1]               
1          1          1          alu_ctrl[0]               
1          1          1          stall_pipeline            
1          1          1          imm_val[31]               
1          1          1          imm_val[30]               
1          1          1          imm_val[29]               
1          1          1          imm_val[28]               
1          1          1          imm_val[27]               
1          1          1          imm_val[26]               
1          1          1          imm_val[25]               
1          1          1          imm_val[24]               
1          1          1          imm_val[23]               
1          1          1          imm_val[22]               
1          1          1          imm_val[21]               
1          1          1          imm_val[20]               
1          1          1          imm_val[19]               
1          1          1          imm_val[18]               
1          1          1          imm_val[17]               
1          1          1          imm_val[16]               
1          1          1          imm_val[15]               
1          1          1          imm_val[14]               
1          1          1          imm_val[13]               
1          1          1          imm_val[12]               
1          1          1          imm_val[11]               
1          1          1          imm_val[10]               
1          1          1          imm_val[9]                
1          1          1          imm_val[8]                
1          1          1          imm_val[7]                
1          1          1          imm_val[6]                
1          1          1          imm_val[5]                
1          1          1          imm_val[4]                
1          1          1          imm_val[3]                
1          1          1          imm_val[2]                
1          1          1          imm_val[1]                
1          1          1          imm_val[0]                
1          1          1          data_in_1[31]             
1          1          1          data_in_1[30]             
1          1          1          data_in_1[29]             
1          1          1          data_in_1[28]             
1          1          1          data_in_1[27]             
1          1          1          data_in_1[26]             
1          1          1          data_in_1[25]             
1          1          1          data_in_1[24]             
1          1          1          data_in_1[23]             
1          1          1          data_in_1[22]             
1          1          1          data_in_1[21]             
1          1          1          data_in_1[20]             
1          1          1          data_in_1[19]             
1          1          1          data_in_1[18]             
1          1          1          data_in_1[17]             
1          1          1          data_in_1[16]             
1          1          1          data_in_1[15]             
1          1          1          data_in_1[14]             
1          1          1          data_in_1[13]             
1          1          1          data_in_1[12]             
1          1          1          data_in_1[11]             
1          1          1          data_in_1[10]             
1          1          1          data_in_1[9]              
1          1          1          data_in_1[8]              
1          1          1          data_in_1[7]              
1          1          1          data_in_1[6]              
1          1          1          data_in_1[5]              
1          1          1          data_in_1[4]              
1          1          1          data_in_1[3]              
1          1          1          data_in_1[2]              
1          1          1          data_in_1[1]              
1          1          1          data_in_1[0]              
1          1          1          data_in_2[31]             
1          1          1          data_in_2[30]             
1          1          1          data_in_2[29]             
1          1          1          data_in_2[28]             
1          1          1          data_in_2[27]             
1          1          1          data_in_2[26]             
1          1          1          data_in_2[25]             
1          1          1          data_in_2[24]             
1          1          1          data_in_2[23]             
1          1          1          data_in_2[22]             
1          1          1          data_in_2[21]             
1          1          1          data_in_2[20]             
1          1          1          data_in_2[19]             
1          1          1          data_in_2[18]             
1          1          1          data_in_2[17]             
1          1          1          data_in_2[16]             
1          1          1          data_in_2[15]             
1          1          1          data_in_2[14]             
1          1          1          data_in_2[13]             
1          1          1          data_in_2[12]             
1          1          1          data_in_2[11]             
1          1          1          data_in_2[10]             
1          1          1          data_in_2[9]              
1          1          1          data_in_2[8]              
1          1          1          data_in_2[7]              
1          1          1          data_in_2[6]              
1          1          1          data_in_2[5]              
1          1          1          data_in_2[4]              
1          1          1          data_in_2[3]              
1          1          1          data_in_2[2]              
1          1          1          data_in_2[1]              
1          1          1          data_in_2[0]              
1          1          1          data_out[31]              
1          1          1          data_out[30]              
1          1          1          data_out[29]              
1          1          1          data_out[28]              
1          1          1          data_out[27]              
1          1          1          data_out[26]              
1          1          1          data_out[25]              
1          1          1          data_out[24]              
1          1          1          data_out[23]              
1          1          1          data_out[22]              
1          1          1          data_out[21]              
1          1          1          data_out[20]              
1          1          1          data_out[19]              
1          1          1          data_out[18]              
1          1          1          data_out[17]              
1          1          1          data_out[16]              
1          1          1          data_out[15]              
1          1          1          data_out[14]              
1          1          1          data_out[13]              
1          1          1          data_out[12]              
1          1          1          data_out[11]              
1          1          1          data_out[10]              
1          1          1          data_out[9]               
1          1          1          data_out[8]               
1          1          1          data_out[7]               
1          1          1          data_out[6]               
1          1          1          data_out[5]               
1          1          1          data_out[4]               
1          1          1          data_out[3]               
1          1          1          data_out[2]               
1          1          1          data_out[1]               
1          1          1          data_out[0]               
1          1          1          data_out_1[31]            
1          1          1          data_out_1[30]            
1          1          1          data_out_1[29]            
1          1          1          data_out_1[28]            
1          1          1          data_out_1[27]            
1          1          1          data_out_1[26]            
1          1          1          data_out_1[25]            
1          1          1          data_out_1[24]            
1          1          1          data_out_1[23]            
1          1          1          data_out_1[22]            
1          1          1          data_out_1[21]            
1          1          1          data_out_1[20]            
1          1          1          data_out_1[19]            
1          1          1          data_out_1[18]            
1          1          1          data_out_1[17]            
1          1          1          data_out_1[16]            
1          1          1          data_out_1[15]            
1          1          1          data_out_1[14]            
1          1          1          data_out_1[13]            
1          1          1          data_out_1[12]            
1          1          1          data_out_1[11]            
1          1          1          data_out_1[10]            
1          1          1          data_out_1[9]             
1          1          1          data_out_1[8]             
1          1          1          data_out_1[7]             
1          1          1          data_out_1[6]             
1          1          1          data_out_1[5]             
1          1          1          data_out_1[4]             
1          1          1          data_out_1[3]             
1          1          1          data_out_1[2]             
1          1          1          data_out_1[1]             
1          1          1          data_out_1[0]             
1          1          1          carry                     
1          1          1          zero                      
0          0          0          alu_ctrl_r[11]            
0          0          0          alu_ctrl_r[10]            
0          0          0          alu_ctrl_r[9]             
0          0          0          alu_ctrl_r[8]             
0          0          0          alu_ctrl_r[7]             
0          0          0          alu_ctrl_r[6]             
0          0          0          alu_ctrl_r[5]             
0          0          0          alu_ctrl_r[4]             
0          0          0          alu_ctrl_r[3]             
0          0          0          alu_ctrl_r[2]             
0          0          0          alu_ctrl_r[1]             
0          0          0          alu_ctrl_r[0]             
1          1          1          alu_ctrl_r1[11]           
1          1          1          alu_ctrl_r1[10]           
1          1          1          alu_ctrl_r1[9]            
1          1          1          alu_ctrl_r1[8]            
1          1          1          alu_ctrl_r1[7]            
1          1          1          alu_ctrl_r1[6]            
1          1          1          alu_ctrl_r1[5]            
1          1          1          alu_ctrl_r1[4]            
1          1          1          alu_ctrl_r1[3]            
1          1          1          alu_ctrl_r1[2]            
1          1          1          alu_ctrl_r1[1]            
1          1          1          alu_ctrl_r1[0]            
0          0          0          oper1_sign                
0          0          0          oper2_sign                
1          1          1          data_out_1_o[31]          
1          1          1          data_out_1_o[30]          
1          1          1          data_out_1_o[29]          
1          1          1          data_out_1_o[28]          
1          1          1          data_out_1_o[27]          
1          1          1          data_out_1_o[26]          
1          1          1          data_out_1_o[25]          
1          1          1          data_out_1_o[24]          
1          1          1          data_out_1_o[23]          
1          1          1          data_out_1_o[22]          
1          1          1          data_out_1_o[21]          
1          1          1          data_out_1_o[20]          
1          1          1          data_out_1_o[19]          
1          1          1          data_out_1_o[18]          
1          1          1          data_out_1_o[17]          
1          1          1          data_out_1_o[16]          
1          1          1          data_out_1_o[15]          
1          1          1          data_out_1_o[14]          
1          1          1          data_out_1_o[13]          
1          1          1          data_out_1_o[12]          
1          1          1          data_out_1_o[11]          
1          1          1          data_out_1_o[10]          
1          1          1          data_out_1_o[9]           
1          1          1          data_out_1_o[8]           
1          1          1          data_out_1_o[7]           
1          1          1          data_out_1_o[6]           
1          1          1          data_out_1_o[5]           
1          1          1          data_out_1_o[4]           
1          1          1          data_out_1_o[3]           
1          1          1          data_out_1_o[2]           
1          1          1          data_out_1_o[1]           
1          1          1          data_out_1_o[0]           
1          1          1          carry_o                   
1          1          1          zero_o                    
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
0          0          0          jal_pc_r[19]              
0          0          0          jal_pc_r[18]              
0          0          0          jal_pc_r[17]              
0          0          0          jal_pc_r[16]              
0          0          0          jal_pc_r[15]              
0          0          0          jal_pc_r[14]              
0          0          0          jal_pc_r[13]              
0          0          0          jal_pc_r[12]              
0          0          0          jal_pc_r[11]              
0          0          0          jal_pc_r[10]              
0          0          0          jal_pc_r[9]               
0          0          0          jal_pc_r[8]               
0          0          0          jal_pc_r[7]               
0          0          0          jal_pc_r[6]               
0          0          0          jal_pc_r[5]               
0          0          0          jal_pc_r[4]               
0          0          0          jal_pc_r[3]               
0          0          0          jal_pc_r[2]               
0          0          0          jal_pc_r[1]               
0          0          0          jal_pc_r[0]               
1          1          1          lui_en                    
1          1          1          add_en                    
1          1          1          sub_en                    
1          1          1          sll_en                    
1          1          1          xor_en                    
1          1          1          srl_en                    
1          1          1          sra_en                    
1          1          1          or_en                     
1          1          1          and_en                    
0          0          0          jal_en                    
0          0          0          jalr_en                   
1          1          1          lui_op[31]                
1          1          1          lui_op[30]                
1          1          1          lui_op[29]                
1          1          1          lui_op[28]                
1          1          1          lui_op[27]                
1          1          1          lui_op[26]                
1          1          1          lui_op[25]                
1          1          1          lui_op[24]                
1          1          1          lui_op[23]                
1          1          1          lui_op[22]                
1          1          1          lui_op[21]                
1          1          1          lui_op[20]                
1          1          1          lui_op[19]                
1          1          1          lui_op[18]                
1          1          1          lui_op[17]                
1          1          1          lui_op[16]                
1          1          1          lui_op[15]                
1          1          1          lui_op[14]                
1          1          1          lui_op[13]                
1          1          1          lui_op[12]                
0          1          0          lui_op[11]                
0          1          0          lui_op[10]                
0          1          0          lui_op[9]                 
0          1          0          lui_op[8]                 
1          1          1          lui_op[7]                 
0          1          0          lui_op[6]                 
0          1          0          lui_op[5]                 
1          1          1          lui_op[4]                 
1          1          1          lui_op[3]                 
1          1          1          lui_op[2]                 
1          1          1          lui_op[1]                 
1          1          1          lui_op[0]                 
0          0          0          jalr_op[31]               
0          0          0          jalr_op[30]               
0          0          0          jalr_op[29]               
0          0          0          jalr_op[28]               
0          0          0          jalr_op[27]               
0          0          0          jalr_op[26]               
0          0          0          jalr_op[25]               
0          0          0          jalr_op[24]               
0          0          0          jalr_op[23]               
0          0          0          jalr_op[22]               
0          0          0          jalr_op[21]               
0          0          0          jalr_op[20]               
0          0          0          jalr_op[19]               
0          0          0          jalr_op[18]               
0          0          0          jalr_op[17]               
0          0          0          jalr_op[16]               
0          0          0          jalr_op[15]               
0          0          0          jalr_op[14]               
0          0          0          jalr_op[13]               
0          0          0          jalr_op[12]               
0          0          0          jalr_op[11]               
0          0          0          jalr_op[10]               
0          0          0          jalr_op[9]                
0          0          0          jalr_op[8]                
0          0          0          jalr_op[7]                
0          0          0          jalr_op[6]                
0          0          0          jalr_op[5]                
0          0          0          jalr_op[4]                
0          0          0          jalr_op[3]                
0          0          0          jalr_op[2]                
0          0          0          jalr_op[1]                
0          0          0          jalr_op[0]                
0          0          0          jal_op[31]                
0          0          0          jal_op[30]                
0          0          0          jal_op[29]                
0          0          0          jal_op[28]                
0          0          0          jal_op[27]                
0          0          0          jal_op[26]                
0          0          0          jal_op[25]                
0          0          0          jal_op[24]                
0          0          0          jal_op[23]                
0          0          0          jal_op[22]                
0          0          0          jal_op[21]                
0          0          0          jal_op[20]                
0          0          0          jal_op[19]                
0          0          0          jal_op[18]                
0          0          0          jal_op[17]                
0          0          0          jal_op[16]                
0          0          0          jal_op[15]                
0          0          0          jal_op[14]                
0          0          0          jal_op[13]                
0          0          0          jal_op[12]                
0          0          0          jal_op[11]                
0          0          0          jal_op[10]                
0          0          0          jal_op[9]                 
0          0          0          jal_op[8]                 
0          0          0          jal_op[7]                 
0          0          0          jal_op[6]                 
0          0          0          jal_op[5]                 
0          0          0          jal_op[4]                 
0          0          0          jal_op[3]                 
0          0          0          jal_op[2]                 
0          0          0          jal_op[1]                 
0          0          0          jal_op[0]                 
1          1          1          sum[31]                   
1          1          1          sum[30]                   
1          1          1          sum[29]                   
1          1          1          sum[28]                   
1          1          1          sum[27]                   
1          1          1          sum[26]                   
1          1          1          sum[25]                   
1          1          1          sum[24]                   
1          1          1          sum[23]                   
1          1          1          sum[22]                   
1          1          1          sum[21]                   
1          1          1          sum[20]                   
1          1          1          sum[19]                   
1          1          1          sum[18]                   
1          1          1          sum[17]                   
1          1          1          sum[16]                   
1          1          1          sum[15]                   
1          1          1          sum[14]                   
1          1          1          sum[13]                   
1          1          1          sum[12]                   
1          1          1          sum[11]                   
1          1          1          sum[10]                   
1          1          1          sum[9]                    
1          1          1          sum[8]                    
1          1          1          sum[7]                    
1          1          1          sum[6]                    
1          1          1          sum[5]                    
1          1          1          sum[4]                    
1          1          1          sum[3]                    
1          1          1          sum[2]                    
1          1          1          sum[1]                    
1          1          1          sum[0]                    
1          1          1          carry_out                 
1          1          1          add_zero                  
1          1          1          diff[31]                  
1          1          1          diff[30]                  
1          1          1          diff[29]                  
1          1          1          diff[28]                  
1          1          1          diff[27]                  
1          1          1          diff[26]                  
1          1          1          diff[25]                  
1          1          1          diff[24]                  
1          1          1          diff[23]                  
1          1          1          diff[22]                  
1          1          1          diff[21]                  
1          1          1          diff[20]                  
1          1          1          diff[19]                  
1          1          1          diff[18]                  
1          1          1          diff[17]                  
1          1          1          diff[16]                  
1          1          1          diff[15]                  
1          1          1          diff[14]                  
1          1          1          diff[13]                  
1          1          1          diff[12]                  
1          1          1          diff[11]                  
1          1          1          diff[10]                  
1          1          1          diff[9]                   
1          1          1          diff[8]                   
1          1          1          diff[7]                   
1          1          1          diff[6]                   
1          1          1          diff[5]                   
1          1          1          diff[4]                   
1          1          1          diff[3]                   
1          1          1          diff[2]                   
1          1          1          diff[1]                   
1          1          1          diff[0]                   
1          1          1          borrow_out                
1          1          1          sub_zero                  
1          1          1          sll_op[31]                
1          1          1          sll_op[30]                
1          1          1          sll_op[29]                
1          1          1          sll_op[28]                
1          1          1          sll_op[27]                
1          1          1          sll_op[26]                
1          1          1          sll_op[25]                
1          1          1          sll_op[24]                
1          1          1          sll_op[23]                
1          1          1          sll_op[22]                
1          1          1          sll_op[21]                
1          1          1          sll_op[20]                
1          1          1          sll_op[19]                
1          1          1          sll_op[18]                
1          1          1          sll_op[17]                
1          1          1          sll_op[16]                
1          1          1          sll_op[15]                
1          1          1          sll_op[14]                
1          1          1          sll_op[13]                
1          1          1          sll_op[12]                
1          1          1          sll_op[11]                
1          1          1          sll_op[10]                
1          1          1          sll_op[9]                 
1          1          1          sll_op[8]                 
1          1          1          sll_op[7]                 
1          1          1          sll_op[6]                 
1          1          1          sll_op[5]                 
1          1          1          sll_op[4]                 
1          1          1          sll_op[3]                 
1          1          1          sll_op[2]                 
0          0          0          sll_op[1]                 
0          0          0          sll_op[0]                 
1          1          1          sll_zero                  
1          1          1          xor_op[31]                
1          1          1          xor_op[30]                
1          1          1          xor_op[29]                
1          1          1          xor_op[28]                
1          1          1          xor_op[27]                
1          1          1          xor_op[26]                
1          1          1          xor_op[25]                
1          1          1          xor_op[24]                
1          1          1          xor_op[23]                
1          1          1          xor_op[22]                
1          1          1          xor_op[21]                
1          1          1          xor_op[20]                
1          1          1          xor_op[19]                
1          1          1          xor_op[18]                
1          1          1          xor_op[17]                
1          1          1          xor_op[16]                
1          1          1          xor_op[15]                
1          1          1          xor_op[14]                
1          1          1          xor_op[13]                
1          1          1          xor_op[12]                
1          1          1          xor_op[11]                
1          1          1          xor_op[10]                
1          1          1          xor_op[9]                 
1          1          1          xor_op[8]                 
1          1          1          xor_op[7]                 
1          1          1          xor_op[6]                 
1          1          1          xor_op[5]                 
1          1          1          xor_op[4]                 
1          1          1          xor_op[3]                 
1          1          1          xor_op[2]                 
1          1          1          xor_op[1]                 
1          1          1          xor_op[0]                 
1          1          1          xor_zero                  
0          0          0          srl_op[31]                
0          0          0          srl_op[30]                
1          1          1          srl_op[29]                
1          1          1          srl_op[28]                
1          1          1          srl_op[27]                
1          1          1          srl_op[26]                
1          1          1          srl_op[25]                
1          1          1          srl_op[24]                
1          1          1          srl_op[23]                
1          1          1          srl_op[22]                
1          1          1          srl_op[21]                
1          1          1          srl_op[20]                
1          1          1          srl_op[19]                
1          1          1          srl_op[18]                
1          1          1          srl_op[17]                
1          1          1          srl_op[16]                
1          1          1          srl_op[15]                
1          1          1          srl_op[14]                
1          1          1          srl_op[13]                
1          1          1          srl_op[12]                
1          1          1          srl_op[11]                
1          1          1          srl_op[10]                
1          1          1          srl_op[9]                 
1          1          1          srl_op[8]                 
1          1          1          srl_op[7]                 
1          1          1          srl_op[6]                 
1          1          1          srl_op[5]                 
1          1          1          srl_op[4]                 
1          1          1          srl_op[3]                 
1          1          1          srl_op[2]                 
1          1          1          srl_op[1]                 
1          1          1          srl_op[0]                 
1          1          1          srl_zero                  
1          1          1          sra_op[31]                
1          1          1          sra_op[30]                
1          1          1          sra_op[29]                
1          1          1          sra_op[28]                
1          1          1          sra_op[27]                
1          1          1          sra_op[26]                
1          1          1          sra_op[25]                
1          1          1          sra_op[24]                
1          1          1          sra_op[23]                
1          1          1          sra_op[22]                
1          1          1          sra_op[21]                
1          1          1          sra_op[20]                
1          1          1          sra_op[19]                
1          1          1          sra_op[18]                
1          1          1          sra_op[17]                
1          1          1          sra_op[16]                
1          1          1          sra_op[15]                
1          1          1          sra_op[14]                
1          1          1          sra_op[13]                
1          1          1          sra_op[12]                
1          1          1          sra_op[11]                
1          1          1          sra_op[10]                
1          1          1          sra_op[9]                 
1          1          1          sra_op[8]                 
1          1          1          sra_op[7]                 
1          1          1          sra_op[6]                 
1          1          1          sra_op[5]                 
1          1          1          sra_op[4]                 
1          1          1          sra_op[3]                 
1          1          1          sra_op[2]                 
1          1          1          sra_op[1]                 
1          1          1          sra_op[0]                 
1          1          1          sra_zero                  
1          1          1          or_op[31]                 
1          1          1          or_op[30]                 
1          1          1          or_op[29]                 
1          1          1          or_op[28]                 
1          1          1          or_op[27]                 
1          1          1          or_op[26]                 
1          1          1          or_op[25]                 
1          1          1          or_op[24]                 
1          1          1          or_op[23]                 
1          1          1          or_op[22]                 
1          1          1          or_op[21]                 
1          1          1          or_op[20]                 
1          1          1          or_op[19]                 
1          1          1          or_op[18]                 
1          1          1          or_op[17]                 
1          1          1          or_op[16]                 
1          1          1          or_op[15]                 
1          1          1          or_op[14]                 
1          1          1          or_op[13]                 
1          1          1          or_op[12]                 
1          1          1          or_op[11]                 
1          1          1          or_op[10]                 
1          1          1          or_op[9]                  
1          1          1          or_op[8]                  
1          1          1          or_op[7]                  
1          1          1          or_op[6]                  
1          1          1          or_op[5]                  
1          1          1          or_op[4]                  
1          1          1          or_op[3]                  
1          1          1          or_op[2]                  
1          1          1          or_op[1]                  
1          1          1          or_op[0]                  
1          1          1          or_zero                   
1          1          1          and_op[31]                
1          1          1          and_op[30]                
1          1          1          and_op[29]                
1          1          1          and_op[28]                
1          1          1          and_op[27]                
1          1          1          and_op[26]                
1          1          1          and_op[25]                
1          1          1          and_op[24]                
1          1          1          and_op[23]                
1          1          1          and_op[22]                
1          1          1          and_op[21]                
1          1          1          and_op[20]                
1          1          1          and_op[19]                
1          1          1          and_op[18]                
1          1          1          and_op[17]                
1          1          1          and_op[16]                
1          1          1          and_op[15]                
1          1          1          and_op[14]                
1          1          1          and_op[13]                
1          1          1          and_op[12]                
1          1          1          and_op[11]                
1          1          1          and_op[10]                
1          1          1          and_op[9]                 
1          1          1          and_op[8]                 
1          1          1          and_op[7]                 
1          1          1          and_op[6]                 
1          1          1          and_op[5]                 
1          1          1          and_op[4]                 
1          1          1          and_op[3]                 
1          1          1          and_op[2]                 
1          1          1          and_op[1]                 
1          1          1          and_op[0]                 
1          1          1          and_zero                  
1          1          1          mvi_op[31]                
1          1          1          mvi_op[30]                
1          1          1          mvi_op[29]                
1          1          1          mvi_op[28]                
1          1          1          mvi_op[27]                
1          1          1          mvi_op[26]                
1          1          1          mvi_op[25]                
1          1          1          mvi_op[24]                
1          1          1          mvi_op[23]                
1          1          1          mvi_op[22]                
1          1          1          mvi_op[21]                
1          1          1          mvi_op[20]                
1          1          1          mvi_op[19]                
1          1          1          mvi_op[18]                
1          1          1          mvi_op[17]                
1          1          1          mvi_op[16]                
1          1          1          mvi_op[15]                
1          1          1          mvi_op[14]                
1          1          1          mvi_op[13]                
1          1          1          mvi_op[12]                
1          1          1          mvi_op[11]                
1          1          1          mvi_op[10]                
1          1          1          mvi_op[9]                 
1          1          1          mvi_op[8]                 
1          1          1          mvi_op[7]                 
1          1          1          mvi_op[6]                 
1          1          1          mvi_op[5]                 
1          1          1          mvi_op[4]                 
1          1          1          mvi_op[3]                 
1          1          1          mvi_op[2]                 
1          1          1          mvi_op[1]                 
1          1          1          mvi_op[0]                 
1          1          1          mv_zero                   
1          1          1          nop_en                    
0          0          0          nop_zero                  
0          0          0          nop_op[31]                
0          0          0          nop_op[30]                
0          0          0          nop_op[29]                
0          0          0          nop_op[28]                
0          0          0          nop_op[27]                
0          0          0          nop_op[26]                
0          0          0          nop_op[25]                
0          0          0          nop_op[24]                
0          0          0          nop_op[23]                
0          0          0          nop_op[22]                
0          0          0          nop_op[21]                
0          0          0          nop_op[20]                
0          0          0          nop_op[19]                
0          0          0          nop_op[18]                
0          0          0          nop_op[17]                
0          0          0          nop_op[16]                
0          0          0          nop_op[15]                
0          0          0          nop_op[14]                
0          0          0          nop_op[13]                
0          0          0          nop_op[12]                
0          0          0          nop_op[11]                
0          0          0          nop_op[10]                
0          0          0          nop_op[9]                 
0          0          0          nop_op[8]                 
1          1          1          nop_op[7]                 
1          1          1          nop_op[6]                 
1          1          1          nop_op[5]                 
1          1          1          nop_op[4]                 
1          1          1          nop_op[3]                 
1          1          1          nop_op[2]                 
1          1          1          nop_op[1]                 
1          1          1          nop_op[0]                 
0          0          0          jr_en                     
0          0          0          j_en                      
1          1          1          mvi_en                    

Instance name: riscv_top.alu_inst.lui_inst
Type name: lui
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 91 of 97
Number of uncovered signal bits: 6 of 97
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 6 of 97
Number of signal bits partially toggled(fall): 0 of 97

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          lui_out[31]               
1          1          1          lui_out[30]               
1          1          1          lui_out[29]               
1          1          1          lui_out[28]               
1          1          1          lui_out[27]               
1          1          1          lui_out[26]               
1          1          1          lui_out[25]               
1          1          1          lui_out[24]               
1          1          1          lui_out[23]               
1          1          1          lui_out[22]               
1          1          1          lui_out[21]               
1          1          1          lui_out[20]               
1          1          1          lui_out[19]               
1          1          1          lui_out[18]               
1          1          1          lui_out[17]               
1          1          1          lui_out[16]               
1          1          1          lui_out[15]               
1          1          1          lui_out[14]               
1          1          1          lui_out[13]               
1          1          1          lui_out[12]               
0          1          0          lui_out[11]               
0          1          0          lui_out[10]               
0          1          0          lui_out[9]                
0          1          0          lui_out[8]                
1          1          1          lui_out[7]                
0          1          0          lui_out[6]                
0          1          0          lui_out[5]                
1          1          1          lui_out[4]                
1          1          1          lui_out[3]                
1          1          1          lui_out[2]                
1          1          1          lui_out[1]                
1          1          1          lui_out[0]                
1          1          1          en                        

Instance name: riscv_top.alu_inst.add_inst
Type name: add
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 132 of 132
Number of uncovered signal bits: 0 of 132
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 132
Number of signal bits partially toggled(fall): 0 of 132

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          en                        
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          carry                     
1          1          1          zero                      
1          1          1          sum[32]                   
1          1          1          sum[31]                   
1          1          1          sum[30]                   
1          1          1          sum[29]                   
1          1          1          sum[28]                   
1          1          1          sum[27]                   
1          1          1          sum[26]                   
1          1          1          sum[25]                   
1          1          1          sum[24]                   
1          1          1          sum[23]                   
1          1          1          sum[22]                   
1          1          1          sum[21]                   
1          1          1          sum[20]                   
1          1          1          sum[19]                   
1          1          1          sum[18]                   
1          1          1          sum[17]                   
1          1          1          sum[16]                   
1          1          1          sum[15]                   
1          1          1          sum[14]                   
1          1          1          sum[13]                   
1          1          1          sum[12]                   
1          1          1          sum[11]                   
1          1          1          sum[10]                   
1          1          1          sum[9]                    
1          1          1          sum[8]                    
1          1          1          sum[7]                    
1          1          1          sum[6]                    
1          1          1          sum[5]                    
1          1          1          sum[4]                    
1          1          1          sum[3]                    
1          1          1          sum[2]                    
1          1          1          sum[1]                    
1          1          1          sum[0]                    

Instance name: riscv_top.alu_inst.sub_inst
Type name: sub
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 132 of 132
Number of uncovered signal bits: 0 of 132
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 132
Number of signal bits partially toggled(fall): 0 of 132

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          en                        
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          borrow                    
1          1          1          zero                      
1          1          1          diff[32]                  
1          1          1          diff[31]                  
1          1          1          diff[30]                  
1          1          1          diff[29]                  
1          1          1          diff[28]                  
1          1          1          diff[27]                  
1          1          1          diff[26]                  
1          1          1          diff[25]                  
1          1          1          diff[24]                  
1          1          1          diff[23]                  
1          1          1          diff[22]                  
1          1          1          diff[21]                  
1          1          1          diff[20]                  
1          1          1          diff[19]                  
1          1          1          diff[18]                  
1          1          1          diff[17]                  
1          1          1          diff[16]                  
1          1          1          diff[15]                  
1          1          1          diff[14]                  
1          1          1          diff[13]                  
1          1          1          diff[12]                  
1          1          1          diff[11]                  
1          1          1          diff[10]                  
1          1          1          diff[9]                   
1          1          1          diff[8]                   
1          1          1          diff[7]                   
1          1          1          diff[6]                   
1          1          1          diff[5]                   
1          1          1          diff[4]                   
1          1          1          diff[3]                   
1          1          1          diff[2]                   
1          1          1          diff[1]                   
1          1          1          diff[0]                   

Instance name: riscv_top.alu_inst.sll_inst
Type name: sll
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 96 of 98
Number of uncovered signal bits: 2 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
0          0          0          rslt[1]                   
0          0          0          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        

Instance name: riscv_top.alu_inst.xor_inst
Type name: xorg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 98 of 98
Number of uncovered signal bits: 0 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        

Instance name: riscv_top.alu_inst.srl_inst
Type name: srl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 96 of 98
Number of uncovered signal bits: 2 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
0          0          0          rslt[31]                  
0          0          0          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        

Instance name: riscv_top.alu_inst.sra_inst
Type name: sra
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 130 of 130
Number of uncovered signal bits: 0 of 130
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 130
Number of signal bits partially toggled(fall): 0 of 130

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        
1          1          1          result[31]                
1          1          1          result[30]                
1          1          1          result[29]                
1          1          1          result[28]                
1          1          1          result[27]                
1          1          1          result[26]                
1          1          1          result[25]                
1          1          1          result[24]                
1          1          1          result[23]                
1          1          1          result[22]                
1          1          1          result[21]                
1          1          1          result[20]                
1          1          1          result[19]                
1          1          1          result[18]                
1          1          1          result[17]                
1          1          1          result[16]                
1          1          1          result[15]                
1          1          1          result[14]                
1          1          1          result[13]                
1          1          1          result[12]                
1          1          1          result[11]                
1          1          1          result[10]                
1          1          1          result[9]                 
1          1          1          result[8]                 
1          1          1          result[7]                 
1          1          1          result[6]                 
1          1          1          result[5]                 
1          1          1          result[4]                 
1          1          1          result[3]                 
1          1          1          result[2]                 
1          1          1          result[1]                 
1          1          1          result[0]                 

Instance name: riscv_top.alu_inst.or_inst
Type name: org
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 98 of 98
Number of uncovered signal bits: 0 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        

Instance name: riscv_top.alu_inst.and_inst
Type name: andg
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 98 of 98
Number of uncovered signal bits: 0 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          rslt[31]                  
1          1          1          rslt[30]                  
1          1          1          rslt[29]                  
1          1          1          rslt[28]                  
1          1          1          rslt[27]                  
1          1          1          rslt[26]                  
1          1          1          rslt[25]                  
1          1          1          rslt[24]                  
1          1          1          rslt[23]                  
1          1          1          rslt[22]                  
1          1          1          rslt[21]                  
1          1          1          rslt[20]                  
1          1          1          rslt[19]                  
1          1          1          rslt[18]                  
1          1          1          rslt[17]                  
1          1          1          rslt[16]                  
1          1          1          rslt[15]                  
1          1          1          rslt[14]                  
1          1          1          rslt[13]                  
1          1          1          rslt[12]                  
1          1          1          rslt[11]                  
1          1          1          rslt[10]                  
1          1          1          rslt[9]                   
1          1          1          rslt[8]                   
1          1          1          rslt[7]                   
1          1          1          rslt[6]                   
1          1          1          rslt[5]                   
1          1          1          rslt[4]                   
1          1          1          rslt[3]                   
1          1          1          rslt[2]                   
1          1          1          rslt[1]                   
1          1          1          rslt[0]                   
1          1          1          zero                      
1          1          1          en                        

Instance name: riscv_top.alu_inst.mvi_inst
Type name: mvi
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 98 of 98
Number of uncovered signal bits: 0 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          en                        
1          1          1          zero                      
1          1          1          result[31]                
1          1          1          result[30]                
1          1          1          result[29]                
1          1          1          result[28]                
1          1          1          result[27]                
1          1          1          result[26]                
1          1          1          result[25]                
1          1          1          result[24]                
1          1          1          result[23]                
1          1          1          result[22]                
1          1          1          result[21]                
1          1          1          result[20]                
1          1          1          result[19]                
1          1          1          result[18]                
1          1          1          result[17]                
1          1          1          result[16]                
1          1          1          result[15]                
1          1          1          result[14]                
1          1          1          result[13]                
1          1          1          result[12]                
1          1          1          result[11]                
1          1          1          result[10]                
1          1          1          result[9]                 
1          1          1          result[8]                 
1          1          1          result[7]                 
1          1          1          result[6]                 
1          1          1          result[5]                 
1          1          1          result[4]                 
1          1          1          result[3]                 
1          1          1          result[2]                 
1          1          1          result[1]                 
1          1          1          result[0]                 

Instance name: riscv_top.alu_inst.nop_inst
Type name: nop
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/alu.sv
Number of covered signal bits: 73 of 98
Number of uncovered signal bits: 25 of 98
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 98
Number of signal bits partially toggled(fall): 0 of 98

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
0          0          0          nop_out[31]               
0          0          0          nop_out[30]               
0          0          0          nop_out[29]               
0          0          0          nop_out[28]               
0          0          0          nop_out[27]               
0          0          0          nop_out[26]               
0          0          0          nop_out[25]               
0          0          0          nop_out[24]               
0          0          0          nop_out[23]               
0          0          0          nop_out[22]               
0          0          0          nop_out[21]               
0          0          0          nop_out[20]               
0          0          0          nop_out[19]               
0          0          0          nop_out[18]               
0          0          0          nop_out[17]               
0          0          0          nop_out[16]               
0          0          0          nop_out[15]               
0          0          0          nop_out[14]               
0          0          0          nop_out[13]               
0          0          0          nop_out[12]               
0          0          0          nop_out[11]               
0          0          0          nop_out[10]               
0          0          0          nop_out[9]                
0          0          0          nop_out[8]                
1          1          1          nop_out[7]                
1          1          1          nop_out[6]                
1          1          1          nop_out[5]                
1          1          1          nop_out[4]                
1          1          1          nop_out[3]                
1          1          1          nop_out[2]                
1          1          1          nop_out[1]                
1          1          1          nop_out[0]                
0          0          0          zero                      
1          1          1          en                        

Instance name: riscv_top.addr_gen_inst
Type name: addr_gen
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_sd_address_gen.sv
Number of covered signal bits: 354 of 354
Number of uncovered signal bits: 0 of 354
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 354
Number of signal bits partially toggled(fall): 0 of 354

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          addr_clk                  
1          1          1          addr_rst                  
1          1          1          rs1_data[31]              
1          1          1          rs1_data[30]              
1          1          1          rs1_data[29]              
1          1          1          rs1_data[28]              
1          1          1          rs1_data[27]              
1          1          1          rs1_data[26]              
1          1          1          rs1_data[25]              
1          1          1          rs1_data[24]              
1          1          1          rs1_data[23]              
1          1          1          rs1_data[22]              
1          1          1          rs1_data[21]              
1          1          1          rs1_data[20]              
1          1          1          rs1_data[19]              
1          1          1          rs1_data[18]              
1          1          1          rs1_data[17]              
1          1          1          rs1_data[16]              
1          1          1          rs1_data[15]              
1          1          1          rs1_data[14]              
1          1          1          rs1_data[13]              
1          1          1          rs1_data[12]              
1          1          1          rs1_data[11]              
1          1          1          rs1_data[10]              
1          1          1          rs1_data[9]               
1          1          1          rs1_data[8]               
1          1          1          rs1_data[7]               
1          1          1          rs1_data[6]               
1          1          1          rs1_data[5]               
1          1          1          rs1_data[4]               
1          1          1          rs1_data[3]               
1          1          1          rs1_data[2]               
1          1          1          rs1_data[1]               
1          1          1          rs1_data[0]               
1          1          1          imm_val[31]               
1          1          1          imm_val[30]               
1          1          1          imm_val[29]               
1          1          1          imm_val[28]               
1          1          1          imm_val[27]               
1          1          1          imm_val[26]               
1          1          1          imm_val[25]               
1          1          1          imm_val[24]               
1          1          1          imm_val[23]               
1          1          1          imm_val[22]               
1          1          1          imm_val[21]               
1          1          1          imm_val[20]               
1          1          1          imm_val[19]               
1          1          1          imm_val[18]               
1          1          1          imm_val[17]               
1          1          1          imm_val[16]               
1          1          1          imm_val[15]               
1          1          1          imm_val[14]               
1          1          1          imm_val[13]               
1          1          1          imm_val[12]               
1          1          1          imm_val[11]               
1          1          1          imm_val[10]               
1          1          1          imm_val[9]                
1          1          1          imm_val[8]                
1          1          1          imm_val[7]                
1          1          1          imm_val[6]                
1          1          1          imm_val[5]                
1          1          1          imm_val[4]                
1          1          1          imm_val[3]                
1          1          1          imm_val[2]                
1          1          1          imm_val[1]                
1          1          1          imm_val[0]                
1          1          1          id_ex_rd[4]               
1          1          1          id_ex_rd[3]               
1          1          1          id_ex_rd[2]               
1          1          1          id_ex_rd[1]               
1          1          1          id_ex_rd[0]               
1          1          1          id_ex_rs1[4]              
1          1          1          id_ex_rs1[3]              
1          1          1          id_ex_rs1[2]              
1          1          1          id_ex_rs1[1]              
1          1          1          id_ex_rs1[0]              
1          1          1          id_ex_reg_wr_en           
1          1          1          id_ex_mem_wr_en           
1          1          1          id_ex_mem_rd_en           
1          1          1          alu_data[31]              
1          1          1          alu_data[30]              
1          1          1          alu_data[29]              
1          1          1          alu_data[28]              
1          1          1          alu_data[27]              
1          1          1          alu_data[26]              
1          1          1          alu_data[25]              
1          1          1          alu_data[24]              
1          1          1          alu_data[23]              
1          1          1          alu_data[22]              
1          1          1          alu_data[21]              
1          1          1          alu_data[20]              
1          1          1          alu_data[19]              
1          1          1          alu_data[18]              
1          1          1          alu_data[17]              
1          1          1          alu_data[16]              
1          1          1          alu_data[15]              
1          1          1          alu_data[14]              
1          1          1          alu_data[13]              
1          1          1          alu_data[12]              
1          1          1          alu_data[11]              
1          1          1          alu_data[10]              
1          1          1          alu_data[9]               
1          1          1          alu_data[8]               
1          1          1          alu_data[7]               
1          1          1          alu_data[6]               
1          1          1          alu_data[5]               
1          1          1          alu_data[4]               
1          1          1          alu_data[3]               
1          1          1          alu_data[2]               
1          1          1          alu_data[1]               
1          1          1          alu_data[0]               
1          1          1          mem_wb_data[31]           
1          1          1          mem_wb_data[30]           
1          1          1          mem_wb_data[29]           
1          1          1          mem_wb_data[28]           
1          1          1          mem_wb_data[27]           
1          1          1          mem_wb_data[26]           
1          1          1          mem_wb_data[25]           
1          1          1          mem_wb_data[24]           
1          1          1          mem_wb_data[23]           
1          1          1          mem_wb_data[22]           
1          1          1          mem_wb_data[21]           
1          1          1          mem_wb_data[20]           
1          1          1          mem_wb_data[19]           
1          1          1          mem_wb_data[18]           
1          1          1          mem_wb_data[17]           
1          1          1          mem_wb_data[16]           
1          1          1          mem_wb_data[15]           
1          1          1          mem_wb_data[14]           
1          1          1          mem_wb_data[13]           
1          1          1          mem_wb_data[12]           
1          1          1          mem_wb_data[11]           
1          1          1          mem_wb_data[10]           
1          1          1          mem_wb_data[9]            
1          1          1          mem_wb_data[8]            
1          1          1          mem_wb_data[7]            
1          1          1          mem_wb_data[6]            
1          1          1          mem_wb_data[5]            
1          1          1          mem_wb_data[4]            
1          1          1          mem_wb_data[3]            
1          1          1          mem_wb_data[2]            
1          1          1          mem_wb_data[1]            
1          1          1          mem_wb_data[0]            
1          1          1          wb_data[31]               
1          1          1          wb_data[30]               
1          1          1          wb_data[29]               
1          1          1          wb_data[28]               
1          1          1          wb_data[27]               
1          1          1          wb_data[26]               
1          1          1          wb_data[25]               
1          1          1          wb_data[24]               
1          1          1          wb_data[23]               
1          1          1          wb_data[22]               
1          1          1          wb_data[21]               
1          1          1          wb_data[20]               
1          1          1          wb_data[19]               
1          1          1          wb_data[18]               
1          1          1          wb_data[17]               
1          1          1          wb_data[16]               
1          1          1          wb_data[15]               
1          1          1          wb_data[14]               
1          1          1          wb_data[13]               
1          1          1          wb_data[12]               
1          1          1          wb_data[11]               
1          1          1          wb_data[10]               
1          1          1          wb_data[9]                
1          1          1          wb_data[8]                
1          1          1          wb_data[7]                
1          1          1          wb_data[6]                
1          1          1          wb_data[5]                
1          1          1          wb_data[4]                
1          1          1          wb_data[3]                
1          1          1          wb_data[2]                
1          1          1          wb_data[1]                
1          1          1          wb_data[0]                
1          1          1          alu_ctrl[11]              
1          1          1          alu_ctrl[10]              
1          1          1          alu_ctrl[9]               
1          1          1          alu_ctrl[8]               
1          1          1          alu_ctrl[7]               
1          1          1          alu_ctrl[6]               
1          1          1          alu_ctrl[5]               
1          1          1          alu_ctrl[4]               
1          1          1          alu_ctrl[3]               
1          1          1          alu_ctrl[2]               
1          1          1          alu_ctrl[1]               
1          1          1          alu_ctrl[0]               
1          1          1          addr[31]                  
1          1          1          addr[30]                  
1          1          1          addr[29]                  
1          1          1          addr[28]                  
1          1          1          addr[27]                  
1          1          1          addr[26]                  
1          1          1          addr[25]                  
1          1          1          addr[24]                  
1          1          1          addr[23]                  
1          1          1          addr[22]                  
1          1          1          addr[21]                  
1          1          1          addr[20]                  
1          1          1          addr[19]                  
1          1          1          addr[18]                  
1          1          1          addr[17]                  
1          1          1          addr[16]                  
1          1          1          addr[15]                  
1          1          1          addr[14]                  
1          1          1          addr[13]                  
1          1          1          addr[12]                  
1          1          1          addr[11]                  
1          1          1          addr[10]                  
1          1          1          addr[9]                   
1          1          1          addr[8]                   
1          1          1          addr[7]                   
1          1          1          addr[6]                   
1          1          1          addr[5]                   
1          1          1          addr[4]                   
1          1          1          addr[3]                   
1          1          1          addr[2]                   
1          1          1          addr[1]                   
1          1          1          addr[0]                   
1          1          1          addr_temp[31]             
1          1          1          addr_temp[30]             
1          1          1          addr_temp[29]             
1          1          1          addr_temp[28]             
1          1          1          addr_temp[27]             
1          1          1          addr_temp[26]             
1          1          1          addr_temp[25]             
1          1          1          addr_temp[24]             
1          1          1          addr_temp[23]             
1          1          1          addr_temp[22]             
1          1          1          addr_temp[21]             
1          1          1          addr_temp[20]             
1          1          1          addr_temp[19]             
1          1          1          addr_temp[18]             
1          1          1          addr_temp[17]             
1          1          1          addr_temp[16]             
1          1          1          addr_temp[15]             
1          1          1          addr_temp[14]             
1          1          1          addr_temp[13]             
1          1          1          addr_temp[12]             
1          1          1          addr_temp[11]             
1          1          1          addr_temp[10]             
1          1          1          addr_temp[9]              
1          1          1          addr_temp[8]              
1          1          1          addr_temp[7]              
1          1          1          addr_temp[6]              
1          1          1          addr_temp[5]              
1          1          1          addr_temp[4]              
1          1          1          addr_temp[3]              
1          1          1          addr_temp[2]              
1          1          1          addr_temp[1]              
1          1          1          addr_temp[0]              
1          1          1          ld_valid                  
1          1          1          sd_valid                  
1          1          1          stall_pipeline            
1          1          1          oper1[31]                 
1          1          1          oper1[30]                 
1          1          1          oper1[29]                 
1          1          1          oper1[28]                 
1          1          1          oper1[27]                 
1          1          1          oper1[26]                 
1          1          1          oper1[25]                 
1          1          1          oper1[24]                 
1          1          1          oper1[23]                 
1          1          1          oper1[22]                 
1          1          1          oper1[21]                 
1          1          1          oper1[20]                 
1          1          1          oper1[19]                 
1          1          1          oper1[18]                 
1          1          1          oper1[17]                 
1          1          1          oper1[16]                 
1          1          1          oper1[15]                 
1          1          1          oper1[14]                 
1          1          1          oper1[13]                 
1          1          1          oper1[12]                 
1          1          1          oper1[11]                 
1          1          1          oper1[10]                 
1          1          1          oper1[9]                  
1          1          1          oper1[8]                  
1          1          1          oper1[7]                  
1          1          1          oper1[6]                  
1          1          1          oper1[5]                  
1          1          1          oper1[4]                  
1          1          1          oper1[3]                  
1          1          1          oper1[2]                  
1          1          1          oper1[1]                  
1          1          1          oper1[0]                  
1          1          1          oper2[31]                 
1          1          1          oper2[30]                 
1          1          1          oper2[29]                 
1          1          1          oper2[28]                 
1          1          1          oper2[27]                 
1          1          1          oper2[26]                 
1          1          1          oper2[25]                 
1          1          1          oper2[24]                 
1          1          1          oper2[23]                 
1          1          1          oper2[22]                 
1          1          1          oper2[21]                 
1          1          1          oper2[20]                 
1          1          1          oper2[19]                 
1          1          1          oper2[18]                 
1          1          1          oper2[17]                 
1          1          1          oper2[16]                 
1          1          1          oper2[15]                 
1          1          1          oper2[14]                 
1          1          1          oper2[13]                 
1          1          1          oper2[12]                 
1          1          1          oper2[11]                 
1          1          1          oper2[10]                 
1          1          1          oper2[9]                  
1          1          1          oper2[8]                  
1          1          1          oper2[7]                  
1          1          1          oper2[6]                  
1          1          1          oper2[5]                  
1          1          1          oper2[4]                  
1          1          1          oper2[3]                  
1          1          1          oper2[2]                  
1          1          1          oper2[1]                  
1          1          1          oper2[0]                  
1          1          1          ex_mem_rd[4]              
1          1          1          ex_mem_rd[3]              
1          1          1          ex_mem_rd[2]              
1          1          1          ex_mem_rd[1]              
1          1          1          ex_mem_rd[0]              
1          1          1          mem_wb_rd[4]              
1          1          1          mem_wb_rd[3]              
1          1          1          mem_wb_rd[2]              
1          1          1          mem_wb_rd[1]              
1          1          1          mem_wb_rd[0]              
1          1          1          wb_rd[4]                  
1          1          1          wb_rd[3]                  
1          1          1          wb_rd[2]                  
1          1          1          wb_rd[1]                  
1          1          1          wb_rd[0]                  
1          1          1          ex_mem_reg_wr_en          
1          1          1          mem_wb_reg_wr_en          
1          1          1          wb_reg_wr_en              
1          1          1          ex_mem_mem_wr_en          
1          1          1          mem_mem_wr_en             
1          1          1          ex_mem_mem_rd_en          
1          1          1          mem_mem_rd_en             
1          1          1          fwd[1]                    
1          1          1          fwd[0]                    
1          1          1          rs1_fwd_id_ex             
1          1          1          rs1_fwd_ex_mem            
1          1          1          rs1_fwd_mem_wb            
1          1          1          ld_valid_o                
1          1          1          sd_valid_o                
1          1          1          id_ex_rd_w[4]             
1          1          1          id_ex_rd_w[3]             
1          1          1          id_ex_rd_w[2]             
1          1          1          id_ex_rd_w[1]             
1          1          1          id_ex_rd_w[0]             
1          1          1          id_ex_reg_wr_en_w         
1          1          1          id_ex_mem_rd_en_w         

Instance name: riscv_top.load_hazard_ctrl_inst
Type name: load_hazard_ctrl
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/ld_hazard_detect.sv
Number of covered signal bits: 20 of 20
Number of uncovered signal bits: 0 of 20
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 20
Number of signal bits partially toggled(fall): 0 of 20

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          ld_hz_ctrl_clk            
1          1          1          ld_hz_ctrl_rst            
1          1          1          id_ex_mem_rd_en           
1          1          1          id_ex_rd[4]               
1          1          1          id_ex_rd[3]               
1          1          1          id_ex_rd[2]               
1          1          1          id_ex_rd[1]               
1          1          1          id_ex_rd[0]               
1          1          1          if_id_rs1[4]              
1          1          1          if_id_rs1[3]              
1          1          1          if_id_rs1[2]              
1          1          1          if_id_rs1[1]              
1          1          1          if_id_rs1[0]              
1          1          1          if_id_rs2[4]              
1          1          1          if_id_rs2[3]              
1          1          1          if_id_rs2[2]              
1          1          1          if_id_rs2[1]              
1          1          1          if_id_rs2[0]              
1          1          1          stall_pipeline            
1          1          1          stall_en                  

Instance name: riscv_top.mem_reg_mux
Type name: mux2x1
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/mux2x1.sv
Number of covered signal bits: 97 of 97
Number of uncovered signal bits: 0 of 97
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 97
Number of signal bits partially toggled(fall): 0 of 97

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          in1[31]                   
1          1          1          in1[30]                   
1          1          1          in1[29]                   
1          1          1          in1[28]                   
1          1          1          in1[27]                   
1          1          1          in1[26]                   
1          1          1          in1[25]                   
1          1          1          in1[24]                   
1          1          1          in1[23]                   
1          1          1          in1[22]                   
1          1          1          in1[21]                   
1          1          1          in1[20]                   
1          1          1          in1[19]                   
1          1          1          in1[18]                   
1          1          1          in1[17]                   
1          1          1          in1[16]                   
1          1          1          in1[15]                   
1          1          1          in1[14]                   
1          1          1          in1[13]                   
1          1          1          in1[12]                   
1          1          1          in1[11]                   
1          1          1          in1[10]                   
1          1          1          in1[9]                    
1          1          1          in1[8]                    
1          1          1          in1[7]                    
1          1          1          in1[6]                    
1          1          1          in1[5]                    
1          1          1          in1[4]                    
1          1          1          in1[3]                    
1          1          1          in1[2]                    
1          1          1          in1[1]                    
1          1          1          in1[0]                    
1          1          1          in2[31]                   
1          1          1          in2[30]                   
1          1          1          in2[29]                   
1          1          1          in2[28]                   
1          1          1          in2[27]                   
1          1          1          in2[26]                   
1          1          1          in2[25]                   
1          1          1          in2[24]                   
1          1          1          in2[23]                   
1          1          1          in2[22]                   
1          1          1          in2[21]                   
1          1          1          in2[20]                   
1          1          1          in2[19]                   
1          1          1          in2[18]                   
1          1          1          in2[17]                   
1          1          1          in2[16]                   
1          1          1          in2[15]                   
1          1          1          in2[14]                   
1          1          1          in2[13]                   
1          1          1          in2[12]                   
1          1          1          in2[11]                   
1          1          1          in2[10]                   
1          1          1          in2[9]                    
1          1          1          in2[8]                    
1          1          1          in2[7]                    
1          1          1          in2[6]                    
1          1          1          in2[5]                    
1          1          1          in2[4]                    
1          1          1          in2[3]                    
1          1          1          in2[2]                    
1          1          1          in2[1]                    
1          1          1          in2[0]                    
1          1          1          sel                       
1          1          1          out[31]                   
1          1          1          out[30]                   
1          1          1          out[29]                   
1          1          1          out[28]                   
1          1          1          out[27]                   
1          1          1          out[26]                   
1          1          1          out[25]                   
1          1          1          out[24]                   
1          1          1          out[23]                   
1          1          1          out[22]                   
1          1          1          out[21]                   
1          1          1          out[20]                   
1          1          1          out[19]                   
1          1          1          out[18]                   
1          1          1          out[17]                   
1          1          1          out[16]                   
1          1          1          out[15]                   
1          1          1          out[14]                   
1          1          1          out[13]                   
1          1          1          out[12]                   
1          1          1          out[11]                   
1          1          1          out[10]                   
1          1          1          out[9]                    
1          1          1          out[8]                    
1          1          1          out[7]                    
1          1          1          out[6]                    
1          1          1          out[5]                    
1          1          1          out[4]                    
1          1          1          out[3]                    
1          1          1          out[2]                    
1          1          1          out[1]                    
1          1          1          out[0]                    

Instance name: riscv_top.fwd_inst
Type name: fwd
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered signal bits: 260 of 260
Number of uncovered signal bits: 0 of 260
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 260
Number of signal bits partially toggled(fall): 0 of 260

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          rs1_data[31]              
1          1          1          rs1_data[30]              
1          1          1          rs1_data[29]              
1          1          1          rs1_data[28]              
1          1          1          rs1_data[27]              
1          1          1          rs1_data[26]              
1          1          1          rs1_data[25]              
1          1          1          rs1_data[24]              
1          1          1          rs1_data[23]              
1          1          1          rs1_data[22]              
1          1          1          rs1_data[21]              
1          1          1          rs1_data[20]              
1          1          1          rs1_data[19]              
1          1          1          rs1_data[18]              
1          1          1          rs1_data[17]              
1          1          1          rs1_data[16]              
1          1          1          rs1_data[15]              
1          1          1          rs1_data[14]              
1          1          1          rs1_data[13]              
1          1          1          rs1_data[12]              
1          1          1          rs1_data[11]              
1          1          1          rs1_data[10]              
1          1          1          rs1_data[9]               
1          1          1          rs1_data[8]               
1          1          1          rs1_data[7]               
1          1          1          rs1_data[6]               
1          1          1          rs1_data[5]               
1          1          1          rs1_data[4]               
1          1          1          rs1_data[3]               
1          1          1          rs1_data[2]               
1          1          1          rs1_data[1]               
1          1          1          rs1_data[0]               
1          1          1          rs2_data[31]              
1          1          1          rs2_data[30]              
1          1          1          rs2_data[29]              
1          1          1          rs2_data[28]              
1          1          1          rs2_data[27]              
1          1          1          rs2_data[26]              
1          1          1          rs2_data[25]              
1          1          1          rs2_data[24]              
1          1          1          rs2_data[23]              
1          1          1          rs2_data[22]              
1          1          1          rs2_data[21]              
1          1          1          rs2_data[20]              
1          1          1          rs2_data[19]              
1          1          1          rs2_data[18]              
1          1          1          rs2_data[17]              
1          1          1          rs2_data[16]              
1          1          1          rs2_data[15]              
1          1          1          rs2_data[14]              
1          1          1          rs2_data[13]              
1          1          1          rs2_data[12]              
1          1          1          rs2_data[11]              
1          1          1          rs2_data[10]              
1          1          1          rs2_data[9]               
1          1          1          rs2_data[8]               
1          1          1          rs2_data[7]               
1          1          1          rs2_data[6]               
1          1          1          rs2_data[5]               
1          1          1          rs2_data[4]               
1          1          1          rs2_data[3]               
1          1          1          rs2_data[2]               
1          1          1          rs2_data[1]               
1          1          1          rs2_data[0]               
1          1          1          alu_out[31]               
1          1          1          alu_out[30]               
1          1          1          alu_out[29]               
1          1          1          alu_out[28]               
1          1          1          alu_out[27]               
1          1          1          alu_out[26]               
1          1          1          alu_out[25]               
1          1          1          alu_out[24]               
1          1          1          alu_out[23]               
1          1          1          alu_out[22]               
1          1          1          alu_out[21]               
1          1          1          alu_out[20]               
1          1          1          alu_out[19]               
1          1          1          alu_out[18]               
1          1          1          alu_out[17]               
1          1          1          alu_out[16]               
1          1          1          alu_out[15]               
1          1          1          alu_out[14]               
1          1          1          alu_out[13]               
1          1          1          alu_out[12]               
1          1          1          alu_out[11]               
1          1          1          alu_out[10]               
1          1          1          alu_out[9]                
1          1          1          alu_out[8]                
1          1          1          alu_out[7]                
1          1          1          alu_out[6]                
1          1          1          alu_out[5]                
1          1          1          alu_out[4]                
1          1          1          alu_out[3]                
1          1          1          alu_out[2]                
1          1          1          alu_out[1]                
1          1          1          alu_out[0]                
1          1          1          forward_a[1]              
1          1          1          forward_a[0]              
1          1          1          forward_b[1]              
1          1          1          forward_b[0]              
1          1          1          reg_write_data[31]        
1          1          1          reg_write_data[30]        
1          1          1          reg_write_data[29]        
1          1          1          reg_write_data[28]        
1          1          1          reg_write_data[27]        
1          1          1          reg_write_data[26]        
1          1          1          reg_write_data[25]        
1          1          1          reg_write_data[24]        
1          1          1          reg_write_data[23]        
1          1          1          reg_write_data[22]        
1          1          1          reg_write_data[21]        
1          1          1          reg_write_data[20]        
1          1          1          reg_write_data[19]        
1          1          1          reg_write_data[18]        
1          1          1          reg_write_data[17]        
1          1          1          reg_write_data[16]        
1          1          1          reg_write_data[15]        
1          1          1          reg_write_data[14]        
1          1          1          reg_write_data[13]        
1          1          1          reg_write_data[12]        
1          1          1          reg_write_data[11]        
1          1          1          reg_write_data[10]        
1          1          1          reg_write_data[9]         
1          1          1          reg_write_data[8]         
1          1          1          reg_write_data[7]         
1          1          1          reg_write_data[6]         
1          1          1          reg_write_data[5]         
1          1          1          reg_write_data[4]         
1          1          1          reg_write_data[3]         
1          1          1          reg_write_data[2]         
1          1          1          reg_write_data[1]         
1          1          1          reg_write_data[0]         
1          1          1          reg_write_data_1[31]      
1          1          1          reg_write_data_1[30]      
1          1          1          reg_write_data_1[29]      
1          1          1          reg_write_data_1[28]      
1          1          1          reg_write_data_1[27]      
1          1          1          reg_write_data_1[26]      
1          1          1          reg_write_data_1[25]      
1          1          1          reg_write_data_1[24]      
1          1          1          reg_write_data_1[23]      
1          1          1          reg_write_data_1[22]      
1          1          1          reg_write_data_1[21]      
1          1          1          reg_write_data_1[20]      
1          1          1          reg_write_data_1[19]      
1          1          1          reg_write_data_1[18]      
1          1          1          reg_write_data_1[17]      
1          1          1          reg_write_data_1[16]      
1          1          1          reg_write_data_1[15]      
1          1          1          reg_write_data_1[14]      
1          1          1          reg_write_data_1[13]      
1          1          1          reg_write_data_1[12]      
1          1          1          reg_write_data_1[11]      
1          1          1          reg_write_data_1[10]      
1          1          1          reg_write_data_1[9]       
1          1          1          reg_write_data_1[8]       
1          1          1          reg_write_data_1[7]       
1          1          1          reg_write_data_1[6]       
1          1          1          reg_write_data_1[5]       
1          1          1          reg_write_data_1[4]       
1          1          1          reg_write_data_1[3]       
1          1          1          reg_write_data_1[2]       
1          1          1          reg_write_data_1[1]       
1          1          1          reg_write_data_1[0]       
1          1          1          alu_data_in_1[31]         
1          1          1          alu_data_in_1[30]         
1          1          1          alu_data_in_1[29]         
1          1          1          alu_data_in_1[28]         
1          1          1          alu_data_in_1[27]         
1          1          1          alu_data_in_1[26]         
1          1          1          alu_data_in_1[25]         
1          1          1          alu_data_in_1[24]         
1          1          1          alu_data_in_1[23]         
1          1          1          alu_data_in_1[22]         
1          1          1          alu_data_in_1[21]         
1          1          1          alu_data_in_1[20]         
1          1          1          alu_data_in_1[19]         
1          1          1          alu_data_in_1[18]         
1          1          1          alu_data_in_1[17]         
1          1          1          alu_data_in_1[16]         
1          1          1          alu_data_in_1[15]         
1          1          1          alu_data_in_1[14]         
1          1          1          alu_data_in_1[13]         
1          1          1          alu_data_in_1[12]         
1          1          1          alu_data_in_1[11]         
1          1          1          alu_data_in_1[10]         
1          1          1          alu_data_in_1[9]          
1          1          1          alu_data_in_1[8]          
1          1          1          alu_data_in_1[7]          
1          1          1          alu_data_in_1[6]          
1          1          1          alu_data_in_1[5]          
1          1          1          alu_data_in_1[4]          
1          1          1          alu_data_in_1[3]          
1          1          1          alu_data_in_1[2]          
1          1          1          alu_data_in_1[1]          
1          1          1          alu_data_in_1[0]          
1          1          1          alu_data_in_2[31]         
1          1          1          alu_data_in_2[30]         
1          1          1          alu_data_in_2[29]         
1          1          1          alu_data_in_2[28]         
1          1          1          alu_data_in_2[27]         
1          1          1          alu_data_in_2[26]         
1          1          1          alu_data_in_2[25]         
1          1          1          alu_data_in_2[24]         
1          1          1          alu_data_in_2[23]         
1          1          1          alu_data_in_2[22]         
1          1          1          alu_data_in_2[21]         
1          1          1          alu_data_in_2[20]         
1          1          1          alu_data_in_2[19]         
1          1          1          alu_data_in_2[18]         
1          1          1          alu_data_in_2[17]         
1          1          1          alu_data_in_2[16]         
1          1          1          alu_data_in_2[15]         
1          1          1          alu_data_in_2[14]         
1          1          1          alu_data_in_2[13]         
1          1          1          alu_data_in_2[12]         
1          1          1          alu_data_in_2[11]         
1          1          1          alu_data_in_2[10]         
1          1          1          alu_data_in_2[9]          
1          1          1          alu_data_in_2[8]          
1          1          1          alu_data_in_2[7]          
1          1          1          alu_data_in_2[6]          
1          1          1          alu_data_in_2[5]          
1          1          1          alu_data_in_2[4]          
1          1          1          alu_data_in_2[3]          
1          1          1          alu_data_in_2[2]          
1          1          1          alu_data_in_2[1]          
1          1          1          alu_data_in_2[0]          
1          1          1          store_data_r[31]          
1          1          1          store_data_r[30]          
1          1          1          store_data_r[29]          
1          1          1          store_data_r[28]          
1          1          1          store_data_r[27]          
1          1          1          store_data_r[26]          
1          1          1          store_data_r[25]          
1          1          1          store_data_r[24]          
1          1          1          store_data_r[23]          
1          1          1          store_data_r[22]          
1          1          1          store_data_r[21]          
1          1          1          store_data_r[20]          
1          1          1          store_data_r[19]          
1          1          1          store_data_r[18]          
1          1          1          store_data_r[17]          
1          1          1          store_data_r[16]          
1          1          1          store_data_r[15]          
1          1          1          store_data_r[14]          
1          1          1          store_data_r[13]          
1          1          1          store_data_r[12]          
1          1          1          store_data_r[11]          
1          1          1          store_data_r[10]          
1          1          1          store_data_r[9]           
1          1          1          store_data_r[8]           
1          1          1          store_data_r[7]           
1          1          1          store_data_r[6]           
1          1          1          store_data_r[5]           
1          1          1          store_data_r[4]           
1          1          1          store_data_r[3]           
1          1          1          store_data_r[2]           
1          1          1          store_data_r[1]           
1          1          1          store_data_r[0]           

Instance name: riscv_top.forwarding_inst
Type name: forwarding
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/forwarding_unit.sv
Number of covered signal bits: 63 of 63
Number of uncovered signal bits: 0 of 63
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 63
Number of signal bits partially toggled(fall): 0 of 63

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          fwd_clk                   
1          1          1          fwd_rst                   
1          1          1          reg_wr_en                 
1          1          1          rd[4]                     
1          1          1          rd[3]                     
1          1          1          rd[2]                     
1          1          1          rd[1]                     
1          1          1          rd[0]                     
1          1          1          rs1[4]                    
1          1          1          rs1[3]                    
1          1          1          rs1[2]                    
1          1          1          rs1[1]                    
1          1          1          rs1[0]                    
1          1          1          rs2[4]                    
1          1          1          rs2[3]                    
1          1          1          rs2[2]                    
1          1          1          rs2[1]                    
1          1          1          rs2[0]                    
1          1          1          stall_pipeline            
1          1          1          forward_a[1]              
1          1          1          forward_a[0]              
1          1          1          forward_b[1]              
1          1          1          forward_b[0]              
1          1          1          id_ex_rd[4]               
1          1          1          id_ex_rd[3]               
1          1          1          id_ex_rd[2]               
1          1          1          id_ex_rd[1]               
1          1          1          id_ex_rd[0]               
1          1          1          ex_mem_rd[4]              
1          1          1          ex_mem_rd[3]              
1          1          1          ex_mem_rd[2]              
1          1          1          ex_mem_rd[1]              
1          1          1          ex_mem_rd[0]              
1          1          1          mem_wb_rd[4]              
1          1          1          mem_wb_rd[3]              
1          1          1          mem_wb_rd[2]              
1          1          1          mem_wb_rd[1]              
1          1          1          mem_wb_rd[0]              
1          1          1          wb_rd[4]                  
1          1          1          wb_rd[3]                  
1          1          1          wb_rd[2]                  
1          1          1          wb_rd[1]                  
1          1          1          wb_rd[0]                  
1          1          1          id_ex_rs1[4]              
1          1          1          id_ex_rs1[3]              
1          1          1          id_ex_rs1[2]              
1          1          1          id_ex_rs1[1]              
1          1          1          id_ex_rs1[0]              
1          1          1          id_ex_rs2[4]              
1          1          1          id_ex_rs2[3]              
1          1          1          id_ex_rs2[2]              
1          1          1          id_ex_rs2[1]              
1          1          1          id_ex_rs2[0]              
1          1          1          id_ex_reg_wr_en           
1          1          1          ex_mem_reg_wr_en          
1          1          1          mem_wb_reg_wr_en          
1          1          1          wb_reg_wr_en              
1          1          1          rs1_fwd_ex_mem            
1          1          1          rs1_fwd_mem_wb            
1          1          1          rs2_fwd_ex_mem            
1          1          1          rs2_fwd_mem_wb            
1          1          1          rs1_fwd_wb                
1          1          1          rs2_fwd_wb                

Instance name: riscv_top.store_data_inst
Type name: store_data
File name: /home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/top.sv
Number of covered signal bits: 282 of 282
Number of uncovered signal bits: 0 of 282
Number of excluded signal bits: 0
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 282
Number of signal bits partially toggled(fall): 0 of 282

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          risc_clk                  
1          1          1          risc_rst                  
1          1          1          alu_out[31]               
1          1          1          alu_out[30]               
1          1          1          alu_out[29]               
1          1          1          alu_out[28]               
1          1          1          alu_out[27]               
1          1          1          alu_out[26]               
1          1          1          alu_out[25]               
1          1          1          alu_out[24]               
1          1          1          alu_out[23]               
1          1          1          alu_out[22]               
1          1          1          alu_out[21]               
1          1          1          alu_out[20]               
1          1          1          alu_out[19]               
1          1          1          alu_out[18]               
1          1          1          alu_out[17]               
1          1          1          alu_out[16]               
1          1          1          alu_out[15]               
1          1          1          alu_out[14]               
1          1          1          alu_out[13]               
1          1          1          alu_out[12]               
1          1          1          alu_out[11]               
1          1          1          alu_out[10]               
1          1          1          alu_out[9]                
1          1          1          alu_out[8]                
1          1          1          alu_out[7]                
1          1          1          alu_out[6]                
1          1          1          alu_out[5]                
1          1          1          alu_out[4]                
1          1          1          alu_out[3]                
1          1          1          alu_out[2]                
1          1          1          alu_out[1]                
1          1          1          alu_out[0]                
1          1          1          mem_out[31]               
1          1          1          mem_out[30]               
1          1          1          mem_out[29]               
1          1          1          mem_out[28]               
1          1          1          mem_out[27]               
1          1          1          mem_out[26]               
1          1          1          mem_out[25]               
1          1          1          mem_out[24]               
1          1          1          mem_out[23]               
1          1          1          mem_out[22]               
1          1          1          mem_out[21]               
1          1          1          mem_out[20]               
1          1          1          mem_out[19]               
1          1          1          mem_out[18]               
1          1          1          mem_out[17]               
1          1          1          mem_out[16]               
1          1          1          mem_out[15]               
1          1          1          mem_out[14]               
1          1          1          mem_out[13]               
1          1          1          mem_out[12]               
1          1          1          mem_out[11]               
1          1          1          mem_out[10]               
1          1          1          mem_out[9]                
1          1          1          mem_out[8]                
1          1          1          mem_out[7]                
1          1          1          mem_out[6]                
1          1          1          mem_out[5]                
1          1          1          mem_out[4]                
1          1          1          mem_out[3]                
1          1          1          mem_out[2]                
1          1          1          mem_out[1]                
1          1          1          mem_out[0]                
1          1          1          reg_write_data[31]        
1          1          1          reg_write_data[30]        
1          1          1          reg_write_data[29]        
1          1          1          reg_write_data[28]        
1          1          1          reg_write_data[27]        
1          1          1          reg_write_data[26]        
1          1          1          reg_write_data[25]        
1          1          1          reg_write_data[24]        
1          1          1          reg_write_data[23]        
1          1          1          reg_write_data[22]        
1          1          1          reg_write_data[21]        
1          1          1          reg_write_data[20]        
1          1          1          reg_write_data[19]        
1          1          1          reg_write_data[18]        
1          1          1          reg_write_data[17]        
1          1          1          reg_write_data[16]        
1          1          1          reg_write_data[15]        
1          1          1          reg_write_data[14]        
1          1          1          reg_write_data[13]        
1          1          1          reg_write_data[12]        
1          1          1          reg_write_data[11]        
1          1          1          reg_write_data[10]        
1          1          1          reg_write_data[9]         
1          1          1          reg_write_data[8]         
1          1          1          reg_write_data[7]         
1          1          1          reg_write_data[6]         
1          1          1          reg_write_data[5]         
1          1          1          reg_write_data[4]         
1          1          1          reg_write_data[3]         
1          1          1          reg_write_data[2]         
1          1          1          reg_write_data[1]         
1          1          1          reg_write_data[0]         
1          1          1          store_data_r[31]          
1          1          1          store_data_r[30]          
1          1          1          store_data_r[29]          
1          1          1          store_data_r[28]          
1          1          1          store_data_r[27]          
1          1          1          store_data_r[26]          
1          1          1          store_data_r[25]          
1          1          1          store_data_r[24]          
1          1          1          store_data_r[23]          
1          1          1          store_data_r[22]          
1          1          1          store_data_r[21]          
1          1          1          store_data_r[20]          
1          1          1          store_data_r[19]          
1          1          1          store_data_r[18]          
1          1          1          store_data_r[17]          
1          1          1          store_data_r[16]          
1          1          1          store_data_r[15]          
1          1          1          store_data_r[14]          
1          1          1          store_data_r[13]          
1          1          1          store_data_r[12]          
1          1          1          store_data_r[11]          
1          1          1          store_data_r[10]          
1          1          1          store_data_r[9]           
1          1          1          store_data_r[8]           
1          1          1          store_data_r[7]           
1          1          1          store_data_r[6]           
1          1          1          store_data_r[5]           
1          1          1          store_data_r[4]           
1          1          1          store_data_r[3]           
1          1          1          store_data_r[2]           
1          1          1          store_data_r[1]           
1          1          1          store_data_r[0]           
1          1          1          alu_ctrl[11]              
1          1          1          alu_ctrl[10]              
1          1          1          alu_ctrl[9]               
1          1          1          alu_ctrl[8]               
1          1          1          alu_ctrl[7]               
1          1          1          alu_ctrl[6]               
1          1          1          alu_ctrl[5]               
1          1          1          alu_ctrl[4]               
1          1          1          alu_ctrl[3]               
1          1          1          alu_ctrl[2]               
1          1          1          alu_ctrl[1]               
1          1          1          alu_ctrl[0]               
1          1          1          store_data[31]            
1          1          1          store_data[30]            
1          1          1          store_data[29]            
1          1          1          store_data[28]            
1          1          1          store_data[27]            
1          1          1          store_data[26]            
1          1          1          store_data[25]            
1          1          1          store_data[24]            
1          1          1          store_data[23]            
1          1          1          store_data[22]            
1          1          1          store_data[21]            
1          1          1          store_data[20]            
1          1          1          store_data[19]            
1          1          1          store_data[18]            
1          1          1          store_data[17]            
1          1          1          store_data[16]            
1          1          1          store_data[15]            
1          1          1          store_data[14]            
1          1          1          store_data[13]            
1          1          1          store_data[12]            
1          1          1          store_data[11]            
1          1          1          store_data[10]            
1          1          1          store_data[9]             
1          1          1          store_data[8]             
1          1          1          store_data[7]             
1          1          1          store_data[6]             
1          1          1          store_data[5]             
1          1          1          store_data[4]             
1          1          1          store_data[3]             
1          1          1          store_data[2]             
1          1          1          store_data[1]             
1          1          1          store_data[0]             
1          1          1          alu_to_mux[31]            
1          1          1          alu_to_mux[30]            
1          1          1          alu_to_mux[29]            
1          1          1          alu_to_mux[28]            
1          1          1          alu_to_mux[27]            
1          1          1          alu_to_mux[26]            
1          1          1          alu_to_mux[25]            
1          1          1          alu_to_mux[24]            
1          1          1          alu_to_mux[23]            
1          1          1          alu_to_mux[22]            
1          1          1          alu_to_mux[21]            
1          1          1          alu_to_mux[20]            
1          1          1          alu_to_mux[19]            
1          1          1          alu_to_mux[18]            
1          1          1          alu_to_mux[17]            
1          1          1          alu_to_mux[16]            
1          1          1          alu_to_mux[15]            
1          1          1          alu_to_mux[14]            
1          1          1          alu_to_mux[13]            
1          1          1          alu_to_mux[12]            
1          1          1          alu_to_mux[11]            
1          1          1          alu_to_mux[10]            
1          1          1          alu_to_mux[9]             
1          1          1          alu_to_mux[8]             
1          1          1          alu_to_mux[7]             
1          1          1          alu_to_mux[6]             
1          1          1          alu_to_mux[5]             
1          1          1          alu_to_mux[4]             
1          1          1          alu_to_mux[3]             
1          1          1          alu_to_mux[2]             
1          1          1          alu_to_mux[1]             
1          1          1          alu_to_mux[0]             
1          1          1          mem_to_mux[31]            
1          1          1          mem_to_mux[30]            
1          1          1          mem_to_mux[29]            
1          1          1          mem_to_mux[28]            
1          1          1          mem_to_mux[27]            
1          1          1          mem_to_mux[26]            
1          1          1          mem_to_mux[25]            
1          1          1          mem_to_mux[24]            
1          1          1          mem_to_mux[23]            
1          1          1          mem_to_mux[22]            
1          1          1          mem_to_mux[21]            
1          1          1          mem_to_mux[20]            
1          1          1          mem_to_mux[19]            
1          1          1          mem_to_mux[18]            
1          1          1          mem_to_mux[17]            
1          1          1          mem_to_mux[16]            
1          1          1          mem_to_mux[15]            
1          1          1          mem_to_mux[14]            
1          1          1          mem_to_mux[13]            
1          1          1          mem_to_mux[12]            
1          1          1          mem_to_mux[11]            
1          1          1          mem_to_mux[10]            
1          1          1          mem_to_mux[9]             
1          1          1          mem_to_mux[8]             
1          1          1          mem_to_mux[7]             
1          1          1          mem_to_mux[6]             
1          1          1          mem_to_mux[5]             
1          1          1          mem_to_mux[4]             
1          1          1          mem_to_mux[3]             
1          1          1          mem_to_mux[2]             
1          1          1          mem_to_mux[1]             
1          1          1          mem_to_mux[0]             
1          1          1          reg_write_data_1[31]      
1          1          1          reg_write_data_1[30]      
1          1          1          reg_write_data_1[29]      
1          1          1          reg_write_data_1[28]      
1          1          1          reg_write_data_1[27]      
1          1          1          reg_write_data_1[26]      
1          1          1          reg_write_data_1[25]      
1          1          1          reg_write_data_1[24]      
1          1          1          reg_write_data_1[23]      
1          1          1          reg_write_data_1[22]      
1          1          1          reg_write_data_1[21]      
1          1          1          reg_write_data_1[20]      
1          1          1          reg_write_data_1[19]      
1          1          1          reg_write_data_1[18]      
1          1          1          reg_write_data_1[17]      
1          1          1          reg_write_data_1[16]      
1          1          1          reg_write_data_1[15]      
1          1          1          reg_write_data_1[14]      
1          1          1          reg_write_data_1[13]      
1          1          1          reg_write_data_1[12]      
1          1          1          reg_write_data_1[11]      
1          1          1          reg_write_data_1[10]      
1          1          1          reg_write_data_1[9]       
1          1          1          reg_write_data_1[8]       
1          1          1          reg_write_data_1[7]       
1          1          1          reg_write_data_1[6]       
1          1          1          reg_write_data_1[5]       
1          1          1          reg_write_data_1[4]       
1          1          1          reg_write_data_1[3]       
1          1          1          reg_write_data_1[2]       
1          1          1          reg_write_data_1[1]       
1          1          1          reg_write_data_1[0]       
1          1          1          alu_ctrl_mem[11]          
1          1          1          alu_ctrl_mem[10]          
1          1          1          alu_ctrl_mem[9]           
1          1          1          alu_ctrl_mem[8]           
1          1          1          alu_ctrl_mem[7]           
1          1          1          alu_ctrl_mem[6]           
1          1          1          alu_ctrl_mem[5]           
1          1          1          alu_ctrl_mem[4]           
1          1          1          alu_ctrl_mem[3]           
1          1          1          alu_ctrl_mem[2]           
1          1          1          alu_ctrl_mem[1]           
1          1          1          alu_ctrl_mem[0]           

Covered+Uncovered+Excluded+UNR Fsm Detail Report, Instance Based
================================================================

Covered+Uncovered+Excluded+UNR Assertion Detail Report, Instance Based
======================================================================

Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based
=======================================================================

