wb_dma_ch_pri_enc/wire_pri27_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.308502 -2.271734 3.044890 -0.643289 0.072475 1.170055 -0.271708 -3.476411 3.586114 -1.913174 0.884863 -3.143439 2.174311 0.243567 0.665882 -1.075767 0.370441 0.213339 1.791404 0.148132
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.903769 -0.655477 -1.663283 -2.040704 1.605328 3.702634 1.567491 0.159297 -0.021165 -2.365584 0.108665 -1.728079 -0.516551 -2.417276 0.101133 -3.992581 2.319617 -0.631246 -1.436791 -0.654888
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.134332 -0.130369 -1.288013 1.520280 1.722990 -0.739109 2.449130 0.811481 1.340411 3.339993 1.178197 4.669129 -0.757651 -0.619888 -0.302669 -1.232789 -0.069300 1.697296 1.645687 -1.438535
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.867800 -3.296071 1.461184 0.330468 0.382725 0.123873 0.361582 1.057065 3.986999 -1.985264 -2.981944 2.136929 -2.260882 1.469894 -1.586872 0.024162 0.639032 1.574645 -0.708580 1.769352
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_rf/assign_1_ch_adr0 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_rf/reg_ch_busy -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
wb_dma_wb_slv/always_5 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_wb_slv/always_4 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_wb_slv/always_3 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
wb_dma_wb_slv/always_1 3.616575 -2.130928 2.415422 5.087373 -4.290443 1.723614 -1.012820 -0.419837 -1.162121 0.019212 4.264326 3.419611 -0.642365 -3.093513 1.323667 -3.126547 0.455028 -4.459575 -3.184819 0.712721
wb_dma_ch_sel/always_44/case_1/cond 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma_rf/wire_ch0_csr 2.165106 0.867879 -2.426234 -0.410761 0.728803 5.928416 -0.716379 1.297796 -3.161817 3.810712 -0.106914 1.680492 2.211362 -2.350520 2.429040 -2.623396 -2.381612 -4.175738 -1.142124 -1.418244
wb_dma_de/wire_done 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_pri_enc/wire_pri11_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.876573 -1.042903 -1.213969 -0.717086 3.810663 2.619387 -1.801229 3.059056 -1.013189 -0.115887 -3.425616 0.681027 1.910325 0.780136 -1.227539 -2.915514 -3.098467 0.349523 0.906286 -0.850946
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma_de/always_13/stmt_1 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_de/always_4/if_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_arb/input_req 4.676748 -2.405278 0.755957 -2.285538 -0.572570 0.227732 0.143912 0.636070 2.567339 0.142098 -4.521197 -1.205125 -1.619800 0.818220 -2.324012 3.242270 -3.176127 -0.997635 -0.656061 0.423640
wb_dma_ch_pri_enc/wire_pri20_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_rf/always_26/if_1/if_1 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.662222 -2.400955 1.189367 2.185621 1.140914 -3.599430 -0.831421 -0.623215 0.963667 -0.255192 3.066988 0.557504 -0.857843 -1.569300 1.873099 -0.934408 0.562612 1.150196 1.853980 -0.169003
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_ch_sel/wire_ch_sel 5.026989 0.028032 -2.240704 -1.454123 -1.003421 3.669961 3.781334 0.559908 -0.752933 2.069253 -3.004727 1.176463 0.772405 -0.266491 -3.376832 0.061548 -0.094069 -0.423231 -1.110583 -1.205320
wb_dma_rf/inst_u19 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u18 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u17 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u16 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u15 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u14 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u13 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u12 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u11 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u10 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.572573 -3.077067 -4.801754 -1.218176 -0.463717 -2.316171 -3.246948 1.560628 -5.345488 -2.439285 -0.809314 2.169651 0.722304 0.953056 -1.554305 -2.671088 -0.506426 1.669604 -0.345807 -0.836416
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.162900 -3.241801 -2.063602 -5.869985 -2.020248 -2.185388 -0.185715 -3.315038 3.026533 -0.679986 3.484478 -1.044987 -1.129680 -0.923822 3.028340 2.492434 0.497754 -0.026860 2.175779 0.935015
wb_dma/input_wb1_ack_i 0.908303 0.350306 -0.443715 0.341757 1.115474 -0.925404 -2.413001 2.034265 1.915587 -1.335194 -0.540852 1.551649 -1.110466 -2.578640 -0.243114 -0.497406 0.026829 -1.461104 -2.211066 -1.258187
wb_dma/wire_slv0_we 4.468194 1.240637 -1.756259 0.619312 -3.200343 3.046033 -0.603627 -0.385422 -1.504176 -0.730373 -2.705302 1.026945 1.936860 2.974205 -2.269330 2.029244 0.805885 0.186032 -1.332087 0.431966
wb_dma_ch_rf/reg_ch_sz_inf -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_rf 2.718843 1.010802 -1.610004 -0.243457 -3.432821 2.667548 1.693617 -0.915614 -2.540054 -1.601976 -0.304786 0.618266 1.056656 1.433286 -2.347381 0.100380 1.144121 -0.325076 -0.966025 1.321073
wb_dma_ch_sel/wire_gnt_p1_d -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -1.057082 -2.111000 0.447101 -1.453586 1.112574 2.360565 0.305739 -1.809868 0.246949 -0.682646 -2.127453 -2.702599 4.026608 1.359532 -2.233304 -2.426078 -1.061585 1.323749 2.715235 -1.061163
wb_dma_ch_sel/input_ch1_txsz -2.107401 -2.421148 2.775628 0.375458 1.434703 0.217239 -2.254035 -0.781141 3.477062 -0.489622 0.751046 0.432974 1.060684 -0.738968 3.265800 -2.087788 1.080823 -1.525183 -0.415681 1.191884
wb_dma/wire_ch3_txsz 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/assign_7_pri2 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_pri_enc/inst_u30 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/assign_3_dma_nd 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_rf/assign_6_pointer 1.971959 -6.671474 2.538970 -0.540536 -1.739308 -4.057087 1.934054 -1.704084 -1.119485 0.933028 -0.778374 0.072641 0.368214 0.122121 0.806360 -2.316618 -1.137552 0.788227 2.377213 1.472890
wb_dma_ch_rf/wire_ch_adr0_dewe 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_pri_enc/always_2/if_1/cond 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_sel/input_ch0_txsz -1.157270 -1.544072 -0.072087 -1.402222 1.579645 2.167826 -0.977955 -2.331164 0.300089 -0.489615 -0.765237 -3.703481 4.171307 -0.101184 -0.082121 -2.308579 -0.568469 0.374411 2.240093 -2.097606
wb_dma_ch_sel/always_2 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/always_3 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_rf/input_de_txsz_we -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/assign_145_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/always_3/if_1/if_1/cond -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_rf/always_1/case_1 -2.724832 -0.444262 0.616232 2.916310 0.578842 -2.071409 0.115974 2.694412 -3.860820 -0.578377 1.703664 1.202939 0.011785 -1.642486 -0.127083 -2.711968 2.171498 2.909049 2.101490 -1.037891
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.548462 -0.433019 -1.736498 1.561882 0.045474 0.165102 1.444600 -2.265416 1.258396 0.073326 4.804618 1.518268 -1.067288 -2.081538 2.166877 -2.841208 2.464916 0.827745 1.167882 -2.067383
wb_dma_ch_sel/assign_99_valid/expr_1 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_wb_slv/reg_slv_adr 3.616575 -2.130928 2.415422 5.087373 -4.290443 1.723614 -1.012820 -0.419837 -1.162121 0.019212 4.264326 3.419611 -0.642365 -3.093513 1.323667 -3.126547 0.455028 -4.459575 -3.184819 0.712721
wb_dma_ch_sel/assign_8_pri2 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_wb_mast/wire_wb_cyc_o -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_paused -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/wire_ch1_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.486215 -0.004952 -0.842262 -5.143352 -0.145681 3.154789 2.350399 2.283937 -1.280198 -0.409333 -1.152653 -1.268325 -0.771357 -1.181443 -0.895717 0.393174 -0.859429 -1.741541 -1.440360 1.002173
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_arb/always_2/block_1/case_1/if_1 4.529835 -2.831244 0.989366 -0.088817 -1.859918 1.661137 -1.189823 0.719182 0.949390 -2.498901 -1.151638 -1.645802 -0.681927 1.359495 -2.298693 3.719465 -3.339795 0.534147 0.857068 0.198170
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/always_39/case_1/stmt_4 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_pri_enc/wire_pri14_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_39/case_1/stmt_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_rf/wire_ch6_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.875660 -2.455370 -1.448068 2.243716 0.746848 1.252017 -3.913872 1.802640 -1.082257 -0.728543 2.750385 0.259028 0.557769 -2.884422 0.491831 -0.399402 -2.248085 -0.937466 0.604532 -2.798562
wb_dma_wb_if/input_wb_we_i 1.210415 -0.056604 -2.609896 0.239108 -0.015245 0.166736 -5.834351 0.488839 0.065457 -3.150461 4.695982 0.333436 -1.366650 -2.651578 4.098259 0.877646 -0.026156 -2.227633 -2.866394 -1.470499
wb_dma_ch_sel/assign_141_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.912553 -1.038462 -1.169350 -0.519959 1.063363 2.943925 -0.663923 5.003816 -0.485054 1.579120 1.223198 0.616208 -1.302787 -2.036461 1.214802 4.476666 -2.420300 -0.493307 0.228715 -1.445543
wb_dma_ch_sel_checker 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_rf/reg_ch_dis 3.591671 -0.202098 -1.915463 -2.173057 -0.010706 4.259432 1.036630 -1.866859 0.622777 -1.583631 -2.112731 -3.516306 1.217138 -1.100807 0.190830 -1.027124 1.959726 -0.611581 -1.713589 -2.049165
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_rf/wire_pointer_we -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_wb_slv/always_3/stmt_1 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
wb_dma_ch_rf/always_2/if_1/if_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_pri_enc_sub/assign_1_pri_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/input_ch0_adr0 1.333297 -1.662756 1.416877 1.195376 -2.207517 0.984468 2.364484 0.200674 -0.832633 0.218822 4.443091 -0.046537 0.168315 -1.063202 2.268756 1.419570 2.729140 1.259917 1.785362 0.168161
wb_dma_ch_sel/input_ch0_adr1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_wb_slv/assign_4 -2.151233 1.279582 1.639307 0.856916 0.931728 -1.513558 -1.079232 2.879028 1.468787 1.543664 4.347336 3.347920 0.424470 -2.154689 -1.201475 2.171952 -2.627516 0.256113 2.531492 -1.722058
wb_dma_wb_mast/input_wb_data_i 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma_de/wire_adr1_cnt_next1 -2.627122 -0.689956 1.666564 0.746146 1.601152 3.878985 -0.440622 3.869716 -0.827465 -2.283965 0.677795 1.421850 0.002230 2.343409 1.258086 0.011169 -2.536394 1.663489 1.526887 2.144858
wb_dma_ch_sel/inst_u2 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/inst_u1 4.186357 -2.183599 2.233768 -1.731817 -1.272757 2.886847 1.791212 2.002620 0.109495 -0.088230 -3.449584 -1.571090 0.330944 2.995002 -0.620400 4.735748 -2.393532 1.274158 0.709128 1.097768
wb_dma_ch_sel/inst_u0 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_adr0 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma/wire_adr1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/assign_131_req_p0/expr_1 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_rf/assign_18_pointer_we -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/wire_req_p0 3.996800 -1.918642 1.349933 -2.333173 -0.537425 0.517822 1.099525 0.509138 1.664359 1.110793 -3.652748 -2.277140 -0.122297 1.690628 -1.984516 4.781737 -3.448015 0.513602 1.267045 -0.285560
wb_dma_ch_sel/wire_req_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/wire_ndnr 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_de/reg_mast0_drdy_r 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_sel/assign_137_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_rf/wire_pointer2 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_rf/wire_pointer3 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_rf/wire_pointer0 1.319215 -6.091606 2.534734 0.343409 -0.844126 -4.011096 1.476527 -1.449989 -0.795363 -1.110513 -1.074859 -1.385193 -0.464066 -0.696803 -1.973926 -2.609081 -1.528965 0.732998 2.188081 1.107214
wb_dma_rf/wire_pointer1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_rf/wire_sw_pointer0 -0.400677 0.233448 0.230954 3.640811 0.960786 0.340014 0.417850 0.291716 1.198271 -1.380134 0.879505 1.826019 -0.947266 0.532351 0.060368 -1.316798 2.255277 3.124257 0.365768 -1.146943
wb_dma_de/always_21/stmt_1 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.446366 -4.067097 3.691265 -2.886004 -0.482468 3.674012 -1.234824 -0.950135 3.026214 -2.708162 -1.660757 -3.726866 3.506857 1.534460 -0.885661 0.552026 -1.296010 0.181278 1.878812 1.144816
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/input_advance 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_de/always_7/stmt_1 -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/always_3/if_1/cond -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.912553 -1.038462 -1.169350 -0.519959 1.063363 2.943925 -0.663923 5.003816 -0.485054 1.579120 1.223198 0.616208 -1.302787 -2.036461 1.214802 4.476666 -2.420300 -0.493307 0.228715 -1.445543
wb_dma_ch_sel/assign_101_valid 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_sel/assign_98_valid 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_rf/wire_ch7_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_sel/reg_csr 2.840952 -3.036268 -2.298286 -2.571040 -0.477652 1.153879 -3.515636 2.744239 -2.533595 2.484639 -0.661235 1.672821 2.323750 -1.914256 3.424667 0.467062 0.471477 -3.032696 -2.146824 -0.129892
wb_dma_de/reg_next_state 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.485487 -7.038625 -2.329448 -3.578750 -3.302039 -2.292411 -2.801692 1.604547 -4.050408 1.800915 -0.722656 3.751045 3.815704 1.449580 1.697527 0.386164 0.479353 1.348666 1.638674 0.820280
wb_dma_de/always_11/stmt_1/expr_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_rf/input_ptr_set 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/assign_12_pri3 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_de/assign_65_done/expr_1/expr_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.912553 -1.038462 -1.169350 -0.519959 1.063363 2.943925 -0.663923 5.003816 -0.485054 1.579120 1.223198 0.616208 -1.302787 -2.036461 1.214802 4.476666 -2.420300 -0.493307 0.228715 -1.445543
assert_wb_dma_ch_sel/input_valid 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma/input_wb0_stb_i 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_rf/assign_5_pause_req 3.193945 -0.652921 -2.844114 -0.809699 1.209074 -0.312377 3.791195 -0.955883 0.908490 3.300379 -0.974816 1.341217 -1.952847 -3.493309 0.196751 -3.137576 0.961284 -0.968814 -0.952439 -2.936503
wb_dma_de/always_12/stmt_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_wb_if/wire_wb_ack_o -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_rf/always_5/if_1/block_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_arb/assign_1_gnt 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_rf/input_dma_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma/wire_wb0_addr_o -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/assign_73_dma_busy/expr_1 0.461547 -0.020302 -2.033384 0.582051 2.402166 0.749915 3.996010 -1.117826 1.968342 3.898537 -1.352376 3.089501 1.321039 -0.628444 -3.354270 -3.245828 0.062745 2.056390 2.317123 -3.210064
wb_dma/input_dma_nd_i 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_14/stmt_1/expr_1/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_3_pri0 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_de/always_23/block_1/stmt_8 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_arb/always_2/block_1/stmt_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_de/always_23/block_1/stmt_1 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_de/always_23/block_1/stmt_2 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_de/always_23/block_1/stmt_4 1.731097 -1.556769 -0.339731 -2.479003 -0.269959 1.615613 1.941107 -2.749146 0.935522 1.521945 -0.128090 -2.643892 3.059072 -0.686458 0.553684 0.019034 1.231457 0.438886 1.635037 -2.076025
wb_dma_de/always_23/block_1/stmt_5 3.318542 -5.380549 -1.479317 -1.570061 -0.872840 -2.280112 -5.878428 1.184026 -1.692866 0.894946 -0.922315 0.024302 2.522179 -0.401564 1.854570 1.728616 -1.467636 -0.774639 0.763584 -1.139196
wb_dma_de/always_23/block_1/stmt_6 1.875660 -2.455370 -1.448068 2.243716 0.746848 1.252017 -3.913872 1.802640 -1.082257 -0.728543 2.750385 0.259028 0.557769 -2.884422 0.491831 -0.399402 -2.248085 -0.937466 0.604532 -2.798562
wb_dma_rf/inst_u25 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_wb_mast/input_mast_go -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.246208 -0.242948 -1.994529 2.053543 1.644743 1.140786 -1.459558 0.481350 -1.452275 -0.164111 2.114288 0.083824 1.195631 -1.809756 -0.238709 -1.937990 -0.762850 0.553456 1.249378 -2.931587
wb_dma_ch_sel/assign_125_de_start/expr_1 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.608321 0.240411 -1.304576 0.225983 1.911488 -0.291876 3.430493 0.475318 0.966488 2.444119 2.981583 2.966913 -1.704918 -2.155118 0.472190 -2.137110 0.371181 0.996251 1.502654 -1.527994
wb_dma_ch_sel/assign_151_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.907736 -3.492754 0.963266 -2.252372 0.372749 2.695566 -1.822928 0.266535 3.305574 -1.969458 -1.462311 -2.551019 0.011976 -1.253112 0.989709 1.317635 -0.276943 -1.410116 -1.121401 -0.215276
wb_dma_wb_mast/reg_mast_dout 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_100_valid 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_sel/assign_131_req_p0 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_rf/input_dma_done_all 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_pri_enc_sub/wire_pri_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/input_wb_rf_din 1.563796 -3.447500 0.290167 1.457948 -3.958459 -0.108973 -4.317831 -3.044359 -2.281827 -2.518910 4.409339 -0.701996 4.031852 0.119644 -1.450853 0.024118 0.269945 -1.246370 1.307705 1.455982
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/assign_139_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/always_38/case_1 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma/constraint_wb0_cyc_o -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/input_wb0_addr_i 3.080807 0.213107 3.396841 4.474855 -3.309217 0.587305 -1.840069 0.654090 0.459003 -0.146280 3.679639 3.208102 0.513932 -4.841782 0.534264 -1.944722 0.813270 -5.093705 -4.360997 -0.889119
wb_dma_de/input_mast1_drdy 0.777564 -0.966333 -0.853478 0.929292 0.824611 0.475702 -1.821400 1.811707 0.640159 -1.666708 -0.149086 1.285468 -2.120470 -1.434745 0.786266 -1.190526 0.337168 -0.906118 -1.974751 0.177497
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_wb_if/input_wb_ack_i 0.620844 -1.262441 1.271857 -5.677574 -0.426864 -1.136343 -2.714339 -1.628312 4.280663 0.743603 -0.513788 -2.956121 1.839211 -2.331310 2.689667 2.680976 0.516596 -3.418260 -1.107292 -0.280364
wb_dma_ch_sel/wire_pri_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/input_nd 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_rf/input_ch_sel 2.136055 -0.732562 -0.852761 -1.910908 0.965720 1.198447 4.254848 -2.554628 2.476030 7.272916 0.471766 1.731410 3.448399 -1.441741 1.238142 0.441880 0.475528 -0.307331 2.382756 -2.654062
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.598119 0.703071 -4.060038 -1.831153 0.343172 -1.830037 1.113912 1.141846 0.441275 0.470518 1.956898 1.675190 -1.557104 -1.943697 -1.385436 2.565028 4.262078 3.108107 0.188440 -2.284464
wb_dma_de/always_23/block_1/case_1 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma/wire_pause_req 3.193945 -0.652921 -2.844114 -0.809699 1.209074 -0.312377 3.791195 -0.955883 0.908490 3.300379 -0.974816 1.341217 -1.952847 -3.493309 0.196751 -3.137576 0.961284 -0.968814 -0.952439 -2.936503
wb_dma_wb_if/input_mast_go -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/input_de_csr 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/input_mast0_din 2.375501 -4.038978 2.419126 -2.451977 -1.691283 0.478254 -0.972931 -1.024938 2.137395 3.085619 1.880279 -0.101458 2.642954 -1.024210 4.417292 3.116053 -0.310452 -2.231809 0.781521 0.566073
wb_dma_pri_enc_sub/always_3 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_pri_enc_sub/always_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/reg_adr0 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma_ch_sel/reg_adr1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/assign_1_pri0 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_pri_enc/wire_pri26_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.494474 -3.826598 -0.216640 0.542535 -1.298400 2.150160 0.228862 -0.452661 -3.407941 0.307328 3.936952 0.866232 2.117488 0.680584 3.083203 -0.688645 -0.994261 -1.173852 0.652143 0.749586
wb_dma/wire_ptr_set 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma_de/reg_ptr_set -1.434422 -0.153141 1.692005 -1.086887 0.354694 5.229767 3.968233 -2.687004 2.562564 -2.226499 2.674983 -2.859263 2.647790 0.164669 0.065022 -0.708975 4.075895 2.243201 1.611334 -0.325795
wb_dma/wire_dma_nd 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_rf/assign_3_csr -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_rf/assign_4_dma_abort 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_123_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.175958 -1.385394 -1.571050 -0.133586 2.025169 2.665318 -2.509224 5.649492 -1.620053 0.512059 -0.228276 1.258926 -0.461166 -0.568911 0.385002 2.689189 -3.578250 0.093685 0.607690 -0.853463
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_rf/wire_ch4_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_pri_enc/wire_pri0_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_10_ch_enable 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma_wb_slv/reg_slv_we 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
wb_dma_de/input_txsz -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_wb_if/wire_mast_dout 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_rf/wire_ch_enable 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma_rf/wire_csr_we 5.209591 -2.060903 -2.620836 0.678292 -0.694388 -0.939954 0.557235 -2.251146 0.531486 2.102877 -1.538125 0.900702 0.514897 -1.664572 0.956764 -1.590901 2.366896 -0.204608 -0.848244 -2.719445
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel_checker/input_dma_busy 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_9_ch_txsz -0.046753 -3.506294 0.548100 0.910851 -0.588659 1.635273 -3.144336 -2.466678 1.156552 -1.182819 -2.525258 0.226480 3.802814 1.448652 -2.468584 -4.873281 -0.705850 -1.174950 0.518092 0.275718
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/assign_65_done 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.659764 -0.708422 2.899787 -0.674604 -0.932766 3.766071 1.141394 -2.015045 2.970711 -3.194625 0.119433 -3.497294 -0.972525 -0.256604 4.473598 0.386285 0.997118 -0.962102 -1.942328 0.568529
wb_dma_de/always_2/if_1/if_1 -0.738015 0.143712 -0.915986 -0.067328 0.356357 2.231946 1.162971 3.384395 1.049680 -1.925813 2.965311 4.037505 -2.513820 1.382723 1.605294 2.423595 2.068488 3.066449 -0.198179 1.715712
wb_dma_wb_mast/assign_2_mast_pt_out -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_9/stmt_1/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_112_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_de/always_23/block_1/case_1/block_8 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_de/always_23/block_1/case_1/block_9 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/assign_28_this_ptr_set 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_rf/always_22 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_de/always_23/block_1/case_1/block_1 1.210075 -1.233043 -2.112897 -4.582326 0.586642 3.603576 -0.330005 2.013387 -3.519711 -1.718136 -3.359074 -3.686003 0.413489 -1.260554 0.670665 -1.552628 -0.324690 -2.375675 -2.478030 0.158056
wb_dma_de/always_23/block_1/case_1/block_2 -1.608321 0.240411 -1.304576 0.225983 1.911488 -0.291876 3.430493 0.475318 0.966488 2.444119 2.981583 2.966913 -1.704918 -2.155118 0.472190 -2.137110 0.371181 0.996251 1.502654 -1.527994
wb_dma_de/always_23/block_1/case_1/block_3 0.596829 -2.233141 -1.631805 -0.896780 0.657641 3.292075 -3.033297 5.127985 -4.430600 -1.678278 -3.434460 2.156404 1.494486 1.620631 -0.771562 -1.687087 -1.850978 -0.610310 -1.594599 1.556669
wb_dma_de/always_23/block_1/case_1/block_4 -0.732208 -2.366659 -2.012991 -1.912380 1.262224 3.309560 -3.015530 5.570516 -3.101799 -1.377864 -2.922563 2.802281 1.428980 0.750748 -0.454931 -1.594115 0.896682 -0.477012 -2.241040 1.951901
wb_dma_ch_rf/always_27 3.591671 -0.202098 -1.915463 -2.173057 -0.010706 4.259432 1.036630 -1.866859 0.622777 -1.583631 -2.112731 -3.516306 1.217138 -1.100807 0.190830 -1.027124 1.959726 -0.611581 -1.713589 -2.049165
wb_dma_de/always_23/block_1/case_1/block_7 -0.480742 -2.283293 1.311590 -4.235839 -1.786549 1.148968 1.025789 -4.009891 3.661328 -0.537153 3.138808 -2.275713 1.850469 -0.136755 2.295169 1.427637 1.260070 -0.330973 2.090575 1.154765
wb_dma/assign_4_dma_rest -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_ch_rf/always_23/if_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/reg_ndr_r 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_de/assign_66_dma_done/expr_1 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_ch_sel/reg_req_r 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_rf/reg_pointer_r -1.945441 -2.213926 1.841284 1.765257 0.510558 -3.900736 1.041699 -1.212719 2.294582 -0.377789 3.000596 2.110917 -1.093692 0.230105 1.490787 0.363751 0.726195 2.109202 2.853812 1.869192
wb_dma_ch_sel/assign_105_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_pri_enc/wire_pri5_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_39/case_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/always_6 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_sel/always_7 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/always_4 2.033730 -0.036806 -2.115685 -1.015002 0.397544 4.785119 0.535833 -0.801441 -0.131018 -3.122808 -0.869054 -2.853650 0.736439 -0.935564 -1.107050 -1.792678 1.383554 0.170874 -1.100273 -1.783817
wb_dma_ch_sel/always_5 -0.903769 -0.655477 -1.663283 -2.040704 1.605328 3.702634 1.567491 0.159297 -0.021165 -2.365584 0.108665 -1.728079 -0.516551 -2.417276 0.101133 -3.992581 2.319617 -0.631246 -1.436791 -0.654888
wb_dma_ch_sel/assign_126_ch_sel/expr_1 5.026989 0.028032 -2.240704 -1.454123 -1.003421 3.669961 3.781334 0.559908 -0.752933 2.069253 -3.004727 1.176463 0.772405 -0.266491 -3.376832 0.061548 -0.094069 -0.423231 -1.110583 -1.205320
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/always_1 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/always_8 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_sel/always_9 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/assign_67_dma_done_all 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_ch_rf/wire_ch_txsz -0.046753 -3.506294 0.548100 0.910851 -0.588659 1.635273 -3.144336 -2.466678 1.156552 -1.182819 -2.525258 0.226480 3.802814 1.448652 -2.468584 -4.873281 -0.705850 -1.174950 0.518092 0.275718
wb_dma_ch_sel/assign_99_valid 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 3.515141 -0.122678 -1.077301 -3.121870 -2.628180 3.458572 -1.205270 3.148730 -2.827993 0.160900 -0.994962 0.440571 0.903580 0.413833 -0.979182 3.899849 -1.543510 -2.097600 -1.605192 1.447675
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.352860 -0.369062 -2.044438 2.536633 0.310861 1.921640 -1.578946 -2.681771 1.277913 -3.442629 3.545746 0.158864 -0.807786 -1.720205 0.502423 -2.328169 -0.162887 -1.242700 -0.989807 -0.960045
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma/wire_ch2_txsz -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.732208 -2.366659 -2.012991 -1.912380 1.262224 3.309560 -3.015530 5.570516 -3.101799 -1.377864 -2.922563 2.802281 1.428980 0.750748 -0.454931 -1.594115 0.896682 -0.477012 -2.241040 1.951901
wb_dma_de/always_23/block_1 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_ch_rf/always_6/if_1/if_1 0.562588 -0.980086 1.297656 -5.086510 -1.651433 1.825919 3.582019 1.735160 0.888046 -0.217037 0.966176 0.147935 -2.611409 -1.017833 0.553859 1.848114 -0.825500 -1.959601 -1.205436 2.803536
wb_dma_de/wire_mast1_dout -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_de/always_8/stmt_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_rf/wire_ch_done_we 3.074140 -2.835549 -1.485441 -2.181908 1.294606 3.291049 -0.963479 0.454492 1.139884 -0.930875 -2.297392 -2.010168 0.861992 -1.579739 0.059205 -0.808682 -0.240068 -0.891423 -0.835340 -1.772751
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_wb_slv/wire_wb_ack_o -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma_de/reg_ld_desc_sel 1.411025 -1.581466 -5.775241 -3.645205 0.661149 -0.027287 1.606590 2.392769 -4.682472 1.764597 -1.344201 0.665900 1.855127 -0.187787 -3.985433 0.380604 -0.307006 3.432708 2.719584 -3.091685
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/assign_83_wr_ack 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma/wire_dma_done_all 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
assert_wb_dma_rf/input_ch0_am1 -0.400677 0.233448 0.230954 3.640811 0.960786 0.340014 0.417850 0.291716 1.198271 -1.380134 0.879505 1.826019 -0.947266 0.532351 0.060368 -1.316798 2.255277 3.124257 0.365768 -1.146943
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_sel/input_ch0_csr 3.478834 -1.933068 -2.027278 -2.152688 -0.166389 3.646358 -0.851833 2.262887 -3.654387 -0.871179 -1.567064 -2.078353 0.256674 -3.394516 2.218912 -2.280591 1.616324 -3.262394 -4.192664 -1.094022
wb_dma_ch_arb/reg_state 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.596829 -2.233141 -1.631805 -0.896780 0.657641 3.292075 -3.033297 5.127985 -4.430600 -1.678278 -3.434460 2.156404 1.494486 1.620631 -0.771562 -1.687087 -1.850978 -0.610310 -1.594599 1.556669
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_wb_mast 1.520654 -0.627065 2.328779 -4.210065 -1.073585 0.253305 -3.333440 -0.693387 3.404915 -1.245508 0.221752 -3.392375 1.496682 -2.033409 2.289167 3.111456 -1.575978 -3.969470 -1.236757 -0.237272
wb_dma_ch_sel/assign_124_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_de/always_18/stmt_1 -2.276294 -0.405519 0.800225 -1.451575 -0.547589 -0.533565 -1.575525 -1.568773 1.424807 -2.949693 4.490427 -2.905369 -0.221362 0.710330 0.245683 3.046461 -2.507699 1.429644 3.634034 0.228487
wb_dma_ch_rf/wire_ch_csr_dewe 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_ch_pri_enc/input_pri2 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_pri_enc/input_pri3 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_pri_enc/input_pri0 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_pri_enc/input_pri1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_if/input_slv_pt_in -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma/wire_de_adr1_we -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_sel/assign_6_pri1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_rf/wire_csr -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.188466 -1.710177 2.877546 -0.322679 -0.572952 2.071998 -0.699875 -2.928825 5.141029 -2.900125 1.803061 -2.534946 0.259614 -1.658172 1.231240 -0.376328 2.536911 -1.578630 -1.191066 0.625709
wb_dma_ch_sel/always_37/if_1 4.013493 -1.116364 -1.157509 -2.416874 -1.040430 3.637901 4.747333 0.854600 0.685577 3.053623 -3.206758 2.974271 1.088651 0.318191 -2.226674 -0.140360 1.621469 -0.253243 -1.150069 0.579275
wb_dma_de/always_6/if_1/cond -0.411438 -2.370367 0.986891 0.083878 0.574648 1.607866 -2.108795 -3.383503 0.890749 -0.318777 1.407091 -3.183114 4.422858 -1.437142 0.908656 -2.711531 -0.822518 -1.226419 1.895671 -2.200961
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.596829 -2.233141 -1.631805 -0.896780 0.657641 3.292075 -3.033297 5.127985 -4.430600 -1.678278 -3.434460 2.156404 1.494486 1.620631 -0.771562 -1.687087 -1.850978 -0.610310 -1.594599 1.556669
wb_dma_ch_rf/always_8/stmt_1 -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
wb_dma_ch_sel/assign_108_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_pri_enc/wire_pri9_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/wire_pri2 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/wire_pri3 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/wire_pri0 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/wire_pri1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_rf/input_ptr_set 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_rf/always_2/if_1/if_1 4.043921 -2.543257 -2.865197 -0.685991 -0.326048 -1.523721 1.555994 -1.991646 -0.018010 1.014523 -0.239132 -0.415597 -2.230314 -3.356712 2.544520 -2.927640 2.539880 -1.063583 -1.459259 -2.355492
wb_dma_de/assign_77_read_hold -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_slv/always_5/stmt_1 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.152985 -2.446532 -1.133348 -1.710149 1.702459 3.157157 -2.853293 5.117762 -0.635282 0.580617 -1.197710 0.321303 0.242978 -0.161790 1.030042 3.730242 -3.626872 -0.252187 0.594640 -0.483172
wb_dma_ch_rf/always_27/stmt_1 3.591671 -0.202098 -1.915463 -2.173057 -0.010706 4.259432 1.036630 -1.866859 0.622777 -1.583631 -2.112731 -3.516306 1.217138 -1.100807 0.190830 -1.027124 1.959726 -0.611581 -1.713589 -2.049165
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.747920 0.180387 2.170134 0.975048 3.361431 1.362914 -4.744806 3.548392 1.446016 2.464458 -0.187029 1.913534 0.615372 -1.729427 2.281322 0.187793 -5.500459 -4.098629 -0.559175 0.868083
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_sel/wire_valid 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/wire_chunk_cnt_is_0_d 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/assign_109_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 5.261493 0.265797 -1.889871 4.185789 -1.430279 0.695675 1.366861 -1.430372 0.175280 0.871589 3.820123 0.900272 -1.992691 -2.640652 -0.961354 0.599424 -2.474495 -0.287712 1.028230 -4.028839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_de/assign_75_mast1_dout -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma/constraint_csr -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_rf/always_5/if_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_pri_enc/wire_pri21_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_157_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_wb_mast/assign_1/expr_1 -1.248024 -1.854095 3.931041 0.463146 0.160435 3.151026 -4.696731 2.250543 1.041046 -3.965214 2.567957 -0.240530 0.508504 0.173953 4.138323 0.285942 -3.226634 -3.090650 -0.888151 2.451406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_de/reg_mast1_adr -0.378330 2.204536 1.012529 -0.681332 2.385505 4.658141 3.499811 3.779521 1.200958 0.674970 2.597448 -0.778128 -2.972010 -1.270273 4.007371 3.988717 -1.072978 0.471125 0.233017 -0.222617
wb_dma_ch_pri_enc/wire_pri17_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/input_ch2_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_rf/assign_13_ch_txsz_we -1.057082 -2.111000 0.447101 -1.453586 1.112574 2.360565 0.305739 -1.809868 0.246949 -0.682646 -2.127453 -2.702599 4.026608 1.359532 -2.233304 -2.426078 -1.061585 1.323749 2.715235 -1.061163
wb_dma_ch_sel/assign_130_req_p0 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_ch_arb/always_1/if_1/stmt_2 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_sel/assign_106_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_pri_enc/wire_pri28_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/always_10/if_1/if_1/block_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_11/if_1/if_1 1.626606 -2.176793 -1.809596 0.017260 2.786504 2.733125 -2.665364 4.343705 0.474929 -1.712608 -1.706449 1.020689 -1.758010 -1.054575 -0.061953 -0.087203 -2.584202 0.008693 -0.821625 -0.984704
wb_dma_wb_if/wire_slv_adr 3.616575 -2.130928 2.415422 5.087373 -4.290443 1.723614 -1.012820 -0.419837 -1.162121 0.019212 4.264326 3.419611 -0.642365 -3.093513 1.323667 -3.126547 0.455028 -4.459575 -3.184819 0.712721
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/input_ch1_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/wire_pt1_sel_i -1.345706 -2.262093 2.796985 -0.980176 0.768268 2.225919 -3.350835 2.953778 -0.336607 0.907804 1.561098 -0.282323 2.817715 0.502187 3.938038 2.719774 -2.670141 -1.432959 1.382056 1.101312
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma/wire_pt1_sel_o -2.235869 -1.764936 0.269747 1.617872 3.017813 -0.489825 -1.553107 1.428199 1.588010 -0.545593 -0.734474 1.407110 -2.719773 0.078574 2.106277 -2.110706 -0.640402 0.340467 -0.554802 1.399000
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_pri_enc/inst_u16 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/always_48/case_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_sel/input_ch7_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
assert_wb_dma_rf/input_ch0_txsz -0.618459 -1.557317 0.795054 3.650450 -0.774931 -0.058084 -3.373446 -1.147087 1.160961 -1.479598 2.265563 1.036761 1.512999 1.375316 -0.630759 -0.774250 -0.356866 1.430374 1.813331 -0.888962
assert_wb_dma_rf -0.244083 -0.146423 0.382515 4.600756 -0.486065 0.903025 -1.674437 -0.750246 0.766401 -2.302769 1.855685 1.329371 0.335538 1.094433 -0.540917 -1.636641 1.647626 2.430711 0.578548 -1.245880
wb_dma_ch_rf/reg_ch_am0_r -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_rf/always_4/if_1 -1.945441 -2.213926 1.841284 1.765257 0.510558 -3.900736 1.041699 -1.212719 2.294582 -0.377789 3.000596 2.110917 -1.093692 0.230105 1.490787 0.363751 0.726195 2.109202 2.853812 1.869192
wb_dma_de/always_4/if_1/if_1/stmt_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_de/always_14/stmt_1/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/wire_use_ed 3.050611 -5.895640 -3.107674 -3.931959 -2.195160 -1.746124 -3.594143 2.413338 -3.636164 2.784254 -0.149954 3.427502 3.932182 0.432573 3.024062 1.808470 1.683198 0.795808 0.961295 0.112824
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.608321 0.240411 -1.304576 0.225983 1.911488 -0.291876 3.430493 0.475318 0.966488 2.444119 2.981583 2.966913 -1.704918 -2.155118 0.472190 -2.137110 0.371181 0.996251 1.502654 -1.527994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/input_nd_i 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
assert_wb_dma_ch_sel/input_req_i 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/reg_ch_rl 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_de/reg_paused -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_wb_if/wire_mast_drdy -1.168799 -1.867303 -3.207205 -6.820481 0.451698 0.014105 -3.479267 -0.099801 3.455437 -3.444018 0.725948 -2.419961 -1.728097 -1.457876 -0.080797 2.429657 0.581711 -1.186670 -0.204492 1.368338
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 3.111860 -2.057465 -0.608208 -1.270945 0.104032 1.529560 2.030823 0.081749 2.573797 -0.210920 1.792065 -0.938511 -0.754643 -0.967148 0.031261 3.379907 0.630397 2.512305 2.006308 -2.101466
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/assign_100_valid/expr_1 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_wb_if/inst_u1 1.503601 0.070020 2.418979 0.095313 -2.600148 1.859590 1.046103 0.270191 1.509320 -0.821322 -0.504174 1.839135 -1.570583 0.573548 -1.224830 0.787805 -2.428590 -2.634326 -1.867211 3.249532
wb_dma_wb_if/inst_u0 1.520654 -0.627065 2.328779 -4.210065 -1.073585 0.253305 -3.333440 -0.693387 3.404915 -1.245508 0.221752 -3.392375 1.496682 -2.033409 2.289167 3.111456 -1.575978 -3.969470 -1.236757 -0.237272
wb_dma_ch_sel 2.541727 0.140518 -2.772234 -3.604887 -0.687479 2.826187 2.239435 0.475639 -1.983561 0.793037 -1.796378 -0.855255 0.250450 -1.087777 -1.088632 -0.594377 0.057321 -1.614328 -1.536746 -0.496667
wb_dma_rf/input_de_csr_we 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_rf/wire_ch0_adr0 1.605585 -1.351587 -2.894306 0.041168 -1.963118 0.399362 -0.421179 1.703427 -2.096968 -0.140294 6.271966 2.798136 -0.225343 -2.299090 2.053945 1.885523 3.167504 1.220318 0.402387 -0.975276
wb_dma_rf/wire_ch0_adr1 0.012728 -0.635483 0.922932 3.944951 -0.952105 0.585683 -3.052509 -1.406059 0.485997 -3.112589 2.229886 -1.086970 0.940917 1.607359 -1.570953 0.193350 -1.740655 1.646543 2.043186 -1.177442
wb_dma_de/always_9/stmt_1/expr_1 -2.406818 0.174269 -1.521220 -0.501866 3.485253 2.893440 -1.930070 1.616232 -2.000051 0.610607 0.206683 -2.293310 3.085721 -0.648140 0.522542 -0.904258 -2.396801 0.464917 2.258815 -2.704159
wb_dma_ch_sel/always_42/case_1/cond 1.670331 -1.464609 -1.445536 -2.853469 1.737588 0.808614 2.512361 -1.110878 2.508174 2.484107 -1.430209 -0.317080 0.770638 -1.379877 1.745473 -0.246079 3.134562 0.512160 -0.155479 -1.528103
wb_dma_wb_slv/input_wb_cyc_i 0.798961 1.006600 3.226104 2.713263 0.883946 3.327613 -2.256629 1.050546 1.133488 2.291275 1.903607 -2.154226 -0.426600 -1.773503 2.232873 4.152812 -5.674335 -3.646840 -0.283141 -0.154941
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_de/reg_tsz_cnt -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_sel/reg_ndr 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_de/assign_83_wr_ack/expr_1 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_de/reg_de_txsz_we -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_ch_rf/reg_pointer_sr -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.732208 -2.366659 -2.012991 -1.912380 1.262224 3.309560 -3.015530 5.570516 -3.101799 -1.377864 -2.922563 2.802281 1.428980 0.750748 -0.454931 -1.594115 0.896682 -0.477012 -2.241040 1.951901
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_43/case_1/cond -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_rf/reg_ch_adr0_r 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_pri_enc/input_valid -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_pri_enc/reg_pri_out1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.859547 -1.247494 0.779596 -2.924879 -0.398977 -0.753017 -0.773616 -0.903984 2.213638 -1.238710 4.447405 -1.017585 -0.176248 0.192566 1.596474 2.703212 -0.851985 0.920400 3.081617 1.241469
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.867800 -3.296071 1.461184 0.330468 0.382725 0.123873 0.361582 1.057065 3.986999 -1.985264 -2.981944 2.136929 -2.260882 1.469894 -1.586872 0.024162 0.639032 1.574645 -0.708580 1.769352
wb_dma_ch_sel/input_req_i 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_rf/assign_4_dma_abort/expr_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/always_1/case_1/stmt_8 -1.467004 -1.357440 -0.766306 -0.256959 0.390620 -1.386305 0.810103 1.932621 -2.333325 0.366956 0.934332 0.859318 0.780038 -0.522970 0.431810 -0.516998 2.984266 3.144197 2.101108 -0.411414
wb_dma_ch_rf/wire_ptr_inv 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.225815 -2.293286 -0.292355 1.578246 -0.000116 0.463068 -3.134640 0.475373 0.766639 -1.815918 1.509949 1.063413 -0.903535 -2.165534 1.396503 -1.904345 0.012693 -1.997996 -1.650672 -0.068900
wb_dma_ch_sel/assign_138_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_rf/always_1/case_1/stmt_1 -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_rf/always_1/case_1/stmt_6 -0.760432 0.205273 -1.206474 3.928410 0.897232 -0.532194 -1.003784 1.597678 -0.800408 2.719832 4.485744 4.516507 -0.854418 -1.070928 -0.085309 0.287396 -2.797147 1.056583 3.359239 -1.546976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/always_43/case_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_sel/assign_9_pri2 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_pri_enc_sub/always_1/case_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_rf/always_2/if_1 4.043921 -2.543257 -2.865197 -0.685991 -0.326048 -1.523721 1.555994 -1.991646 -0.018010 1.014523 -0.239132 -0.415597 -2.230314 -3.356712 2.544520 -2.927640 2.539880 -1.063583 -1.459259 -2.355492
wb_dma/wire_dma_abort 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_if/input_wb_stb_i 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_rf/input_de_txsz -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_ch_pri_enc/wire_pri3_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/wire_gnt_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/wire_gnt_p0 4.186357 -2.183599 2.233768 -1.731817 -1.272757 2.886847 1.791212 2.002620 0.109495 -0.088230 -3.449584 -1.571090 0.330944 2.995002 -0.620400 4.735748 -2.393532 1.274158 0.709128 1.097768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma/input_wb0_err_i 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/always_44/case_1/stmt_4 0.698746 -0.818930 0.099771 0.027846 1.009063 -0.920818 2.165902 2.801283 2.215610 1.071207 0.684938 2.987424 -2.930868 0.385713 0.227432 3.370428 0.723173 2.893746 1.014142 0.203833
wb_dma_ch_sel/always_44/case_1/stmt_1 1.333297 -1.662756 1.416877 1.195376 -2.207517 0.984468 2.364484 0.200674 -0.832633 0.218822 4.443091 -0.046537 0.168315 -1.063202 2.268756 1.419570 2.729140 1.259917 1.785362 0.168161
wb_dma_wb_mast/wire_wb_data_o -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.876573 -1.042903 -1.213969 -0.717086 3.810663 2.619387 -1.801229 3.059056 -1.013189 -0.115887 -3.425616 0.681027 1.910325 0.780136 -1.227539 -2.915514 -3.098467 0.349523 0.906286 -0.850946
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/always_38/case_1/cond 2.033730 -0.036806 -2.115685 -1.015002 0.397544 4.785119 0.535833 -0.801441 -0.131018 -3.122808 -0.869054 -2.853650 0.736439 -0.935564 -1.107050 -1.792678 1.383554 0.170874 -1.100273 -1.783817
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.308502 -2.271734 3.044890 -0.643289 0.072475 1.170055 -0.271708 -3.476411 3.586114 -1.913174 0.884863 -3.143439 2.174311 0.243567 0.665882 -1.075767 0.370441 0.213339 1.791404 0.148132
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_de/assign_4_use_ed 3.050611 -5.895640 -3.107674 -3.931959 -2.195160 -1.746124 -3.594143 2.413338 -3.636164 2.784254 -0.149954 3.427502 3.932182 0.432573 3.024062 1.808470 1.683198 0.795808 0.961295 0.112824
assert_wb_dma_wb_if/assert_a_wb_stb -2.625484 -1.595359 1.098433 1.908094 2.510591 -0.984910 -0.786281 1.496531 1.246165 -0.218645 0.773704 0.805659 -2.937481 0.526784 1.761899 -0.363018 -1.567491 1.501729 1.010484 1.142560
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.294090 -1.998404 -2.843093 -0.189751 2.808352 3.173734 -0.874434 1.584663 -0.743407 -0.694543 -0.572864 -0.951584 1.315485 -1.088863 -1.085645 -1.338468 -1.791487 1.684996 1.892214 -3.460904
wb_dma_ch_sel/assign_132_req_p0 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_rf/always_25/if_1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_de/wire_rd_ack 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma/wire_slv0_adr 2.963963 -2.468013 1.653637 5.498419 -3.501194 1.344488 -0.856590 -1.090823 -2.622999 0.484597 3.576435 3.190385 0.976207 -2.128127 0.661576 -4.425356 0.576571 -3.668532 -2.118055 0.499812
wb_dma_wb_slv/input_wb_stb_i 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_ch_sel/assign_96_valid/expr_1 4.969297 0.214324 -5.374207 -2.607880 -3.081606 3.522660 0.413702 -2.786784 -0.943013 -3.008493 2.915389 -0.082934 -0.819082 -0.442543 3.516746 -0.169076 0.519618 -0.037701 -0.384973 -0.232750
wb_dma_ch_sel/always_4/stmt_1 2.033730 -0.036806 -2.115685 -1.015002 0.397544 4.785119 0.535833 -0.801441 -0.131018 -3.122808 -0.869054 -2.853650 0.736439 -0.935564 -1.107050 -1.792678 1.383554 0.170874 -1.100273 -1.783817
wb_dma_rf/wire_pointer2_s -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_de/reg_chunk_dec 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/reg_chunk_cnt_is_0_r 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/wire_wb0_cyc_o -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.186682 -0.644417 1.653073 -4.636915 -1.743301 2.943705 3.408245 2.059837 1.691964 1.539476 -1.026581 1.353889 -0.728980 0.417139 -0.619961 3.292912 -1.565958 -1.479778 -1.040016 2.428147
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 5.624739 -3.975070 -0.406186 -2.691545 -1.125934 1.266031 1.824464 1.003904 1.055235 3.152004 -4.502559 0.522180 0.706115 0.199135 -2.386877 2.022862 -0.757951 -1.370453 -0.370251 0.469010
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_rf/reg_ch_adr1_r -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma/input_wb0_cyc_i 1.458416 1.018005 3.555719 0.479514 -0.354012 2.399696 -2.372069 1.375736 1.029684 3.105838 2.959318 -0.335862 4.064465 -2.795740 0.759076 3.940084 -4.252457 -3.496320 1.458074 -2.596410
wb_dma_ch_sel/always_8/stmt_1 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_wb_slv 1.503601 0.070020 2.418979 0.095313 -2.600148 1.859590 1.046103 0.270191 1.509320 -0.821322 -0.504174 1.839135 -1.570583 0.573548 -1.224830 0.787805 -2.428590 -2.634326 -1.867211 3.249532
wb_dma_de/inst_u0 -0.738015 0.143712 -0.915986 -0.067328 0.356357 2.231946 1.162971 3.384395 1.049680 -1.925813 2.965311 4.037505 -2.513820 1.382723 1.605294 2.423595 2.068488 3.066449 -0.198179 1.715712
wb_dma_de/inst_u1 -2.627122 -0.689956 1.666564 0.746146 1.601152 3.878985 -0.440622 3.869716 -0.827465 -2.283965 0.677795 1.421850 0.002230 2.343409 1.258086 0.011169 -2.536394 1.663489 1.526887 2.144858
wb_dma_pri_enc_sub/input_pri_in 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/assign_101_valid/expr_1 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/reg_de_adr1_we -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.659764 -0.708422 2.899787 -0.674604 -0.932766 3.766071 1.141394 -2.015045 2.970711 -3.194625 0.119433 -3.497294 -0.972525 -0.256604 4.473598 0.386285 0.997118 -0.962102 -1.942328 0.568529
wb_dma_ch_sel/always_46/case_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_rf/assign_11_ch_csr_we 3.515141 -0.122678 -1.077301 -3.121870 -2.628180 3.458572 -1.205270 3.148730 -2.827993 0.160900 -0.994962 0.440571 0.903580 0.413833 -0.979182 3.899849 -1.543510 -2.097600 -1.605192 1.447675
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -2.473690 -1.541227 -0.298621 -1.268103 3.993406 1.063648 -0.160222 -0.631148 1.033354 1.461432 -1.842435 -1.638388 3.431820 0.515581 0.541658 -2.167291 -0.762146 1.895956 3.067444 -2.171597
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma/wire_de_adr0_we 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_wb_slv/wire_rf_sel 3.738361 2.206116 -1.401166 2.659091 0.854547 -1.106792 2.073357 -0.451414 1.214348 1.742373 2.665884 -0.916010 -2.742777 -4.016624 -1.862170 1.854642 -4.144330 -0.543452 0.835900 -5.224656
assert_wb_dma_wb_if -2.625484 -1.595359 1.098433 1.908094 2.510591 -0.984910 -0.786281 1.496531 1.246165 -0.218645 0.773704 0.805659 -2.937481 0.526784 1.761899 -0.363018 -1.567491 1.501729 1.010484 1.142560
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -1.057082 -2.111000 0.447101 -1.453586 1.112574 2.360565 0.305739 -1.809868 0.246949 -0.682646 -2.127453 -2.702599 4.026608 1.359532 -2.233304 -2.426078 -1.061585 1.323749 2.715235 -1.061163
wb_dma_ch_sel/assign_120_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma/wire_wb1s_data_o -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_de/wire_adr0_cnt_next1 -0.738015 0.143712 -0.915986 -0.067328 0.356357 2.231946 1.162971 3.384395 1.049680 -1.925813 2.965311 4.037505 -2.513820 1.382723 1.605294 2.423595 2.068488 3.066449 -0.198179 1.715712
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma/wire_pt0_sel_o -1.345706 -2.262093 2.796985 -0.980176 0.768268 2.225919 -3.350835 2.953778 -0.336607 0.907804 1.561098 -0.282323 2.817715 0.502187 3.938038 2.719774 -2.670141 -1.432959 1.382056 1.101312
wb_dma/wire_pt0_sel_i -2.235869 -1.764936 0.269747 1.617872 3.017813 -0.489825 -1.553107 1.428199 1.588010 -0.545593 -0.734474 1.407110 -2.719773 0.078574 2.106277 -2.110706 -0.640402 0.340467 -0.554802 1.399000
wb_dma_ch_rf/always_11 1.626606 -2.176793 -1.809596 0.017260 2.786504 2.733125 -2.665364 4.343705 0.474929 -1.712608 -1.706449 1.020689 -1.758010 -1.054575 -0.061953 -0.087203 -2.584202 0.008693 -0.821625 -0.984704
wb_dma_ch_rf/always_10 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_17 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_rf/always_19 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_rf/input_de_csr_we 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_ch_sel/assign_147_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.189268 -1.448571 -1.104673 1.749342 0.900238 0.976481 -2.245448 1.633283 -0.613379 -0.526490 1.790975 0.432130 0.058319 -1.758121 0.063293 -0.057424 -1.660233 0.031018 0.713405 -2.098325
wb_dma_wb_if/wire_slv_dout 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.108001 -1.281165 -1.536395 -1.670706 1.525338 2.065756 -0.238270 -1.350117 0.394265 -1.099914 0.518685 -2.783007 0.529390 -3.689303 0.784298 -4.003439 1.210508 -2.008013 -1.058171 -2.118177
wb_dma/wire_pointer 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_de/assign_75_mast1_dout/expr_1 -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma/wire_ch3_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_rf/assign_27_ptr_inv 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma_de/reg_adr1_inc -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_sel/input_ch6_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_de/input_mast0_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/assign_68_de_txsz/expr_1 -2.831475 0.404102 -1.276745 -1.312858 2.877230 3.301886 -0.764196 -0.685817 -0.936541 0.058586 -0.254370 -3.094882 4.368511 -0.039407 -0.348881 -2.093960 -0.999760 1.019796 2.630084 -2.636163
wb_dma/wire_ch2_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_rf/input_ndnr 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/always_19/stmt_1 -0.378330 2.204536 1.012529 -0.681332 2.385505 4.658141 3.499811 3.779521 1.200958 0.674970 2.597448 -0.778128 -2.972010 -1.270273 4.007371 3.988717 -1.072978 0.471125 0.233017 -0.222617
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.017252 -2.538031 -1.195073 1.047531 -0.137480 0.147221 -1.828527 -1.852477 -0.556802 -0.457990 2.172047 -0.338541 2.159617 -1.629899 0.825405 -2.483599 0.879458 -0.268584 0.903575 -1.910635
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.446085 -4.635333 -0.769869 0.465764 -0.687528 1.698411 -0.547647 0.133674 -3.624964 -2.165716 1.801019 1.682646 0.985547 2.364635 2.979245 -3.266499 0.724561 0.124701 0.336479 2.818708
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/assign_78_mast0_go/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma/assign_6_pt1_sel_i -1.345706 -2.262093 2.796985 -0.980176 0.768268 2.225919 -3.350835 2.953778 -0.336607 0.907804 1.561098 -0.282323 2.817715 0.502187 3.938038 2.719774 -2.670141 -1.432959 1.382056 1.101312
wb_dma/wire_mast1_adr -0.378330 2.204536 1.012529 -0.681332 2.385505 4.658141 3.499811 3.779521 1.200958 0.674970 2.597448 -0.778128 -2.972010 -1.270273 4.007371 3.988717 -1.072978 0.471125 0.233017 -0.222617
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/input_dma_busy -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
wb_dma_de/reg_adr1_cnt -1.962763 0.129019 2.014288 1.911616 0.722471 3.550071 0.059668 2.245039 -0.844444 -3.808960 1.513372 -0.210136 -0.618501 2.342269 -0.354404 0.164721 -3.234363 2.002460 1.889019 1.447126
wb_dma_ch_sel/always_42/case_1/stmt_4 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.999535 -2.963743 1.778401 -0.751735 2.634482 0.415651 -1.540351 -0.682249 3.804477 -0.577814 -2.244853 -0.925636 0.754274 -0.388791 1.596825 -2.294688 -0.020438 -0.485225 -0.009469 0.069905
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/always_42/case_1/stmt_1 1.218832 -3.596931 -1.921740 -3.030398 -0.774590 3.252872 -3.191946 4.221129 -4.077206 2.003167 0.772803 0.468594 5.513722 -1.360581 -0.309484 2.358442 1.745345 -0.767776 0.205989 -0.921708
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.945441 -2.213926 1.841284 1.765257 0.510558 -3.900736 1.041699 -1.212719 2.294582 -0.377789 3.000596 2.110917 -1.093692 0.230105 1.490787 0.363751 0.726195 2.109202 2.853812 1.869192
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.970702 -1.427583 0.556022 2.268075 -0.635185 2.882381 2.700752 0.245021 -3.647467 1.020669 3.454099 -1.079032 1.752249 0.868115 0.816191 0.843907 -2.278181 0.755221 2.824278 -0.854761
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.777767 -4.468513 -0.449550 1.070967 -0.464805 2.934039 0.027435 0.294439 -3.263877 -1.110092 2.136014 2.311219 1.047169 2.158384 3.003525 -3.067960 -0.570649 -0.975854 0.681078 3.564952
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.175958 -1.385394 -1.571050 -0.133586 2.025169 2.665318 -2.509224 5.649492 -1.620053 0.512059 -0.228276 1.258926 -0.461166 -0.568911 0.385002 2.689189 -3.578250 0.093685 0.607690 -0.853463
wb_dma/wire_txsz -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_de/always_14/stmt_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_wb_slv/reg_rf_ack 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.033730 -0.036806 -2.115685 -1.015002 0.397544 4.785119 0.535833 -0.801441 -0.131018 -3.122808 -0.869054 -2.853650 0.736439 -0.935564 -1.107050 -1.792678 1.383554 0.170874 -1.100273 -1.783817
wb_dma/wire_de_csr_we 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_wb_slv/assign_1_rf_sel/expr_1 3.738361 2.206116 -1.401166 2.659091 0.854547 -1.106792 2.073357 -0.451414 1.214348 1.742373 2.665884 -0.916010 -2.742777 -4.016624 -1.862170 1.854642 -4.144330 -0.543452 0.835900 -5.224656
wb_dma/wire_ch1_txsz -2.107401 -2.421148 2.775628 0.375458 1.434703 0.217239 -2.254035 -0.781141 3.477062 -0.489622 0.751046 0.432974 1.060684 -0.738968 3.265800 -2.087788 1.080823 -1.525183 -0.415681 1.191884
wb_dma_rf/inst_u9 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u8 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u7 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_rf/inst_u6 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_rf/inst_u5 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_rf/inst_u4 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_rf/inst_u3 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_rf/inst_u1 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_rf/inst_u0 2.213889 0.543215 -2.311628 -1.055790 -2.323408 2.693209 1.385646 -0.160991 -3.830265 -0.857213 0.229770 -0.789777 0.383304 -0.868621 -1.519036 -1.452693 0.491937 -1.479483 -1.527906 -0.086457
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.596829 -2.233141 -1.631805 -0.896780 0.657641 3.292075 -3.033297 5.127985 -4.430600 -1.678278 -3.434460 2.156404 1.494486 1.620631 -0.771562 -1.687087 -1.850978 -0.610310 -1.594599 1.556669
wb_dma_inc30r/assign_2_out -3.718670 0.462770 0.446570 1.188742 2.004818 3.181314 -0.445075 4.819175 -2.864402 -2.198585 0.858911 2.231681 0.682545 1.901265 0.631994 -1.194980 -1.841686 2.891314 1.977211 1.222870
wb_dma/wire_mast1_din -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_ch_sel/assign_2_pri0 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_rf/input_de_adr0_we 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_mast/always_1/if_1/stmt_1 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_sel/always_48/case_1/cond 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_rf/input_wb_rf_we 4.468194 1.240637 -1.756259 0.619312 -3.200343 3.046033 -0.603627 -0.385422 -1.504176 -0.730373 -2.705302 1.026945 1.936860 2.974205 -2.269330 2.029244 0.805885 0.186032 -1.332087 0.431966
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/assign_7_pt0_sel_i -2.235869 -1.764936 0.269747 1.617872 3.017813 -0.489825 -1.553107 1.428199 1.588010 -0.545593 -0.734474 1.407110 -2.719773 0.078574 2.106277 -2.110706 -0.640402 0.340467 -0.554802 1.399000
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma_wb_mast/wire_mast_pt_out -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
assert_wb_dma_ch_arb/input_state 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/always_8/stmt_1/expr_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma/wire_ch0_csr 1.596028 -0.052232 -1.127025 -1.832709 0.199275 6.556009 -1.015075 1.509360 -0.579623 -0.042840 -0.405190 0.391832 1.226707 -1.430067 2.716620 -2.473994 0.578000 -3.896740 -4.105829 -0.216344
wb_dma_de/assign_69_de_adr0/expr_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_wb_slv/wire_pt_sel -2.747920 0.180387 2.170134 0.975048 3.361431 1.362914 -4.744806 3.548392 1.446016 2.464458 -0.187029 1.913534 0.615372 -1.729427 2.281322 0.187793 -5.500459 -4.098629 -0.559175 0.868083
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.439864 -2.667637 -2.476050 -3.257893 0.617492 -1.173365 2.472874 -0.111194 -0.269921 -0.114437 -0.058278 -1.595624 -3.505091 -3.694308 2.337225 -2.005021 2.019677 -0.691957 -1.440928 -1.353729
wb_dma_ch_sel/wire_de_start 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_wb_mast/assign_3_mast_drdy -1.168799 -1.867303 -3.207205 -6.820481 0.451698 0.014105 -3.479267 -0.099801 3.455437 -3.444018 0.725948 -2.419961 -1.728097 -1.457876 -0.080797 2.429657 0.581711 -1.186670 -0.204492 1.368338
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_de/always_5/stmt_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/input_mast1_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/reg_mast0_adr -2.276294 -0.405519 0.800225 -1.451575 -0.547589 -0.533565 -1.575525 -1.568773 1.424807 -2.949693 4.490427 -2.905369 -0.221362 0.710330 0.245683 3.046461 -2.507699 1.429644 3.634034 0.228487
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_ch_rf/assign_15_ch_am0_we -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_rf/inst_u2 2.699387 -1.869473 -0.349816 -3.342707 -1.851189 1.463854 0.217916 -0.353136 -0.225686 -1.800619 -3.511625 -1.211493 1.388614 2.905958 -1.262397 2.740985 -0.441945 -0.089964 -0.096899 3.011902
wb_dma_ch_rf/wire_ch_adr1_dewe -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_rf/always_17/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_de/assign_71_de_csr 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/always_42/case_1 2.840952 -3.036268 -2.298286 -2.571040 -0.477652 1.153879 -3.515636 2.744239 -2.533595 2.484639 -0.661235 1.672821 2.323750 -1.914256 3.424667 0.467062 0.471477 -3.032696 -2.146824 -0.129892
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_sel/always_6/stmt_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/reg_ch_chk_sz_r 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_sel/always_3/stmt_1 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma/wire_pointer2_s -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.098388 0.462426 0.793921 -0.276624 3.081118 -2.020164 0.570676 2.067619 2.630914 2.161086 1.660837 2.133349 -0.390020 -2.838496 -0.168314 0.101562 -1.510517 0.381663 1.540150 -2.251347
wb_dma_ch_rf/input_de_txsz -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_if/input_pt_sel_i -2.522157 -2.486349 1.548638 0.394518 2.276973 2.042727 -4.239707 2.781036 -0.469751 -0.586504 0.458708 -1.024649 -1.235050 0.601655 5.681446 0.495824 -2.478904 -2.077618 -0.854501 2.982132
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -2.166509 -3.266971 -0.244434 -5.751781 -0.279216 -0.858412 -3.576179 -1.669371 3.876515 -3.276645 1.510327 -2.701745 0.094236 0.546031 0.780954 2.686559 -0.575978 -0.187518 2.015536 2.313460
wb_dma/wire_mast0_go -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_1/stmt_1 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_ch_rf/always_10/if_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_165_req_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -1.773022 -2.076357 1.319011 -1.614317 3.195158 1.228221 -1.360232 0.270332 2.277838 0.324858 -1.459358 -2.330654 2.239917 0.622005 1.173377 0.427181 -1.972313 1.114923 2.553542 -1.057081
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/always_2/stmt_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/assign_115_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.338421 -1.938678 -3.421666 -3.820413 2.340790 0.242084 -1.474560 3.171263 -1.955243 0.489998 -4.140563 1.996301 1.685860 0.648371 0.832019 -1.701942 3.375289 1.465354 -1.288118 0.558991
wb_dma/wire_de_txsz -2.831475 0.404102 -1.276745 -1.312858 2.877230 3.301886 -0.764196 -0.685817 -0.936541 0.058586 -0.254370 -3.094882 4.368511 -0.039407 -0.348881 -2.093960 -0.999760 1.019796 2.630084 -2.636163
wb_dma_wb_slv/input_slv_pt_in -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
assert_wb_dma_ch_sel/input_ch0_csr 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -3.338600 -2.486548 1.397247 -4.036385 -0.499255 1.030210 -1.902319 -3.355786 3.714245 -3.330970 2.462306 -3.107587 1.993270 0.517907 0.729074 -0.054723 0.410891 -0.196811 2.243416 1.889735
wb_dma_ch_sel/assign_149_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/wire_adr0_cnt_next -0.738015 0.143712 -0.915986 -0.067328 0.356357 2.231946 1.162971 3.384395 1.049680 -1.925813 2.965311 4.037505 -2.513820 1.382723 1.605294 2.423595 2.068488 3.066449 -0.198179 1.715712
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.210075 -1.233043 -2.112897 -4.582326 0.586642 3.603576 -0.330005 2.013387 -3.519711 -1.718136 -3.359074 -3.686003 0.413489 -1.260554 0.670665 -1.552628 -0.324690 -2.375675 -2.478030 0.158056
wb_dma_ch_rf/always_23/if_1/block_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_rf/wire_ch0_txsz 0.072018 -1.865222 -0.462018 1.396761 -0.189975 1.396369 -3.680294 -3.613440 0.191125 0.332022 -1.147330 -1.964498 6.144958 0.866526 -1.168980 -3.096967 0.550646 0.121194 1.877843 -2.844601
wb_dma_ch_sel/assign_134_req_p0/expr_1 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.104822 -1.959141 0.669657 -1.075921 -2.079436 0.468946 3.031232 -4.461753 3.075450 -0.180090 2.914459 -0.833498 0.928514 -0.825297 2.074788 -0.302791 3.552120 1.179005 1.237574 -0.736143
wb_dma_de/always_6/if_1/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_sel/assign_128_req_p0 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_de/assign_77_read_hold/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/wire_de_adr0 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_de/wire_de_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_wb_mast/always_4 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_mast/always_1 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_rf/wire_ch3_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_rf/reg_ptr_valid 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/always_9/stmt_1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_rf/assign_6_csr_we/expr_1 5.209591 -2.060903 -2.620836 0.678292 -0.694388 -0.939954 0.557235 -2.251146 0.531486 2.102877 -1.538125 0.900702 0.514897 -1.664572 0.956764 -1.590901 2.366896 -0.204608 -0.848244 -2.719445
wb_dma_ch_sel/assign_154_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma/wire_ch5_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_pri_enc/wire_pri10_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_20_ch_done_we 3.074140 -2.835549 -1.485441 -2.181908 1.294606 3.291049 -0.963479 0.454492 1.139884 -0.930875 -2.297392 -2.010168 0.861992 -1.579739 0.059205 -0.808682 -0.240068 -0.891423 -0.835340 -1.772751
wb_dma_wb_mast/input_wb_ack_i 0.620844 -1.262441 1.271857 -5.677574 -0.426864 -1.136343 -2.714339 -1.628312 4.280663 0.743603 -0.513788 -2.956121 1.839211 -2.331310 2.689667 2.680976 0.516596 -3.418260 -1.107292 -0.280364
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_rf/input_dma_rest -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_ch_sel/always_5/stmt_1 -0.903769 -0.655477 -1.663283 -2.040704 1.605328 3.702634 1.567491 0.159297 -0.021165 -2.365584 0.108665 -1.728079 -0.516551 -2.417276 0.101133 -3.992581 2.319617 -0.631246 -1.436791 -0.654888
wb_dma_ch_sel/always_40/case_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma/wire_de_csr 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.210075 -1.233043 -2.112897 -4.582326 0.586642 3.603576 -0.330005 2.013387 -3.519711 -1.718136 -3.359074 -3.686003 0.413489 -1.260554 0.670665 -1.552628 -0.324690 -2.375675 -2.478030 0.158056
wb_dma_ch_sel/always_37/if_1/if_1 4.013493 -1.116364 -1.157509 -2.416874 -1.040430 3.637901 4.747333 0.854600 0.685577 3.053623 -3.206758 2.974271 1.088651 0.318191 -2.226674 -0.140360 1.621469 -0.253243 -1.150069 0.579275
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/always_10/if_1/if_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.576096 -3.021973 -1.019650 1.678647 -0.110698 0.565336 -2.856916 -1.862794 -0.666981 -0.434209 2.624792 -0.632248 2.584538 -2.527715 0.977013 -2.920342 -0.196866 -1.246719 0.825903 -2.618508
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_de/wire_de_txsz -2.831475 0.404102 -1.276745 -1.312858 2.877230 3.301886 -0.764196 -0.685817 -0.936541 0.058586 -0.254370 -3.094882 4.368511 -0.039407 -0.348881 -2.093960 -0.999760 1.019796 2.630084 -2.636163
wb_dma_rf/input_de_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_rf/input_de_adr0 0.598119 0.703071 -4.060038 -1.831153 0.343172 -1.830037 1.113912 1.141846 0.441275 0.470518 1.956898 1.675190 -1.557104 -1.943697 -1.385436 2.565028 4.262078 3.108107 0.188440 -2.284464
wb_dma_de/always_2/if_1 1.485093 -0.322897 -1.902541 -0.334891 -1.272588 1.297473 3.099639 2.060587 -0.364527 -1.088465 3.367555 2.738936 -2.094744 -0.243003 0.184618 2.344352 4.230797 3.356514 0.086774 0.179387
wb_dma_ch_sel/assign_102_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.516286 -1.125037 1.769353 -3.111621 -3.143126 3.269287 -0.872856 2.516153 0.043331 0.870432 0.411706 1.727669 0.632419 0.050761 0.512210 3.798032 -1.199259 -2.884992 -1.549222 2.756202
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_mast/assign_4_mast_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_ch_rf/always_2/if_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma/input_wb1_err_i 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_133_req_p0/expr_1 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_sel/assign_121_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_sel/assign_4_pri1 -0.554917 -2.402387 -0.748813 -0.089463 4.000115 1.082560 -0.860180 2.133989 2.465328 -0.350913 -2.421021 1.462836 -0.856943 -0.484567 0.531251 -2.326320 -0.654827 1.164872 0.209931 -0.852883
wb_dma_de/always_2/if_1/cond 0.243790 0.810327 -0.258868 0.214980 0.614615 4.201337 3.671476 0.840044 1.082837 -2.646053 3.549077 -0.628645 -2.129596 -0.721676 1.796469 0.907678 2.365116 2.727317 0.537353 -0.670238
wb_dma_ch_rf/reg_ch_csr_r 0.562588 -0.980086 1.297656 -5.086510 -1.651433 1.825919 3.582019 1.735160 0.888046 -0.217037 0.966176 0.147935 -2.611409 -1.017833 0.553859 1.848114 -0.825500 -1.959601 -1.205436 2.803536
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_wb_if/wire_slv_we 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
wb_dma_de/assign_70_de_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/reg_ch_sel_r 4.013493 -1.116364 -1.157509 -2.416874 -1.040430 3.637901 4.747333 0.854600 0.685577 3.053623 -3.206758 2.974271 1.088651 0.318191 -2.226674 -0.140360 1.621469 -0.253243 -1.150069 0.579275
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.077180 0.383003 0.352825 -0.432657 0.786358 4.110282 4.100527 -1.227731 -1.496337 -1.633656 1.101143 -4.690200 0.636388 -1.587316 -0.962951 -2.329745 0.061482 0.840546 1.188820 -2.485112
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.999535 -2.963743 1.778401 -0.751735 2.634482 0.415651 -1.540351 -0.682249 3.804477 -0.577814 -2.244853 -0.925636 0.754274 -0.388791 1.596825 -2.294688 -0.020438 -0.485225 -0.009469 0.069905
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_pri_enc/wire_pri30_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/reg_ch_sel_d 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_rf/assign_14_ch_adr0_we 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_rf/wire_ch1_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.178397 -3.583981 2.624184 1.586573 -2.442321 3.007179 1.958655 0.694776 -0.830594 -3.544107 4.410583 2.728106 0.551817 2.601515 1.110267 -1.471339 1.198764 2.689246 2.217388 3.870911
wb_dma_rf/wire_pause_req 3.193945 -0.652921 -2.844114 -0.809699 1.209074 -0.312377 3.791195 -0.955883 0.908490 3.300379 -0.974816 1.341217 -1.952847 -3.493309 0.196751 -3.137576 0.961284 -0.968814 -0.952439 -2.936503
wb_dma_ch_sel/assign_95_valid 2.568088 0.958615 -4.819662 -2.272982 -1.925524 5.359323 -1.475395 -1.072057 -1.814082 -4.401740 1.742488 -2.478750 1.647987 -1.130870 -1.865725 -0.092789 1.814905 -0.332172 -1.167480 -1.338420
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma_ch_rf/reg_ch_stop 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_146_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/input_dma_abort 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/input_adr1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/input_adr0 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma_ch_arb/reg_next_state 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_wb_mast/input_wb_err_i 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_wb_if/wire_wbs_data_o -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_de/assign_73_dma_busy 0.461547 -0.020302 -2.033384 0.582051 2.402166 0.749915 3.996010 -1.117826 1.968342 3.898537 -1.352376 3.089501 1.321039 -0.628444 -3.354270 -3.245828 0.062745 2.056390 2.317123 -3.210064
wb_dma_de/always_22/if_1 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_rf/wire_ch2_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_de/input_de_start 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_pri_enc_sub/always_3/if_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.246208 -0.242948 -1.994529 2.053543 1.644743 1.140786 -1.459558 0.481350 -1.452275 -0.164111 2.114288 0.083824 1.195631 -1.809756 -0.238709 -1.937990 -0.762850 0.553456 1.249378 -2.931587
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/assign_132_req_p0/expr_1 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_rf/always_25/if_1/if_1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_sel/assign_98_valid/expr_1 3.383192 0.169107 -1.816605 -0.889301 -3.211554 3.396828 1.743847 0.074089 -2.015683 -3.523460 1.700010 -1.635415 -0.777925 0.508212 -3.622566 2.316991 -0.365205 1.170186 0.370840 -0.106021
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.486215 -0.004952 -0.842262 -5.143352 -0.145681 3.154789 2.350399 2.283937 -1.280198 -0.409333 -1.152653 -1.268325 -0.771357 -1.181443 -0.895717 0.393174 -0.859429 -1.741541 -1.440360 1.002173
wb_dma_ch_sel/reg_pointer 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_wb_if/input_wb_err_i 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/input_de_csr 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/input_de_adr0_we 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_sel/assign_161_req_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.562588 -0.980086 1.297656 -5.086510 -1.651433 1.825919 3.582019 1.735160 0.888046 -0.217037 0.966176 0.147935 -2.611409 -1.017833 0.553859 1.848114 -0.825500 -1.959601 -1.205436 2.803536
wb_dma_ch_sel/assign_129_req_p0 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_de/wire_de_ack 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb 5.834909 -2.128743 -0.373983 -1.916233 -1.116449 2.975279 1.103289 1.546811 0.161860 -0.886963 -4.597748 -1.408955 -0.994075 1.487733 -1.996392 2.779941 -1.919845 -0.163645 -1.142319 0.402823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_pri_enc_sub/always_3/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.311894 -3.200906 1.003765 -0.557766 1.938664 1.203693 0.260334 1.671353 1.957929 -0.846278 -2.679878 0.533394 0.172846 2.374378 -1.127216 0.539599 -2.256260 2.911658 2.411546 0.331037
wb_dma/wire_de_txsz_we -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_ch_pri_enc/wire_pri16_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.626606 -2.176793 -1.809596 0.017260 2.786504 2.733125 -2.665364 4.343705 0.474929 -1.712608 -1.706449 1.020689 -1.758010 -1.054575 -0.061953 -0.087203 -2.584202 0.008693 -0.821625 -0.984704
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_pri_enc/wire_pri7_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_wb_if/wire_mast_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_wb_if/input_wb_cyc_i 0.798961 1.006600 3.226104 2.713263 0.883946 3.327613 -2.256629 1.050546 1.133488 2.291275 1.903607 -2.154226 -0.426600 -1.773503 2.232873 4.152812 -5.674335 -3.646840 -0.283141 -0.154941
wb_dma_ch_sel/assign_97_valid 2.962964 0.331466 -4.719628 -1.940837 -2.846797 4.131366 -0.639987 -0.910393 -3.178458 -3.876260 4.134865 -2.256393 1.034228 -1.400515 -1.094054 0.979054 0.996672 0.499661 0.362395 -1.780036
wb_dma/wire_mast0_drdy -2.059945 -0.602142 -4.814244 -5.716375 1.795061 0.218584 -1.878801 -1.615238 3.192845 -1.355691 1.634179 -1.237260 -0.625295 -1.448354 -0.171549 1.000296 2.215647 -0.574407 0.529548 0.560189
wb_dma_ch_pri_enc/wire_pri8_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_if/wire_pt_sel_o -2.522157 -2.486349 1.548638 0.394518 2.276973 2.042727 -4.239707 2.781036 -0.469751 -0.586504 0.458708 -1.024649 -1.235050 0.601655 5.681446 0.495824 -2.478904 -2.077618 -0.854501 2.982132
wb_dma/wire_ch1_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_pri_enc/wire_pri22_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/assign_135_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/wire_gnt_p0_d 4.186357 -2.183599 2.233768 -1.731817 -1.272757 2.886847 1.791212 2.002620 0.109495 -0.088230 -3.449584 -1.571090 0.330944 2.995002 -0.620400 4.735748 -2.393532 1.274158 0.709128 1.097768
wb_dma_de/assign_20_adr0_cnt_next -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.625484 -1.595359 1.098433 1.908094 2.510591 -0.984910 -0.786281 1.496531 1.246165 -0.218645 0.773704 0.805659 -2.937481 0.526784 1.761899 -0.363018 -1.567491 1.501729 1.010484 1.142560
wb_dma_ch_sel/assign_153_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/assign_82_rd_ack/expr_1 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 3.074140 -2.835549 -1.485441 -2.181908 1.294606 3.291049 -0.963479 0.454492 1.139884 -0.930875 -2.297392 -2.010168 0.861992 -1.579739 0.059205 -0.808682 -0.240068 -0.891423 -0.835340 -1.772751
wb_dma_de/reg_de_csr_we 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma/wire_wb0_ack_o -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_pri_enc/wire_pri23_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_103_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_rf/wire_ch1_txsz -2.107401 -2.421148 2.775628 0.375458 1.434703 0.217239 -2.254035 -0.781141 3.477062 -0.489622 0.751046 0.432974 1.060684 -0.738968 3.265800 -2.087788 1.080823 -1.525183 -0.415681 1.191884
wb_dma_de/always_23/block_1/stmt_13 -1.231986 0.322739 1.819244 0.211484 0.235849 5.538163 2.620948 -1.647946 1.199158 -0.878127 3.985109 -1.864796 3.666217 -0.408164 1.876454 -0.089500 4.006894 1.010602 0.940708 -0.446512
wb_dma_de/always_23/block_1/stmt_14 0.068125 -2.314369 -5.502669 -3.353105 1.228337 -0.828425 -0.109439 3.168486 -4.042292 1.690754 -2.285598 2.448138 2.159476 0.567987 -3.596946 -0.337152 0.932954 3.431946 2.058779 -1.699678
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.857511 -2.561075 -0.308078 -0.886508 2.098567 2.187731 -0.917318 1.001645 0.888726 -0.955351 -4.258568 -0.430586 0.908971 0.789810 -1.414259 -2.249102 -1.645648 0.178277 -0.061206 -0.269101
wb_dma_ch_rf/assign_25_ch_adr0_dewe 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_ch_rf/input_ch_sel 2.136055 -0.732562 -0.852761 -1.910908 0.965720 1.198447 4.254848 -2.554628 2.476030 7.272916 0.471766 1.731410 3.448399 -1.441741 1.238142 0.441880 0.475528 -0.307331 2.382756 -2.654062
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_pri_enc/wire_pri4_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/wire_ch_txsz_we -1.057082 -2.111000 0.447101 -1.453586 1.112574 2.360565 0.305739 -1.809868 0.246949 -0.682646 -2.127453 -2.702599 4.026608 1.359532 -2.233304 -2.426078 -1.061585 1.323749 2.715235 -1.061163
wb_dma_de/assign_70_de_adr1/expr_1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_sel/assign_116_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.201906 -1.825593 1.314219 -0.049685 -1.810623 1.174684 1.844056 -4.109174 3.573557 -2.438476 3.103783 -1.904674 0.452168 -1.125750 -0.104110 -0.622078 3.206860 0.962272 0.924035 -0.609930
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_wb_mast/wire_wb_addr_o -0.038889 -0.411088 0.967322 1.887781 0.027275 0.908844 -2.149330 2.212551 -0.638340 -2.029616 2.910062 -0.556678 -0.998074 0.500293 0.050899 3.199489 -3.727705 0.872239 1.897728 -0.029984
wb_dma_ch_rf/reg_ch_csr_r2 1.626606 -2.176793 -1.809596 0.017260 2.786504 2.733125 -2.665364 4.343705 0.474929 -1.712608 -1.706449 1.020689 -1.758010 -1.054575 -0.061953 -0.087203 -2.584202 0.008693 -0.821625 -0.984704
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_sel/assign_11_pri3 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_de 2.541727 0.140518 -2.772234 -3.604887 -0.687479 2.826187 2.239435 0.475639 -1.983561 0.793037 -1.796378 -0.855255 0.250450 -1.087777 -1.088632 -0.594377 0.057321 -1.614328 -1.536746 -0.496667
wb_dma_wb_slv/wire_wb_data_o -2.924829 -0.337404 1.274220 2.681837 0.843449 -0.262425 -0.631359 2.838129 0.079712 1.294796 4.861420 4.677978 -1.303579 -0.335535 -0.197585 0.463097 -3.079645 1.082607 3.232833 0.572000
wb_dma_inc30r/always_1/stmt_1 -2.755190 -1.375705 2.690271 2.123500 -0.733083 3.487038 0.751703 3.241151 -1.717103 -2.787919 3.400393 2.214229 1.012257 1.896040 0.730624 -0.607856 0.125294 2.589100 2.166637 3.266237
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_127_req_p0 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_94_valid 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_pri_enc/wire_pri12_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_20/if_1/block_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.243439 -4.478634 -0.824538 -0.939130 1.758637 2.710435 -1.782314 1.702130 2.471337 -1.985599 -2.280511 -0.047878 -0.709790 -1.064658 0.323821 -0.885479 -0.878315 0.041692 -0.632292 -0.950714
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_wb_if/input_slv_din -2.924829 -0.337404 1.274220 2.681837 0.843449 -0.262425 -0.631359 2.838129 0.079712 1.294796 4.861420 4.677978 -1.303579 -0.335535 -0.197585 0.463097 -3.079645 1.082607 3.232833 0.572000
wb_dma_ch_sel/assign_94_valid/expr_1 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.576096 -3.021973 -1.019650 1.678647 -0.110698 0.565336 -2.856916 -1.862794 -0.666981 -0.434209 2.624792 -0.632248 2.584538 -2.527715 0.977013 -2.920342 -0.196866 -1.246719 0.825903 -2.618508
wb_dma_de/always_21 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_de/always_22 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_de/always_23 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_ch_pri_enc/wire_pri1_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/assign_78_mast0_go -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/wire_dma_done 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_rf/input_wb_rf_adr 2.963963 -2.468013 1.653637 5.498419 -3.501194 1.344488 -0.856590 -1.090823 -2.622999 0.484597 3.576435 3.190385 0.976207 -2.128127 0.661576 -4.425356 0.576571 -3.668532 -2.118055 0.499812
wb_dma_wb_if 1.495481 0.312060 2.034140 -1.327721 -2.526472 -0.872125 0.330264 0.055412 0.671548 0.001462 -1.434367 -0.258797 -1.408219 1.057222 0.076450 2.748160 -0.420231 -1.771338 -1.849556 2.623497
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_ch_pri_enc/wire_pri25_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_mast/reg_mast_cyc -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/input_wb_rf_we 2.701673 0.615555 0.401726 -1.788342 -3.648108 3.331564 -0.202875 1.659995 -1.440389 -2.360432 -1.756863 0.787118 1.377142 2.979315 -2.434563 3.197630 0.367867 -0.100621 -1.419683 2.543001
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_de/always_6/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_wb_slv/always_4/stmt_1 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_de/assign_3_ptr_valid 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_wb_mast/input_pt_sel -1.895231 -2.171238 2.936502 -0.661310 0.987622 3.173851 -4.074304 3.496851 0.800145 -1.266419 1.608094 1.185573 1.344262 -0.096112 4.255461 0.383585 -2.354497 -2.871903 -0.467884 2.396945
wb_dma_ch_pri_enc/wire_pri15_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_slv/input_wb_we_i 1.210415 -0.056604 -2.609896 0.239108 -0.015245 0.166736 -5.834351 0.488839 0.065457 -3.150461 4.695982 0.333436 -1.366650 -2.651578 4.098259 0.877646 -0.026156 -2.227633 -2.866394 -1.470499
wb_dma_de/reg_tsz_cnt_is_0_r -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.060421 -2.769605 -3.613547 -2.468935 1.685544 1.276293 -3.465866 3.095849 -3.451038 -1.569772 -2.686224 2.488600 2.681767 0.599108 -0.149600 -4.219317 2.556381 0.768560 -1.239686 0.961988
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_mast1_drdy 0.777564 -0.966333 -0.853478 0.929292 0.824611 0.475702 -1.821400 1.811707 0.640159 -1.666708 -0.149086 1.285468 -2.120470 -1.434745 0.786266 -1.190526 0.337168 -0.906118 -1.974751 0.177497
wb_dma_ch_rf/wire_ch_csr_we 3.515141 -0.122678 -1.077301 -3.121870 -2.628180 3.458572 -1.205270 3.148730 -2.827993 0.160900 -0.994962 0.440571 0.903580 0.413833 -0.979182 3.899849 -1.543510 -2.097600 -1.605192 1.447675
wb_dma_ch_pri_enc/inst_u9 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_8_ch_csr 2.349306 0.749789 -2.724748 -3.215570 -1.367501 3.003546 1.525186 2.182422 -3.252924 1.351944 -0.237445 0.610591 -0.043787 -0.974216 -1.245428 1.150472 -1.213964 -1.892587 -1.123074 0.142913
wb_dma_ch_rf/wire_this_ptr_set 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_pri_enc/inst_u5 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u4 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u7 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u6 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u0 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u3 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u2 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_de_start 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_rf/wire_ch_stop 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma/wire_mast0_dout 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_rf/input_de_adr0 0.598119 0.703071 -4.060038 -1.831153 0.343172 -1.830037 1.113912 1.141846 0.441275 0.470518 1.956898 1.675190 -1.557104 -1.943697 -1.385436 2.565028 4.262078 3.108107 0.188440 -2.284464
wb_dma_ch_rf/input_de_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_if/input_wbs_data_i 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_de/reg_tsz_dec -2.406818 0.174269 -1.521220 -0.501866 3.485253 2.893440 -1.930070 1.616232 -2.000051 0.610607 0.206683 -2.293310 3.085721 -0.648140 0.522542 -0.904258 -2.396801 0.464917 2.258815 -2.704159
wb_dma_ch_sel/input_ch0_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/input_ch0_am1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_sel/assign_162_req_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -1.773022 -2.076357 1.319011 -1.614317 3.195158 1.228221 -1.360232 0.270332 2.277838 0.324858 -1.459358 -2.330654 2.239917 0.622005 1.173377 0.427181 -1.972313 1.114923 2.553542 -1.057081
wb_dma_rf/wire_ch5_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_rf/wire_ch_am1_we -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_inc30r/wire_out -0.419626 -0.568205 0.421551 0.123409 0.041203 2.161854 0.417474 4.716100 0.483597 -1.650712 1.320227 4.198250 -2.567012 2.539807 0.138568 3.291011 -1.150318 2.483002 0.236573 2.737543
wb_dma_ch_pri_enc/reg_pri_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/input_wb0_we_i 1.210415 -0.056604 -2.609896 0.239108 -0.015245 0.166736 -5.834351 0.488839 0.065457 -3.150461 4.695982 0.333436 -1.366650 -2.651578 4.098259 0.877646 -0.026156 -2.227633 -2.866394 -1.470499
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.738015 0.143712 -0.915986 -0.067328 0.356357 2.231946 1.162971 3.384395 1.049680 -1.925813 2.965311 4.037505 -2.513820 1.382723 1.605294 2.423595 2.068488 3.066449 -0.198179 1.715712
wb_dma_ch_rf/wire_ch_txsz_dewe -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_de/always_22/if_1/stmt_2 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.875660 -2.455370 -1.448068 2.243716 0.746848 1.252017 -3.913872 1.802640 -1.082257 -0.728543 2.750385 0.259028 0.557769 -2.884422 0.491831 -0.399402 -2.248085 -0.937466 0.604532 -2.798562
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma/wire_de_ack 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_wb_mast/always_1/if_1 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_de/wire_dma_busy 0.461547 -0.020302 -2.033384 0.582051 2.402166 0.749915 3.996010 -1.117826 1.968342 3.898537 -1.352376 3.089501 1.321039 -0.628444 -3.354270 -3.245828 0.062745 2.056390 2.317123 -3.210064
wb_dma_ch_sel/assign_143_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_wb_mast/wire_mast_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma/wire_slv0_dout 2.002590 -3.044564 0.336840 1.520314 -4.680217 -0.277603 -1.332946 -4.592128 -2.155291 -1.620230 6.461646 -1.416800 1.398081 -1.711325 0.051298 -1.501997 -1.339544 -3.263523 1.472744 0.856662
wb_dma_ch_sel/reg_am1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_sel/input_next_ch 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_de/always_9 -2.406818 0.174269 -1.521220 -0.501866 3.485253 2.893440 -1.930070 1.616232 -2.000051 0.610607 0.206683 -2.293310 3.085721 -0.648140 0.522542 -0.904258 -2.396801 0.464917 2.258815 -2.704159
wb_dma_de/always_8 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_wb_mast/always_1/if_1/cond 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_rf/always_1/case_1/stmt_12 -1.662222 -2.400955 1.189367 2.185621 1.140914 -3.599430 -0.831421 -0.623215 0.963667 -0.255192 3.066988 0.557504 -0.857843 -1.569300 1.873099 -0.934408 0.562612 1.150196 1.853980 -0.169003
wb_dma_rf/always_1/case_1/stmt_13 -0.400677 0.233448 0.230954 3.640811 0.960786 0.340014 0.417850 0.291716 1.198271 -1.380134 0.879505 1.826019 -0.947266 0.532351 0.060368 -1.316798 2.255277 3.124257 0.365768 -1.146943
wb_dma_de/always_3 -1.962763 0.129019 2.014288 1.911616 0.722471 3.550071 0.059668 2.245039 -0.844444 -3.808960 1.513372 -0.210136 -0.618501 2.342269 -0.354404 0.164721 -3.234363 2.002460 1.889019 1.447126
wb_dma_de/always_2 1.485093 -0.322897 -1.902541 -0.334891 -1.272588 1.297473 3.099639 2.060587 -0.364527 -1.088465 3.367555 2.738936 -2.094744 -0.243003 0.184618 2.344352 4.230797 3.356514 0.086774 0.179387
wb_dma_de/always_5 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_de/always_4 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/always_7 -0.981384 -0.815576 -1.332477 -1.437062 3.308994 2.400341 -1.591479 1.277545 -0.901849 0.751135 -1.448479 -2.476611 2.881938 -0.242777 0.019551 -0.320068 -2.636467 0.717192 2.228366 -2.694167
wb_dma_de/always_6 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_sel/input_ch3_txsz 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_11/if_1 1.626606 -2.176793 -1.809596 0.017260 2.786504 2.733125 -2.665364 4.343705 0.474929 -1.712608 -1.706449 1.020689 -1.758010 -1.054575 -0.061953 -0.087203 -2.584202 0.008693 -0.821625 -0.984704
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/always_45/case_1/cond -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/assign_68_de_txsz -2.831475 0.404102 -1.276745 -1.312858 2.877230 3.301886 -0.764196 -0.685817 -0.936541 0.058586 -0.254370 -3.094882 4.368511 -0.039407 -0.348881 -2.093960 -0.999760 1.019796 2.630084 -2.636163
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/always_20/if_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma/input_wb0s_data_i 2.433649 -3.054725 2.002363 -2.285031 -0.807043 -1.840503 -1.123852 -1.004206 1.619801 3.539065 0.557391 -1.725984 2.236660 -1.234024 4.687083 3.562736 1.674286 -1.196979 0.313245 -0.984683
wb_dma_de/reg_dma_done_d 2.109220 -1.986124 -0.677290 -2.561457 0.726022 1.803748 0.009904 -1.999745 1.938935 0.272069 -2.410094 -2.340879 1.651115 -1.491216 0.890939 -1.840122 1.183519 -1.521157 -1.028974 -1.355998
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_wb_slv/assign_1_rf_sel 3.738361 2.206116 -1.401166 2.659091 0.854547 -1.106792 2.073357 -0.451414 1.214348 1.742373 2.665884 -0.916010 -2.742777 -4.016624 -1.862170 1.854642 -4.144330 -0.543452 0.835900 -5.224656
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.695343 -4.069488 0.033062 -3.783863 0.502176 0.096988 -3.266162 0.771911 0.034433 3.061467 -1.602047 -1.051858 3.687969 0.115862 3.700153 2.554760 -2.200819 -1.160070 1.518816 -0.703100
wb_dma_de/always_4/if_1/if_1/cond 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_sel/assign_376_gnt_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/wire_wr_ack 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -1.773022 -2.076357 1.319011 -1.614317 3.195158 1.228221 -1.360232 0.270332 2.277838 0.324858 -1.459358 -2.330654 2.239917 0.622005 1.173377 0.427181 -1.972313 1.114923 2.553542 -1.057081
wb_dma_ch_arb/always_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_arb/always_2 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma/wire_ch0_txsz -1.157270 -1.544072 -0.072087 -1.402222 1.579645 2.167826 -0.977955 -2.331164 0.300089 -0.489615 -0.765237 -3.703481 4.171307 -0.101184 -0.082121 -2.308579 -0.568469 0.374411 2.240093 -2.097606
wb_dma_de/always_19 -0.378330 2.204536 1.012529 -0.681332 2.385505 4.658141 3.499811 3.779521 1.200958 0.674970 2.597448 -0.778128 -2.972010 -1.270273 4.007371 3.988717 -1.072978 0.471125 0.233017 -0.222617
wb_dma_de/always_18 -2.276294 -0.405519 0.800225 -1.451575 -0.547589 -0.533565 -1.575525 -1.568773 1.424807 -2.949693 4.490427 -2.905369 -0.221362 0.710330 0.245683 3.046461 -2.507699 1.429644 3.634034 0.228487
wb_dma_de/always_15 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_de/always_14 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_11 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/always_13 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_de/always_12 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.680450 -0.608530 -3.364559 2.931142 0.001805 1.383384 -1.481985 -1.851415 1.171122 0.959330 3.275165 2.585408 0.765292 -3.627191 1.221911 -2.331078 2.086402 -1.791299 -1.326628 -3.119062
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_pri_enc/wire_pri13_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/reg_read_r 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.942883 -4.113872 0.957682 -1.976755 1.792630 2.230429 -2.507028 0.633112 3.250937 -1.473888 -2.980642 -1.930422 0.563317 -0.554164 1.284365 -0.167169 -1.293824 -0.992708 -0.534783 -0.284566
wb_dma/assign_9_slv0_pt_in -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/always_17/if_1/block_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_pri_enc/wire_pri2_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_11/stmt_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_rf/wire_ch_adr1_we -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel_checker/input_ch_sel 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_sel/input_ch1_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma/wire_slv0_pt_in -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_rf/always_2/if_1/if_1/cond 5.209591 -2.060903 -2.620836 0.678292 -0.694388 -0.939954 0.557235 -2.251146 0.531486 2.102877 -1.538125 0.900702 0.514897 -1.664572 0.956764 -1.590901 2.366896 -0.204608 -0.848244 -2.719445
wb_dma_pri_enc_sub/reg_pri_out_d 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/always_4/case_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/wire_pri29_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_de/wire_read_hold -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/wire_sw_pointer 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma/wire_slv0_din -1.967367 -0.479608 -0.173427 1.645161 1.229320 -2.298487 1.171754 2.607827 -4.136632 1.033983 2.011711 0.540065 -0.527461 -2.525861 -0.139540 -0.472760 0.441666 2.316742 3.796376 -0.480452
wb_dma_ch_rf/input_dma_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_rf/assign_17_ch_am1_we -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_rf/assign_7_pointer_s -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_pri_enc_sub/input_valid -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_mast/assign_1 -1.248024 -1.854095 3.931041 0.463146 0.160435 3.151026 -4.696731 2.250543 1.041046 -3.965214 2.567957 -0.240530 0.508504 0.173953 4.138323 0.285942 -3.226634 -3.090650 -0.888151 2.451406
wb_dma_ch_sel/input_de_ack 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/reg_valid_sel 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.857511 -2.561075 -0.308078 -0.886508 2.098567 2.187731 -0.917318 1.001645 0.888726 -0.955351 -4.258568 -0.430586 0.908971 0.789810 -1.414259 -2.249102 -1.645648 0.178277 -0.061206 -0.269101
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_wb_mast/always_4/stmt_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_375_gnt_p0 4.186357 -2.183599 2.233768 -1.731817 -1.272757 2.886847 1.791212 2.002620 0.109495 -0.088230 -3.449584 -1.571090 0.330944 2.995002 -0.620400 4.735748 -2.393532 1.274158 0.709128 1.097768
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma/inst_u2 2.541727 0.140518 -2.772234 -3.604887 -0.687479 2.826187 2.239435 0.475639 -1.983561 0.793037 -1.796378 -0.855255 0.250450 -1.087777 -1.088632 -0.594377 0.057321 -1.614328 -1.536746 -0.496667
wb_dma/inst_u1 2.541727 0.140518 -2.772234 -3.604887 -0.687479 2.826187 2.239435 0.475639 -1.983561 0.793037 -1.796378 -0.855255 0.250450 -1.087777 -1.088632 -0.594377 0.057321 -1.614328 -1.536746 -0.496667
wb_dma/inst_u0 2.718843 1.010802 -1.610004 -0.243457 -3.432821 2.667548 1.693617 -0.915614 -2.540054 -1.601976 -0.304786 0.618266 1.056656 1.433286 -2.347381 0.100380 1.144121 -0.325076 -0.966025 1.321073
wb_dma/inst_u4 1.831442 -0.981041 0.656076 0.274214 1.146701 1.411899 -3.806900 1.659239 1.313558 -0.992206 -1.286821 -2.484857 -2.789765 -2.068526 1.975663 1.912178 -3.981004 -3.900719 -3.027607 0.636502
wb_dma_ch_rf/assign_2_ch_adr1 -0.269107 -2.103764 2.201952 3.509899 -1.339362 0.737473 -1.849309 -1.065328 0.304266 -3.246461 0.796946 -0.132919 0.710528 2.596020 -3.018017 -1.533496 -3.033609 1.728147 2.342648 0.160676
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_rf/wire_pointer_s -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_sel/always_40/case_1/stmt_1 1.557582 -4.623244 1.841504 -0.730980 0.435207 0.904247 0.543685 -0.070078 2.841681 -1.449202 -2.392912 0.206785 0.412076 2.265420 -0.788478 0.006188 -1.197114 2.408870 2.074230 0.902010
wb_dma_ch_sel/always_40/case_1/stmt_2 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/always_40/case_1/stmt_3 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_sel/always_40/case_1/stmt_4 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_pri_enc_sub 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/reg_ch_am1_r -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_de/assign_72_dma_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/reg_ptr_adr_low -2.859547 -1.247494 0.779596 -2.924879 -0.398977 -0.753017 -0.773616 -0.903984 2.213638 -1.238710 4.447405 -1.017585 -0.176248 0.192566 1.596474 2.703212 -0.851985 0.920400 3.081617 1.241469
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/reg_state 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_ch_rf/always_26/if_1 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.338421 -1.938678 -3.421666 -3.820413 2.340790 0.242084 -1.474560 3.171263 -1.955243 0.489998 -4.140563 1.996301 1.685860 0.648371 0.832019 -1.701942 3.375289 1.465354 -1.288118 0.558991
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_sel/assign_113_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_inc30r/always_1 -2.755190 -1.375705 2.690271 2.123500 -0.733083 3.487038 0.751703 3.241151 -1.717103 -2.787919 3.400393 2.214229 1.012257 1.896040 0.730624 -0.607856 0.125294 2.589100 2.166637 3.266237
wb_dma_de/always_23/block_1/case_1/cond 1.234479 -0.312233 -3.022735 -4.579286 0.791395 3.956813 1.311253 0.283538 -2.512911 1.173293 -3.514115 -1.384145 1.765970 -1.023131 -0.111860 -3.309818 -1.107102 -2.820484 -1.536704 -0.526358
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.974276 -1.532716 -2.052933 0.501022 1.689679 3.282669 -3.907672 3.072904 -2.220671 -1.656955 -1.068385 -1.292975 0.631394 -0.180370 -0.841489 0.650342 -5.077807 -0.403490 0.883279 -1.763085
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -3.293941 0.704700 -1.702097 -2.194699 4.263185 2.229063 -0.128600 2.088382 -0.654501 0.983488 -1.006678 -1.599318 1.981867 0.690941 0.971926 0.318818 -0.794766 2.272012 2.462751 -1.690077
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 4.529835 -2.831244 0.989366 -0.088817 -1.859918 1.661137 -1.189823 0.719182 0.949390 -2.498901 -1.151638 -1.645802 -0.681927 1.359495 -2.298693 3.719465 -3.339795 0.534147 0.857068 0.198170
wb_dma_ch_sel/assign_148_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma/wire_ndr 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma_rf/input_dma_done_all 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_de/assign_66_dma_done 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma/wire_ch4_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/input_ch3_csr 3.231852 -0.288422 -3.043991 -3.053365 -2.042958 3.725308 -2.627986 -0.818411 -2.059026 -1.339678 0.933546 -2.638726 3.129170 -1.211008 1.851607 1.370898 1.727858 -1.874470 -1.637845 -1.090663
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/wire_adr1_cnt_next -2.627122 -0.689956 1.666564 0.746146 1.601152 3.878985 -0.440622 3.869716 -0.827465 -2.283965 0.677795 1.421850 0.002230 2.343409 1.258086 0.011169 -2.536394 1.663489 1.526887 2.144858
wb_dma/wire_de_adr0 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/reg_adr0_cnt 1.485093 -0.322897 -1.902541 -0.334891 -1.272588 1.297473 3.099639 2.060587 -0.364527 -1.088465 3.367555 2.738936 -2.094744 -0.243003 0.184618 2.344352 4.230797 3.356514 0.086774 0.179387
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma/wire_am1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/always_22/if_1/if_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_de/assign_69_de_adr0 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_de/wire_mast0_go -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_slv/input_slv_din -2.924829 -0.337404 1.274220 2.681837 0.843449 -0.262425 -0.631359 2.838129 0.079712 1.294796 4.861420 4.677978 -1.303579 -0.335535 -0.197585 0.463097 -3.079645 1.082607 3.232833 0.572000
wb_dma_de/always_3/if_1/if_1 -1.962763 0.129019 2.014288 1.911616 0.722471 3.550071 0.059668 2.245039 -0.844444 -3.808960 1.513372 -0.210136 -0.618501 2.342269 -0.354404 0.164721 -3.234363 2.002460 1.889019 1.447126
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/always_47/case_1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_sel/assign_152_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_de/reg_de_adr0_we 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_sel/assign_114_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/assign_4_ch_am1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_de/wire_dma_done_all 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_de/assign_6_adr0_cnt_next -2.418100 0.021988 -1.860279 0.239419 2.279301 -0.317283 -0.229229 3.454410 -1.575848 0.109119 0.407382 2.703870 0.240798 0.328519 0.637426 -0.462049 1.825811 3.614154 1.372537 -0.565272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_wb_slv/input_wb_data_i 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_ch_rf/assign_3_ch_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/assign_126_ch_sel 5.026989 0.028032 -2.240704 -1.454123 -1.003421 3.669961 3.781334 0.559908 -0.752933 2.069253 -3.004727 1.176463 0.772405 -0.266491 -3.376832 0.061548 -0.094069 -0.423231 -1.110583 -1.205320
wb_dma/wire_mast1_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/wire_ptr_valid 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma/wire_ch_sel 2.136055 -0.732562 -0.852761 -1.910908 0.965720 1.198447 4.254848 -2.554628 2.476030 7.272916 0.471766 1.731410 3.448399 -1.441741 1.238142 0.441880 0.475528 -0.307331 2.382756 -2.654062
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.406903 -3.833027 2.047664 -0.536588 -0.503338 0.545965 0.954337 0.297562 3.629984 -1.844440 -2.097955 0.474193 -0.841312 2.337880 -1.643111 2.109720 -0.040957 2.683111 1.261395 1.316242
wb_dma_de/always_12/stmt_1/expr_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma/wire_dma_req 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_sel/assign_136_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/assign_5_sw_pointer 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_ch_sel/assign_97_valid/expr_1 2.962964 0.331466 -4.719628 -1.940837 -2.846797 4.131366 -0.639987 -0.910393 -3.178458 -3.876260 4.134865 -2.256393 1.034228 -1.400515 -1.094054 0.979054 0.996672 0.499661 0.362395 -1.780036
wb_dma_de/always_9/stmt_1 -2.406818 0.174269 -1.521220 -0.501866 3.485253 2.893440 -1.930070 1.616232 -2.000051 0.610607 0.206683 -2.293310 3.085721 -0.648140 0.522542 -0.904258 -2.396801 0.464917 2.258815 -2.704159
wb_dma_de/input_pause_req 3.193945 -0.652921 -2.844114 -0.809699 1.209074 -0.312377 3.791195 -0.955883 0.908490 3.300379 -0.974816 1.341217 -1.952847 -3.493309 0.196751 -3.137576 0.961284 -0.968814 -0.952439 -2.936503
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_wb_if/wire_wb_cyc_o -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_pri_enc/always_2/if_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/always_6/if_1/stmt_1 -3.030743 -0.583450 -0.635775 -1.230779 2.388485 2.623611 0.038606 -0.493644 -1.578198 0.570995 -1.494652 -2.110616 4.750669 1.261267 -2.279403 -2.788352 -2.292462 1.494501 3.565500 -1.765272
wb_dma_ch_rf/input_de_txsz_we -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
wb_dma_rf/input_de_adr1_we -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_wb_if/input_wb_addr_i 3.080807 0.213107 3.396841 4.474855 -3.309217 0.587305 -1.840069 0.654090 0.459003 -0.146280 3.679639 3.208102 0.513932 -4.841782 0.534264 -1.944722 0.813270 -5.093705 -4.360997 -0.889119
wb_dma_ch_sel/always_7/stmt_1 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.880555 -0.218507 1.764196 -4.259457 -1.634834 2.350056 5.034150 1.092203 2.073804 -1.081593 0.605713 -0.352179 -3.494554 -1.024898 -1.262819 1.663412 -0.417152 -1.178309 -1.142608 2.495019
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.516714 -3.820108 0.155884 -2.980658 1.021874 0.113539 -3.817834 1.295264 1.383794 1.517483 -2.532934 0.115318 1.388298 -0.816145 3.884263 0.450203 -0.904191 -2.621109 -1.310897 0.497767
wb_dma_ch_sel/assign_158_req_p1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_4/if_1/block_1 -1.945441 -2.213926 1.841284 1.765257 0.510558 -3.900736 1.041699 -1.212719 2.294582 -0.377789 3.000596 2.110917 -1.093692 0.230105 1.490787 0.363751 0.726195 2.109202 2.853812 1.869192
wb_dma_de/reg_dma_abort_r 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/input_ch2_txsz -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/input_ch5_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_sel/assign_150_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_sel/assign_155_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/always_43/case_1/stmt_4 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_sel/always_43/case_1/stmt_2 -2.107401 -2.421148 2.775628 0.375458 1.434703 0.217239 -2.254035 -0.781141 3.477062 -0.489622 0.751046 0.432974 1.060684 -0.738968 3.265800 -2.087788 1.080823 -1.525183 -0.415681 1.191884
wb_dma_ch_sel/always_43/case_1/stmt_1 -1.157270 -1.544072 -0.072087 -1.402222 1.579645 2.167826 -0.977955 -2.331164 0.300089 -0.489615 -0.765237 -3.703481 4.171307 -0.101184 -0.082121 -2.308579 -0.568469 0.374411 2.240093 -2.097606
wb_dma_de/always_19/stmt_1/expr_1 -0.378330 2.204536 1.012529 -0.681332 2.385505 4.658141 3.499811 3.779521 1.200958 0.674970 2.597448 -0.778128 -2.972010 -1.270273 4.007371 3.988717 -1.072978 0.471125 0.233017 -0.222617
wb_dma_ch_rf/wire_ch_err_we 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.134332 -0.130369 -1.288013 1.520280 1.722990 -0.739109 2.449130 0.811481 1.340411 3.339993 1.178197 4.669129 -0.757651 -0.619888 -0.302669 -1.232789 -0.069300 1.697296 1.645687 -1.438535
wb_dma_rf/wire_ch1_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.547035 -3.849892 -6.237255 -4.793489 -2.420765 -3.153492 -2.379827 -2.048074 -3.069440 -2.064648 -0.937599 1.433149 -0.414056 1.044618 0.599203 -2.462579 -1.446539 0.550799 0.553878 0.043808
assert_wb_dma_wb_if/input_pt_sel_i -2.625484 -1.595359 1.098433 1.908094 2.510591 -0.984910 -0.786281 1.496531 1.246165 -0.218645 0.773704 0.805659 -2.937481 0.526784 1.761899 -0.363018 -1.567491 1.501729 1.010484 1.142560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.912553 -1.038462 -1.169350 -0.519959 1.063363 2.943925 -0.663923 5.003816 -0.485054 1.579120 1.223198 0.616208 -1.302787 -2.036461 1.214802 4.476666 -2.420300 -0.493307 0.228715 -1.445543
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_rf/input_paused -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma/wire_mast0_adr -2.276294 -0.405519 0.800225 -1.451575 -0.547589 -0.533565 -1.575525 -1.568773 1.424807 -2.949693 4.490427 -2.905369 -0.221362 0.710330 0.245683 3.046461 -2.507699 1.429644 3.634034 0.228487
wb_dma_ch_pri_enc/inst_u8 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.246208 -0.242948 -1.994529 2.053543 1.644743 1.140786 -1.459558 0.481350 -1.452275 -0.164111 2.114288 0.083824 1.195631 -1.809756 -0.238709 -1.937990 -0.762850 0.553456 1.249378 -2.931587
wb_dma_ch_arb/always_2/block_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_ch_sel/always_40/case_1/cond 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_rf/assign_22_ch_err_we 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_rf/wire_pointer 1.971959 -6.671474 2.538970 -0.540536 -1.739308 -4.057087 1.934054 -1.704084 -1.119485 0.933028 -0.778374 0.072641 0.368214 0.122121 0.806360 -2.316618 -1.137552 0.788227 2.377213 1.472890
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/wire_pri19_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_5_pri1 -0.554917 -2.402387 -0.748813 -0.089463 4.000115 1.082560 -0.860180 2.133989 2.465328 -0.350913 -2.421021 1.462836 -0.856943 -0.484567 0.531251 -2.326320 -0.654827 1.164872 0.209931 -0.852883
wb_dma_rf/inst_u26 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u27 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_23/block_1/case_1/block_10 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_de/always_23/block_1/case_1/block_11 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_rf/inst_u22 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_rf/inst_u20 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/assign_86_de_ack 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_rf/inst_u28 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/inst_u29 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/always_1/stmt_1 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -3.406082 -0.699110 -0.295584 -0.360544 3.347244 1.182302 -1.194538 0.028367 -0.560904 1.178332 -0.030210 -1.164819 3.441594 0.471830 1.303640 -1.885973 -0.943280 1.203903 2.778279 -1.506144
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_rf/inst_check_wb_dma_rf -0.244083 -0.146423 0.382515 4.600756 -0.486065 0.903025 -1.674437 -0.750246 0.766401 -2.302769 1.855685 1.329371 0.335538 1.094433 -0.540917 -1.636641 1.647626 2.430711 0.578548 -1.245880
wb_dma_rf/reg_wb_rf_dout -2.724832 -0.444262 0.616232 2.916310 0.578842 -2.071409 0.115974 2.694412 -3.860820 -0.578377 1.703664 1.202939 0.011785 -1.642486 -0.127083 -2.711968 2.171498 2.909049 2.101490 -1.037891
wb_dma/input_dma_req_i 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_de/input_am1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_de/input_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/reg_next_start -0.903769 -0.655477 -1.663283 -2.040704 1.605328 3.702634 1.567491 0.159297 -0.021165 -2.365584 0.108665 -1.728079 -0.516551 -2.417276 0.101133 -3.992581 2.319617 -0.631246 -1.436791 -0.654888
wb_dma_ch_sel/input_ch4_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/assign_107_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma/wire_next_ch 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_rf/wire_ch2_txsz -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_ch_rf/wire_ch_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_rf/wire_ch_am1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma/wire_ch6_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/input_csr 2.636470 -3.636786 -0.431228 -2.560743 -1.112118 0.915780 -3.806954 3.099947 -1.320716 2.074841 0.185372 2.157658 1.632406 -1.957427 4.911449 1.404367 0.582585 -3.489826 -2.667249 1.090987
wb_dma_de/reg_read 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma/input_wb1_cyc_i -2.625484 -1.595359 1.098433 1.908094 2.510591 -0.984910 -0.786281 1.496531 1.246165 -0.218645 0.773704 0.805659 -2.937481 0.526784 1.761899 -0.363018 -1.567491 1.501729 1.010484 1.142560
wb_dma_ch_rf/wire_ch_adr0_we 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_sel/assign_140_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_rf/wire_ch3_txsz 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_rf/input_wb_rf_din 2.002590 -3.044564 0.336840 1.520314 -4.680217 -0.277603 -1.332946 -4.592128 -2.155291 -1.620230 6.461646 -1.416800 1.398081 -1.711325 0.051298 -1.501997 -1.339544 -3.263523 1.472744 0.856662
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_pri_enc_sub/reg_pri_out_d1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_rf/always_19/if_1/block_1 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_rf/always_2 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_rf/always_1 0.491386 0.459557 -2.723804 0.377857 0.511280 1.325291 2.167366 -1.701525 -0.220404 -0.206668 4.155544 -1.041658 1.078437 -1.850890 -0.032831 -0.056076 3.375569 2.781333 2.037833 -3.412529
wb_dma_de/input_mast0_drdy -2.059945 -0.602142 -4.814244 -5.716375 1.795061 0.218584 -1.878801 -1.615238 3.192845 -1.355691 1.634179 -1.237260 -0.625295 -1.448354 -0.171549 1.000296 2.215647 -0.574407 0.529548 0.560189
wb_dma_ch_rf/always_6 0.562588 -0.980086 1.297656 -5.086510 -1.651433 1.825919 3.582019 1.735160 0.888046 -0.217037 0.966176 0.147935 -2.611409 -1.017833 0.553859 1.848114 -0.825500 -1.959601 -1.205436 2.803536
wb_dma_ch_rf/always_5 -1.312176 -1.259592 1.804318 1.972052 0.714869 -2.194991 -0.743185 -0.709917 2.889597 -0.301454 1.339795 1.485846 -0.040611 1.531618 1.047233 1.360379 0.292005 2.363675 2.363626 0.681357
wb_dma_ch_rf/always_4 -1.945441 -2.213926 1.841284 1.765257 0.510558 -3.900736 1.041699 -1.212719 2.294582 -0.377789 3.000596 2.110917 -1.093692 0.230105 1.490787 0.363751 0.726195 2.109202 2.853812 1.869192
wb_dma_ch_rf/always_9 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_8 -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
assert_wb_dma_rf/input_wb_rf_dout -0.244083 -0.146423 0.382515 4.600756 -0.486065 0.903025 -1.674437 -0.750246 0.766401 -2.302769 1.855685 1.329371 0.335538 1.094433 -0.540917 -1.636641 1.647626 2.430711 0.578548 -1.245880
wb_dma/wire_wb1_addr_o -0.186775 -1.032832 0.717423 0.859447 1.043160 1.031473 -1.880846 4.195578 -0.142191 0.046972 1.728147 1.608280 -1.268025 0.067969 1.236988 3.220049 -3.188381 0.276587 1.124623 0.648237
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.694508 -0.880445 -0.864823 2.585474 -1.212587 1.196258 -2.121150 -0.423740 -0.707671 -1.927939 4.966930 -1.609583 -0.128761 -2.758618 -0.294498 1.395322 -1.602462 -0.339112 1.115995 -3.035563
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.358413 -0.078910 -0.884771 3.232956 -0.017679 1.540330 -3.009291 0.559394 1.368032 -3.643366 3.687281 0.056978 -3.224533 -3.471817 0.558785 -0.403949 -1.078244 -2.117482 -2.235679 -1.393811
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_slv/reg_slv_dout 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_ch_pri_enc/always_2 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/always_4 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/inst_u3 1.495481 0.312060 2.034140 -1.327721 -2.526472 -0.872125 0.330264 0.055412 0.671548 0.001462 -1.434367 -0.258797 -1.408219 1.057222 0.076450 2.748160 -0.420231 -1.771338 -1.849556 2.623497
wb_dma_wb_slv/always_1/stmt_1 3.616575 -2.130928 2.415422 5.087373 -4.290443 1.723614 -1.012820 -0.419837 -1.162121 0.019212 4.264326 3.419611 -0.642365 -3.093513 1.323667 -3.126547 0.455028 -4.459575 -3.184819 0.712721
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_rf/wire_ch0_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_rf/wire_ch0_am1 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma_wb_mast/wire_mast_drdy -1.168799 -1.867303 -3.207205 -6.820481 0.451698 0.014105 -3.479267 -0.099801 3.455437 -3.444018 0.725948 -2.419961 -1.728097 -1.457876 -0.080797 2.429657 0.581711 -1.186670 -0.204492 1.368338
wb_dma_wb_if/wire_mast_pt_out -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_sel/assign_95_valid/expr_1 2.568088 0.958615 -4.819662 -2.272982 -1.925524 5.359323 -1.475395 -1.072057 -1.814082 -4.401740 1.742488 -2.478750 1.647987 -1.130870 -1.865725 -0.092789 1.814905 -0.332172 -1.167480 -1.338420
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 4.529835 -2.831244 0.989366 -0.088817 -1.859918 1.661137 -1.189823 0.719182 0.949390 -2.498901 -1.151638 -1.645802 -0.681927 1.359495 -2.298693 3.719465 -3.339795 0.534147 0.857068 0.198170
wb_dma/constraint_slv0_din -0.548462 -0.433019 -1.736498 1.561882 0.045474 0.165102 1.444600 -2.265416 1.258396 0.073326 4.804618 1.518268 -1.067288 -2.081538 2.166877 -2.841208 2.464916 0.827745 1.167882 -2.067383
wb_dma_de/always_4/if_1/if_1 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_rf/always_2 4.043921 -2.543257 -2.865197 -0.685991 -0.326048 -1.523721 1.555994 -1.991646 -0.018010 1.014523 -0.239132 -0.415597 -2.230314 -3.356712 2.544520 -2.927640 2.539880 -1.063583 -1.459259 -2.355492
wb_dma_rf/inst_u24 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/always_1 -2.724832 -0.444262 0.616232 2.916310 0.578842 -2.071409 0.115974 2.694412 -3.860820 -0.578377 1.703664 1.202939 0.011785 -1.642486 -0.127083 -2.711968 2.171498 2.909049 2.101490 -1.037891
wb_dma_ch_sel/always_38 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_sel/always_39 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/always_37 4.013493 -1.116364 -1.157509 -2.416874 -1.040430 3.637901 4.747333 0.854600 0.685577 3.053623 -3.206758 2.974271 1.088651 0.318191 -2.226674 -0.140360 1.621469 -0.253243 -1.150069 0.579275
wb_dma_rf/inst_u23 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.732208 -2.366659 -2.012991 -1.912380 1.262224 3.309560 -3.015530 5.570516 -3.101799 -1.377864 -2.922563 2.802281 1.428980 0.750748 -0.454931 -1.594115 0.896682 -0.477012 -2.241040 1.951901
wb_dma_ch_sel/assign_10_pri3 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_rf/inst_u21 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_rf/wire_ch3_adr0 0.698746 -0.818930 0.099771 0.027846 1.009063 -0.920818 2.165902 2.801283 2.215610 1.071207 0.684938 2.987424 -2.930868 0.385713 0.227432 3.370428 0.723173 2.893746 1.014142 0.203833
wb_dma_ch_rf/input_dma_busy -0.106700 0.808318 -2.887110 1.393949 2.521044 0.723533 2.418090 0.499905 -0.186472 3.521746 0.147426 3.552964 1.030473 -0.427073 -1.706264 -2.207322 -0.549355 2.041609 2.188716 -2.906512
wb_dma_ch_sel/assign_134_req_p0 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma/wire_wb0m_data_o -2.924829 -0.337404 1.274220 2.681837 0.843449 -0.262425 -0.631359 2.838129 0.079712 1.294796 4.861420 4.677978 -1.303579 -0.335535 -0.197585 0.463097 -3.079645 1.082607 3.232833 0.572000
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_ch_rf/always_6/if_1 0.562588 -0.980086 1.297656 -5.086510 -1.651433 1.825919 3.582019 1.735160 0.888046 -0.217037 0.966176 0.147935 -2.611409 -1.017833 0.553859 1.848114 -0.825500 -1.959601 -1.205436 2.803536
wb_dma 0.350946 1.907318 -0.613221 -1.211197 -1.298556 0.525961 0.462658 -0.430073 -2.024373 0.381716 -1.322970 -1.085181 0.628092 0.375089 -0.777471 0.080977 0.046382 -1.532412 -1.422363 0.586555
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.857511 -2.561075 -0.308078 -0.886508 2.098567 2.187731 -0.917318 1.001645 0.888726 -0.955351 -4.258568 -0.430586 0.908971 0.789810 -1.414259 -2.249102 -1.645648 0.178277 -0.061206 -0.269101
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
assert_wb_dma_rf/input_wb_rf_adr -0.244083 -0.146423 0.382515 4.600756 -0.486065 0.903025 -1.674437 -0.750246 0.766401 -2.302769 1.855685 1.329371 0.335538 1.094433 -0.540917 -1.636641 1.647626 2.430711 0.578548 -1.245880
wb_dma_ch_rf/always_22/if_1 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_arb/wire_gnt 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.566714 -0.797648 -0.042186 -0.343169 1.475934 -0.110126 0.696417 -0.172092 0.639053 -0.717572 3.957898 -0.698509 -1.342100 -2.602116 1.750144 -1.869331 0.251396 0.090638 1.223395 -0.994531
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_rf/always_1/case_1/cond -2.724832 -0.444262 0.616232 2.916310 0.578842 -2.071409 0.115974 2.694412 -3.860820 -0.578377 1.703664 1.202939 0.011785 -1.642486 -0.127083 -2.711968 2.171498 2.909049 2.101490 -1.037891
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_wb_slv/assign_4/expr_1 -2.151233 1.279582 1.639307 0.856916 0.931728 -1.513558 -1.079232 2.879028 1.468787 1.543664 4.347336 3.347920 0.424470 -2.154689 -1.201475 2.171952 -2.627516 0.256113 2.531492 -1.722058
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.222035 -3.146092 2.240184 -1.358974 1.472739 0.474808 -1.225624 -1.563441 3.409263 -0.425273 -1.106136 -2.743427 2.020334 0.234574 1.151721 0.250866 -0.652999 0.421435 1.789650 -0.588423
wb_dma_de/always_3/if_1/stmt_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_sel/assign_104_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/always_9/stmt_1 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_wb_if/input_mast_adr -0.038889 -0.411088 0.967322 1.887781 0.027275 0.908844 -2.149330 2.212551 -0.638340 -2.029616 2.910062 -0.556678 -0.998074 0.500293 0.050899 3.199489 -3.727705 0.872239 1.897728 -0.029984
assert_wb_dma_ch_arb/input_req 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_wb_if/input_wbm_data_i 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_de/wire_tsz_cnt_is_0_d 0.857511 -2.561075 -0.308078 -0.886508 2.098567 2.187731 -0.917318 1.001645 0.888726 -0.955351 -4.258568 -0.430586 0.908971 0.789810 -1.414259 -2.249102 -1.645648 0.178277 -0.061206 -0.269101
wb_dma/wire_dma_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel_checker/input_ch_sel_r 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_sel/assign_119_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_inc30r/input_in 0.375456 -2.164652 2.392616 0.210007 -1.916586 1.150683 3.725911 1.365441 2.177968 -2.621865 2.261323 2.472561 -2.926431 2.441377 -0.827660 2.307937 1.769470 3.680775 1.275316 3.063264
wb_dma_ch_pri_enc/inst_u15 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u14 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u17 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/wire_dma_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_pri_enc/inst_u11 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u10 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u13 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u12 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u19 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u18 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_110_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_rf/inst_u30 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.201906 -1.825593 1.314219 -0.049685 -1.810623 1.174684 1.844056 -4.109174 3.573557 -2.438476 3.103783 -1.904674 0.452168 -1.125750 -0.104110 -0.622078 3.206860 0.962272 0.924035 -0.609930
wb_dma/wire_pointer3 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_pri_enc/wire_pri6_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_rf/assign_6_csr_we 5.209591 -2.060903 -2.620836 0.678292 -0.694388 -0.939954 0.557235 -2.251146 0.531486 2.102877 -1.538125 0.900702 0.514897 -1.664572 0.956764 -1.590901 2.366896 -0.204608 -0.848244 -2.719445
wb_dma_de/assign_82_rd_ack 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_sel/assign_96_valid 4.969297 0.214324 -5.374207 -2.607880 -3.081606 3.522660 0.413702 -2.786784 -0.943013 -3.008493 2.915389 -0.082934 -0.819082 -0.442543 3.516746 -0.169076 0.519618 -0.037701 -0.384973 -0.232750
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_de/reg_next_ch 1.800588 -0.620609 -1.658794 -2.607573 0.920530 3.739198 1.270588 -0.579563 1.301483 -0.850031 -2.064912 -1.472304 0.893545 -0.772224 1.243947 -1.336747 3.163372 -0.002457 -1.709911 -0.878461
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.323082 -2.241121 0.374148 0.440623 1.927051 1.052561 -2.728048 -1.211415 -0.127383 1.091667 0.176816 -2.504678 3.912644 -1.083429 0.667563 -1.602116 -2.785050 -0.813456 2.386519 -2.794672
assert_wb_dma_ch_arb 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma/wire_csr 2.840952 -3.036268 -2.298286 -2.571040 -0.477652 1.153879 -3.515636 2.744239 -2.533595 2.484639 -0.661235 1.672821 2.323750 -1.914256 3.424667 0.467062 0.471477 -3.032696 -2.146824 -0.129892
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_wb_if/input_mast_din -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_rf/reg_sw_pointer_r 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma_ch_sel/assign_142_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_rf 2.718843 1.010802 -1.610004 -0.243457 -3.432821 2.667548 1.693617 -0.915614 -2.540054 -1.601976 -0.304786 0.618266 1.056656 1.433286 -2.347381 0.100380 1.144121 -0.325076 -0.966025 1.321073
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.418100 0.021988 -1.860279 0.239419 2.279301 -0.317283 -0.229229 3.454410 -1.575848 0.109119 0.407382 2.703870 0.240798 0.328519 0.637426 -0.462049 1.825811 3.614154 1.372537 -0.565272
wb_dma_de/reg_chunk_cnt 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.732208 -2.366659 -2.012991 -1.912380 1.262224 3.309560 -3.015530 5.570516 -3.101799 -1.377864 -2.922563 2.802281 1.428980 0.750748 -0.454931 -1.594115 0.896682 -0.477012 -2.241040 1.951901
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.596829 -2.233141 -1.631805 -0.896780 0.657641 3.292075 -3.033297 5.127985 -4.430600 -1.678278 -3.434460 2.156404 1.494486 1.620631 -0.771562 -1.687087 -1.850978 -0.610310 -1.594599 1.556669
wb_dma/input_wb0m_data_i 3.172042 -2.821881 1.114006 1.606304 -5.352471 -0.455521 -1.717606 -3.789500 -0.789595 -0.989973 6.602022 -0.916641 -0.020675 -2.775286 0.833224 0.067697 -1.581042 -4.214065 0.404528 0.573216
wb_dma_de/always_15/stmt_1 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma/wire_ch7_csr 3.128731 -0.703229 -1.014100 -2.657881 -1.716766 2.546477 -0.400673 0.603308 -1.311381 -1.184701 -1.846380 -1.997589 0.676429 0.466126 -0.769620 2.004725 -0.375692 -1.054952 -1.306432 0.430136
wb_dma/input_wb0_ack_i -0.168225 -2.558491 0.883237 -5.630807 -0.470664 -0.229221 -1.572238 -1.969636 3.282897 -0.104427 -0.269242 -2.782482 1.212251 -0.444592 3.867154 1.656469 1.936356 -1.719498 -0.417394 1.339762
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.508983 -0.541101 -0.550731 1.197578 -0.720175 2.252007 -2.014639 1.846020 -1.203899 -2.239662 2.429752 -1.708822 -0.745368 -0.711126 -0.914968 3.304688 -3.413830 0.147448 1.083148 -1.461306
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.875660 -2.455370 -1.448068 2.243716 0.746848 1.252017 -3.913872 1.802640 -1.082257 -0.728543 2.750385 0.259028 0.557769 -2.884422 0.491831 -0.399402 -2.248085 -0.937466 0.604532 -2.798562
wb_dma_ch_sel/assign_125_de_start 0.431212 -0.017959 -1.688982 -1.137274 1.040010 4.053260 1.386193 -0.716031 -0.826013 -2.867385 -0.086326 -3.193481 -0.330447 -2.287851 -0.946344 -3.762281 0.458686 -0.949158 -1.140775 -1.627785
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma_ch_sel/input_dma_busy 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_inc30r -0.419626 -0.568205 0.421551 0.123409 0.041203 2.161854 0.417474 4.716100 0.483597 -1.650712 1.320227 4.198250 -2.567012 2.539807 0.138568 3.291011 -1.150318 2.483002 0.236573 2.737543
wb_dma_ch_sel/always_45/case_1 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/assign_117_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.080248 -1.744541 2.966420 -0.733402 -0.625966 1.865244 0.468353 -3.637203 4.123822 -1.672150 2.454972 -3.978009 1.770151 -1.434404 0.910239 0.467698 1.877700 -0.389969 0.976468 -0.762834
wb_dma/wire_ch3_adr0 0.698746 -0.818930 0.099771 0.027846 1.009063 -0.920818 2.165902 2.801283 2.215610 1.071207 0.684938 2.987424 -2.930868 0.385713 0.227432 3.370428 0.723173 2.893746 1.014142 0.203833
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_de/always_6/if_1/if_1/cond -2.406818 0.174269 -1.521220 -0.501866 3.485253 2.893440 -1.930070 1.616232 -2.000051 0.610607 0.206683 -2.293310 3.085721 -0.648140 0.522542 -0.904258 -2.396801 0.464917 2.258815 -2.704159
wb_dma/wire_mast1_pt_out -1.749648 -0.109722 1.177217 1.541449 2.488974 -1.815091 -1.518400 0.005755 2.800198 0.724920 1.339318 0.607501 0.535404 -1.876208 0.444165 -0.674772 -1.237757 0.175959 1.409186 -2.154369
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
wb_dma_de/always_23/block_1/case_1/block_9/if_1 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_sel/always_48 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_sel/always_43 -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_ch_sel/always_42 2.840952 -3.036268 -2.298286 -2.571040 -0.477652 1.153879 -3.515636 2.744239 -2.533595 2.484639 -0.661235 1.672821 2.323750 -1.914256 3.424667 0.467062 0.471477 -3.032696 -2.146824 -0.129892
wb_dma_ch_sel/always_40 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_sel/always_47 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_sel/always_46 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/always_45 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_ch_sel/always_44 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/input_ndnr 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_de/always_4/if_1/stmt_1 2.266761 -3.510202 -1.990387 -0.648533 1.840630 2.719038 -0.557747 -0.325838 0.511365 -0.941253 -0.891153 -1.558001 1.953893 -0.994201 -0.804824 -1.885171 -0.678320 1.516409 1.901120 -3.157621
wb_dma_wb_if/wire_wb_addr_o -0.038889 -0.411088 0.967322 1.887781 0.027275 0.908844 -2.149330 2.212551 -0.638340 -2.029616 2.910062 -0.556678 -0.998074 0.500293 0.050899 3.199489 -3.727705 0.872239 1.897728 -0.029984
wb_dma_ch_sel/input_ch3_adr0 0.698746 -0.818930 0.099771 0.027846 1.009063 -0.920818 2.165902 2.801283 2.215610 1.071207 0.684938 2.987424 -2.930868 0.385713 0.227432 3.370428 0.723173 2.893746 1.014142 0.203833
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_sel/assign_111_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_wb_slv/assign_2_pt_sel -2.747920 0.180387 2.170134 0.975048 3.361431 1.362914 -4.744806 3.548392 1.446016 2.464458 -0.187029 1.913534 0.615372 -1.729427 2.281322 0.187793 -5.500459 -4.098629 -0.559175 0.868083
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.042988 0.615122 -0.499816 -0.556577 0.314523 4.805109 2.080646 -1.275637 -0.328991 -2.242482 0.334926 -3.922549 1.812014 0.000789 -0.800106 -0.210206 1.078005 1.674685 0.929394 -2.185137
wb_dma_ch_sel/assign_144_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_de/input_pointer 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.153748 -2.330904 2.904014 -1.677176 0.117615 0.986221 -1.127612 -1.420771 4.218231 -0.474856 1.369672 -4.037336 1.090590 -1.490494 1.685436 3.601683 0.318149 -0.850480 0.768886 -0.826390
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.104822 -1.959141 0.669657 -1.075921 -2.079436 0.468946 3.031232 -4.461753 3.075450 -0.180090 2.914459 -0.833498 0.928514 -0.825297 2.074788 -0.302791 3.552120 1.179005 1.237574 -0.736143
wb_dma_ch_rf/input_wb_rf_adr 0.597363 -1.493304 -1.923287 1.080167 -0.862818 3.791937 -1.176964 -1.456307 2.181989 0.314920 4.858234 2.367592 1.469379 3.865116 0.505768 -1.114517 -1.628441 -2.607521 -3.070245 -0.172672
wb_dma_ch_sel/input_pointer0 1.557582 -4.623244 1.841504 -0.730980 0.435207 0.904247 0.543685 -0.070078 2.841681 -1.449202 -2.392912 0.206785 0.412076 2.265420 -0.788478 0.006188 -1.197114 2.408870 2.074230 0.902010
wb_dma_ch_sel/input_pointer1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma_ch_sel/input_pointer2 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_sel/input_pointer3 1.761019 -3.322359 0.691779 -1.871751 0.134938 -1.403746 1.982008 -1.859829 3.324726 2.013052 -0.359401 0.573353 0.500811 0.007229 2.250736 0.574335 1.820482 1.579239 1.604493 -0.472342
wb_dma_de/reg_chunk_0 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_sel/reg_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma/assign_2_dma_req 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.867800 -3.296071 1.461184 0.330468 0.382725 0.123873 0.361582 1.057065 3.986999 -1.985264 -2.981944 2.136929 -2.260882 1.469894 -1.586872 0.024162 0.639032 1.574645 -0.708580 1.769352
wb_dma_ch_rf/wire_ch_csr 2.349306 0.749789 -2.724748 -3.215570 -1.367501 3.003546 1.525186 2.182422 -3.252924 1.351944 -0.237445 0.610591 -0.043787 -0.974216 -1.245428 1.150472 -1.213964 -1.892587 -1.123074 0.142913
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.116001 -1.958682 2.345772 2.010686 -2.042331 1.153187 0.814643 1.068954 0.156083 -1.551830 5.543861 1.798934 -0.698513 0.811786 2.908593 2.058514 1.018722 1.717621 1.845098 2.082654
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_sel/assign_118_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_ch_rf/input_de_adr1_we -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_wb_mast/input_mast_din -2.554055 -2.390109 1.572016 -1.047386 1.305218 0.546601 -3.272266 0.853475 -0.109561 0.989388 1.260107 -0.359677 3.215588 0.251042 3.222029 0.192939 -1.493497 -0.777532 1.782119 0.405443
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 4.106078 0.557981 1.501771 0.753323 -4.580957 3.031977 0.850845 -1.386729 1.184122 1.629353 -0.566672 2.394688 2.542979 3.722129 -0.418235 3.980841 0.363574 0.331067 0.253264 1.127703
wb_dma_de/always_2/if_1/stmt_1 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma_de/assign_65_done/expr_1 0.874828 -2.750482 -0.793918 -1.346530 2.614448 2.183768 -1.361776 0.133730 1.557099 -0.530726 -2.892021 -1.272660 1.208148 -1.037377 0.539862 -2.748116 -0.491628 -0.611498 -0.352282 -1.417256
wb_dma_ch_sel/reg_de_start_r 2.033730 -0.036806 -2.115685 -1.015002 0.397544 4.785119 0.535833 -0.801441 -0.131018 -3.122808 -0.869054 -2.853650 0.736439 -0.935564 -1.107050 -1.792678 1.383554 0.170874 -1.100273 -1.783817
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/input_dma_rest -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.539905 -4.693412 0.935749 -1.862266 0.243722 -1.140877 2.282229 -0.966733 1.923306 1.703481 -2.250493 1.854494 0.858909 2.153604 1.528664 -0.930638 -0.459777 2.463257 2.630490 0.790536
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_de/wire_de_csr 0.424469 -2.992433 1.694591 -2.678741 0.814071 -0.059794 0.813482 -1.673040 3.368698 1.959684 -0.881915 -1.113691 1.922550 0.348220 2.389054 1.096607 0.286112 0.550469 1.879992 -0.152039
wb_dma_ch_sel/reg_ndnr 1.591025 -3.765080 1.353704 -2.194468 1.010965 2.295216 -1.330488 1.050483 1.565479 -1.012989 -3.300148 -2.249668 1.918764 1.889959 -0.718187 1.847146 -2.800517 1.151621 1.881667 -0.061783
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_sel/reg_txsz -0.823044 -2.360367 0.838602 -0.701250 1.400478 2.012032 -1.140442 -1.339377 1.408786 -1.728447 -3.031917 -1.634790 2.172178 0.537129 -1.667371 -3.937711 -1.193761 -0.655452 0.328107 0.094404
wb_dma_rf/always_1/case_1/stmt_10 -0.618459 -1.557317 0.795054 3.650450 -0.774931 -0.058084 -3.373446 -1.147087 1.160961 -1.479598 2.265563 1.036761 1.512999 1.375316 -0.630759 -0.774250 -0.356866 1.430374 1.813331 -0.888962
wb_dma_ch_pri_enc/inst_u28 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u29 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_de_adr1 -1.132533 -2.079222 1.542958 0.657952 1.143551 0.111182 -0.173538 1.554063 0.903767 -0.652530 -0.616882 1.442243 -0.173446 1.904999 -0.483426 -0.033957 -2.170051 1.930552 2.011534 1.057480
wb_dma_ch_arb/always_2/block_1/case_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_de/always_18/stmt_1/expr_1 -2.276294 -0.405519 0.800225 -1.451575 -0.547589 -0.533565 -1.575525 -1.568773 1.424807 -2.949693 4.490427 -2.905369 -0.221362 0.710330 0.245683 3.046461 -2.507699 1.429644 3.634034 0.228487
wb_dma_ch_arb/always_1/if_1 4.568590 -2.494598 1.769969 -1.662212 -1.313000 2.328728 0.635423 1.884734 1.434618 -1.365101 -4.253588 -0.716356 -1.447677 2.187295 -0.862179 3.342429 -1.880731 -0.204419 -1.330715 2.044133
wb_dma_ch_pri_enc/inst_u20 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u21 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u22 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u23 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u24 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u25 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u26 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_pri_enc/inst_u27 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/wire_dma_busy 0.461547 -0.020302 -2.033384 0.582051 2.402166 0.749915 3.996010 -1.117826 1.968342 3.898537 -1.352376 3.089501 1.321039 -0.628444 -3.354270 -3.245828 0.062745 2.056390 2.317123 -3.210064
wb_dma_ch_sel/reg_ack_o 1.173994 -2.169653 2.564719 -1.596656 -1.194980 1.227741 2.395289 -3.886992 3.627783 0.685911 1.562862 -2.223413 1.984169 -0.586764 1.904251 0.492318 1.748879 -0.048739 1.400595 -0.317936
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_rf/reg_csr_r 4.043921 -2.543257 -2.865197 -0.685991 -0.326048 -1.523721 1.555994 -1.991646 -0.018010 1.014523 -0.239132 -0.415597 -2.230314 -3.356712 2.544520 -2.927640 2.539880 -1.063583 -1.459259 -2.355492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.577927 -1.642545 -3.334270 0.109205 0.252512 2.492148 -0.638067 2.978426 -1.016488 -0.601207 2.945242 0.662661 -1.049409 -2.673450 -0.063662 2.305217 -0.092288 1.128287 0.546756 -2.990085
assert_wb_dma_ch_sel 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_rf/always_27/stmt_1/expr_1 3.591671 -0.202098 -1.915463 -2.173057 -0.010706 4.259432 1.036630 -1.866859 0.622777 -1.583631 -2.112731 -3.516306 1.217138 -1.100807 0.190830 -1.027124 1.959726 -0.611581 -1.713589 -2.049165
wb_dma_ch_sel/inst_ch2 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_ch_sel/assign_122_valid 3.465963 -2.438195 -2.580653 -1.275954 0.342701 2.945805 0.584837 0.000421 -0.088868 -0.464206 0.550229 -1.338479 1.152483 -1.668827 -0.629630 0.108198 0.486960 1.145156 1.105004 -3.046278
wb_dma_rf/wire_dma_abort 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_de/assign_67_dma_done_all/expr_1 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
wb_dma_de/always_4/if_1/cond 1.882961 -2.878259 -2.347351 -0.217380 2.411546 2.608263 -0.886970 0.738267 0.869910 -1.157398 -1.472584 0.085765 0.174017 -1.841686 -0.123384 -3.333134 0.033277 0.194266 -0.335025 -2.249417
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.627122 -0.689956 1.666564 0.746146 1.601152 3.878985 -0.440622 3.869716 -0.827465 -2.283965 0.677795 1.421850 0.002230 2.343409 1.258086 0.011169 -2.536394 1.663489 1.526887 2.144858
wb_dma_wb_slv/always_3/stmt_1/expr_1 4.142647 0.230671 0.882446 0.420624 -4.140272 2.675746 -0.495443 -0.948741 2.058846 0.958071 -1.340777 3.418303 1.523438 3.036860 0.019049 2.833723 1.148102 -0.868322 -1.417826 1.828896
assert_wb_dma_ch_arb/input_advance 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 2.320816 -1.040438 -0.782262 0.537934 -0.789840 0.339730 0.994403 -0.090590 1.107965 -0.209262 3.821417 0.126796 -1.160327 -1.998681 0.622005 2.221985 1.192534 1.183883 1.015274 -1.819562
wb_dma_ch_rf/reg_ch_tot_sz_r -3.030743 -0.583450 -0.635775 -1.230779 2.388485 2.623611 0.038606 -0.493644 -1.578198 0.570995 -1.494652 -2.110616 4.750669 1.261267 -2.279403 -2.788352 -2.292462 1.494501 3.565500 -1.765272
wb_dma_ch_rf/wire_ch_adr0 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_ch_rf/wire_ch_adr1 -0.269107 -2.103764 2.201952 3.509899 -1.339362 0.737473 -1.849309 -1.065328 0.304266 -3.246461 0.796946 -0.132919 0.710528 2.596020 -3.018017 -1.533496 -3.033609 1.728147 2.342648 0.160676
wb_dma/wire_ch0_adr0 2.580001 -2.745044 -0.771644 0.052813 -3.060323 -0.016674 -0.075633 0.283859 -0.336744 0.331299 6.352822 2.039318 -0.380807 -1.848027 2.336517 2.876502 2.073560 0.082857 0.866673 -0.010874
wb_dma/wire_ch0_adr1 -0.141077 -0.158445 0.647083 2.413070 0.027950 0.427269 -1.260592 -0.232346 0.098179 -2.640850 3.037095 -1.488710 -0.588810 0.038889 -0.925722 1.202222 -2.460049 1.453760 2.222732 -1.164326
wb_dma_ch_pri_enc/wire_pri24_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma/input_dma_rest_i -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_inc30r/assign_1_out -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_sel/assign_133_req_p0 5.174559 -1.611468 -1.312258 0.413890 -1.442921 1.648371 -0.226202 0.069298 -0.783454 -1.372431 -1.869951 -1.805178 0.031619 0.665397 -4.546803 2.139362 -3.405826 0.753732 1.136300 -1.870348
wb_dma_ch_rf/always_23 -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_inc30r/reg_out_r -2.755190 -1.375705 2.690271 2.123500 -0.733083 3.487038 0.751703 3.241151 -1.717103 -2.787919 3.400393 2.214229 1.012257 1.896040 0.730624 -0.607856 0.125294 2.589100 2.166637 3.266237
wb_dma/wire_pointer2 0.918680 -2.813990 1.829759 0.791367 -1.078860 -1.070694 -0.339384 -2.168923 2.907802 -0.759860 2.158259 0.189797 0.052111 -0.733438 1.503495 -0.213448 1.791722 0.179028 0.542303 0.202276
wb_dma_ch_rf/always_20 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma/wire_pointer0 1.557582 -4.623244 1.841504 -0.730980 0.435207 0.904247 0.543685 -0.070078 2.841681 -1.449202 -2.392912 0.206785 0.412076 2.265420 -0.788478 0.006188 -1.197114 2.408870 2.074230 0.902010
wb_dma/wire_pointer1 2.191967 -4.329568 0.900401 -0.921037 0.868660 0.954145 0.119348 -0.840416 3.741837 -0.850853 -0.530673 -0.776623 0.410573 -0.255466 0.672880 0.300273 0.419365 1.572990 1.529933 -0.974232
wb_dma/wire_mast0_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_rf/always_26 3.570393 1.245262 -1.310276 0.727177 0.074417 3.922499 0.076982 -2.387512 0.683575 -2.014197 -2.988464 -2.952907 1.500426 0.099940 1.241204 -1.366685 3.198672 0.374247 -2.436806 -2.210891
wb_dma_de/always_23/block_1/case_1/block_5 -1.338421 -1.938678 -3.421666 -3.820413 2.340790 0.242084 -1.474560 3.171263 -1.955243 0.489998 -4.140563 1.996301 1.685860 0.648371 0.832019 -1.701942 3.375289 1.465354 -1.288118 0.558991
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/wire_ch_am0_we -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma_ch_rf/always_25 -1.716379 1.360040 0.350750 2.965734 1.286718 2.550163 1.268705 0.951345 0.437505 -2.994448 1.259551 0.828170 -1.068507 1.385834 0.628157 -1.193754 2.339254 3.703530 0.409534 -0.268910
wb_dma/wire_dma_rest -0.503151 -2.254792 1.018971 -1.752285 0.347977 -0.897792 1.864516 -0.247011 2.128079 2.741182 1.723550 2.099696 0.331767 0.194406 3.578517 1.021017 0.739278 1.216913 2.011844 0.641501
wb_dma_wb_mast/input_mast_adr -0.038889 -0.411088 0.967322 1.887781 0.027275 0.908844 -2.149330 2.212551 -0.638340 -2.029616 2.910062 -0.556678 -0.998074 0.500293 0.050899 3.199489 -3.727705 0.872239 1.897728 -0.029984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.832626 -3.458910 1.064576 -0.625630 -0.322719 -0.413750 1.168429 -0.050563 4.748317 -1.085265 -0.936213 0.980886 -1.533213 0.746862 -0.854586 2.643389 2.491692 2.771617 0.555550 0.319507
wb_dma_ch_sel/always_44/case_1 2.281271 -1.899049 1.278169 0.947349 -2.668133 -1.537314 3.030304 0.203667 0.778164 0.240399 3.309440 0.727086 -2.042686 -0.862443 -1.056191 3.150288 2.617696 1.970170 1.510035 0.243753
wb_dma/wire_ch0_am0 -0.229068 -1.572849 -2.478516 0.190276 0.182123 0.193768 -2.288838 2.428614 -1.312946 -0.013991 4.481523 3.289914 -0.260271 -1.267294 1.655860 0.902227 -0.391617 0.548094 0.846705 -0.576338
wb_dma/wire_ch0_am1 -1.988242 0.433637 -0.040796 0.055151 1.544707 3.143493 1.869641 1.653167 0.409703 -2.505036 1.999748 0.250941 -1.149528 0.656822 1.022529 -0.131362 1.028943 2.726251 1.044596 0.449018
wb_dma_ch_rf/always_19/if_1 -1.495484 -0.312060 -2.034140 1.327718 2.526473 0.872124 -0.330263 -0.055412 -0.671548 -0.001463 1.434366 0.258797 1.408220 -1.057220 -0.076450 -2.748158 0.420231 1.771336 1.849557 -2.623498
wb_dma_ch_rf/always_20/if_1/block_1/if_1 2.554468 -1.094410 -2.206359 -0.189415 -1.882800 -0.787702 1.503980 1.819397 -0.531766 0.630045 3.793263 3.171356 -1.634751 -1.105774 0.060506 3.353980 3.014315 2.297362 0.471760 -0.609268
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.547035 -3.849892 -6.237255 -4.793489 -2.420765 -3.153492 -2.379827 -2.048074 -3.069440 -2.064648 -0.937599 1.433149 -0.414056 1.044618 0.599203 -2.462579 -1.446539 0.550799 0.553878 0.043808
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.859547 -1.247494 0.779596 -2.924879 -0.398977 -0.753017 -0.773616 -0.903984 2.213638 -1.238710 4.447405 -1.017585 -0.176248 0.192566 1.596474 2.703212 -0.851985 0.920400 3.081617 1.241469
wb_dma_de/always_3/if_1 -1.962763 0.129019 2.014288 1.911616 0.722471 3.550071 0.059668 2.245039 -0.844444 -3.808960 1.513372 -0.210136 -0.618501 2.342269 -0.354404 0.164721 -3.234363 2.002460 1.889019 1.447126
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_16_ch_adr1_we -0.410740 -1.210441 1.940419 1.943203 0.027490 0.586348 -0.256123 -0.723321 0.601954 -3.185640 0.509531 -1.529864 -0.192616 2.040227 -2.359966 0.016141 -3.597703 2.154763 2.831971 0.077497
wb_dma_wb_if/wire_wbm_data_o -2.924829 -0.337404 1.274220 2.681837 0.843449 -0.262425 -0.631359 2.838129 0.079712 1.294796 4.861420 4.677978 -1.303579 -0.335535 -0.197585 0.463097 -3.079645 1.082607 3.232833 0.572000
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.779878 -3.344862 -1.836854 -0.288141 2.100785 3.358906 -1.977587 3.044617 0.354221 -1.812244 -0.635165 -0.597610 -0.064818 -0.679805 -0.763902 1.079979 -2.759352 1.593835 1.464807 -2.386120
wb_dma_ch_sel/always_48/case_1/stmt_1 4.186357 -2.183599 2.233768 -1.731817 -1.272757 2.886847 1.791212 2.002620 0.109495 -0.088230 -3.449584 -1.571090 0.330944 2.995002 -0.620400 4.735748 -2.393532 1.274158 0.709128 1.097768
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
assert_wb_dma_ch_arb/input_grant0 2.145151 -2.256457 -2.491443 0.832015 1.731380 2.785656 -2.789374 3.775709 -1.138917 -1.650203 1.107028 0.297278 -0.513632 -1.519237 -0.398158 0.987173 -2.636929 0.950415 0.950616 -2.480850
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_pri_enc/wire_pri18_out 1.001028 -3.640367 0.320424 -0.330395 2.083529 0.536379 -0.316656 -0.109783 3.743558 -0.684812 -1.639987 0.844581 -0.647695 -0.930076 1.148584 -2.303758 1.011399 0.460113 -0.279080 -0.406353
wb_dma_ch_sel/assign_156_req_p0 3.974760 -1.651185 -2.097903 -0.304586 -0.742120 2.980933 -0.283546 -0.468769 -0.590452 -2.061726 1.081074 -2.442849 0.497998 -1.430034 -1.433721 0.750408 -0.733685 0.529701 0.729044 -2.763582
wb_dma_ch_rf/reg_ch_err 4.262861 -3.407394 -0.797330 -1.297382 -0.177558 2.383270 -0.417821 1.059671 2.242970 -1.772441 -0.862243 -0.067666 -1.450454 -1.339301 0.324480 0.814543 0.469888 -0.273508 -1.296751 -0.466088
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.369908 -3.727543 -0.341014 -0.505487 2.621636 1.670507 -0.313934 1.262450 2.797557 -0.821737 -0.944165 -0.075316 0.011523 -0.126669 0.021791 0.257665 -0.951983 2.526338 2.111983 -1.738235
wb_dma_wb_slv/input_wb_addr_i 3.080807 0.213107 3.396841 4.474855 -3.309217 0.587305 -1.840069 0.654090 0.459003 -0.146280 3.679639 3.208102 0.513932 -4.841782 0.534264 -1.944722 0.813270 -5.093705 -4.360997 -0.889119
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383198 -1.438927 -0.102069 1.271574 2.420352 -0.311393 -1.329675 1.296261 1.751308 -0.372929 0.036314 2.375604 -1.105216 -0.979823 1.424140 -2.579188 0.475866 0.116880 -0.491395 0.043168
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.646579 -2.480438 -0.542133 -1.643720 2.037411 1.927672 -1.286222 -0.468526 0.416745 0.169135 -1.783497 -2.857404 3.007583 -0.177827 0.043555 -0.637626 -1.605069 0.554388 1.986227 -2.324703
