label malloc
push lr _ _
push fp _ _
mov sp _ fp
sub|i2 sp 39 sp
ifMoreOrEq|i2 r0 3 _memory_if0
mov|i1 3 _ r0
label _memory_if0
mov fp _ r1
store|i1 2 r1 _
sub|i2 fp 1 r1
store|i1 1 r1 _
sub|i2 fp 1 r1
load r1 _ r2
load r2 _ r1
ifNotEq|i2 r1 -1 _memory_if1
push r0 _ _
sub|i2 fp 15 r1
mov r1 _ r2
store|i1 79 r2 _
add|i2 r1 1 r2
store|i1 117 r2 _
add|i2 r1 2 r2
store|i1 116 r2 _
add|i2 r1 3 r2
store|i1 32 r2 _
add|i2 r1 4 r2
store|i1 111 r2 _
add|i2 r1 5 r2
store|i1 102 r2 _
add|i2 r1 6 r2
store|i1 32 r2 _
add|i2 r1 7 r2
store|i1 109 r2 _
add|i2 r1 8 r2
store|i1 101 r2 _
add|i2 r1 9 r2
store|i1 109 r2 _
add|i2 r1 10 r2
store|i1 111 r2 _
add|i2 r1 11 r2
store|i1 114 r2 _
add|i2 r1 12 r2
store|i1 121 r2 _
add|i2 r1 13 r2
store|i1 0 r2 _
mov r1 _ r0
call @throwError _ _
mov r0 _ r1
pop _ _ r0
label _memory_if1
sub|i2 fp 2 r1
sub|i2 fp 1 r2
load r2 _ r3
load r3 _ r2
store r2 r1 _
sub|i2 fp 3 r1
sub|i2 fp 2 r2
load r2 _ r3
add|i2 r3 1 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 4 r1
store|i1 1 r1 _
label _memory_while0
sub|i2 fp 3 r1
load r1 _ r2
ifMoreOrEq r2 r0 _memory_whileEnd0
sub|i2 fp 5 r1
sub|i2 fp 2 r2
load r2 _ r3
mov fp _ r2
load r2 _ r4
add r3 r4 r2
store r2 r1 _
sub|i2 fp 5 r1
load r1 _ r2
load r2 _ r1
ifNotEq|i2 r1 -1 _memory_if2
push r0 _ _
sub|i2 fp 23 r1
mov r1 _ r2
store|i1 78 r2 _
add|i2 r1 1 r2
store|i1 111 r2 _
add|i2 r1 2 r2
store|i1 116 r2 _
add|i2 r1 3 r2
store|i1 32 r2 _
add|i2 r1 4 r2
store|i1 101 r2 _
add|i2 r1 5 r2
store|i1 110 r2 _
add|i2 r1 6 r2
store|i1 111 r2 _
add|i2 r1 7 r2
store|i1 117 r2 _
add|i2 r1 8 r2
store|i1 103 r2 _
add|i2 r1 9 r2
store|i1 104 r2 _
add|i2 r1 10 r2
store|i1 32 r2 _
add|i2 r1 11 r2
store|i1 109 r2 _
add|i2 r1 12 r2
store|i1 101 r2 _
add|i2 r1 13 r2
store|i1 109 r2 _
add|i2 r1 14 r2
store|i1 111 r2 _
add|i2 r1 15 r2
store|i1 114 r2 _
add|i2 r1 16 r2
store|i1 121 r2 _
add|i2 r1 17 r2
store|i1 0 r2 _
mov r1 _ r0
call @throwError _ _
mov r0 _ r1
pop _ _ r0
label _memory_if2
sub|i2 fp 2 r1
sub|i2 fp 5 r2
load r2 _ r3
load r3 _ r2
store r2 r1 _
sub|i2 fp 3 r1
sub|i2 fp 2 r2
load r2 _ r3
add|i2 r3 1 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 4 r1
store|i1 0 r1 _
jump _memory_while0 _ pc
label _memory_whileEnd0
push r0 _ _
sub|i2 fp 2 r1
load r1 _ r2
mov r2 _ r0
sub|i2 fp 39 r1
load r1 _ r3
mov r3 _ r1
sub|i2 fp 4 r4
load r4 _ r5
mov r5 _ r2
call allocate _ _
mov r0 _ r1
pop _ _ r0
sub|i2 fp 5 r1
sub|i2 fp 2 r2
load r2 _ r3
add|i2 r3 2 r2
store r2 r1 _
sub|i2 fp 5 r1
load r1 _ r2
mov r2 _ r0
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _

label allocate
push lr _ _
push fp _ _
mov sp _ fp
sub|i2 sp 8 sp
mov fp _ r3
store|i1 2 r3 _
sub|i2 fp 1 r3
store|i1 1 r3 _
sub|i2 fp 2 r3
add|i2 r0 1 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 3 r3
add|i2 r0 2 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 4 r3
add|i2 r0 3 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 5 r3
sub|i2 fp 3 r4
load r4 _ r5
store r5 r3 _
store|i1 1 r0 _
add|i2 r0 1 r3
store r1 r3 _
sub|i2 fp 2 r3
load r3 _ r4
add|i2 r1 5 r3
ifLess r4 r3 _memory_if3
sub|i2 fp 6 r3
mov fp _ r4
load r4 _ r5
add r0 r5 r4
add r4 r1 r5
store r5 r3 _
sub|i2 fp 7 r3
sub|i2 fp 2 r4
load r4 _ r5
sub r5 r1 r4
mov fp _ r5
load r5 _ r6
sub r4 r6 r5
store r5 r3 _
sub|i2 fp 6 r3
load r3 _ r4
store|i1 0 r4 _
sub|i2 fp 6 r3
load r3 _ r4
add|i2 r4 1 r3
sub|i2 fp 7 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 6 r3
load r3 _ r4
add|i2 r4 2 r3
sub|i2 fp 3 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 6 r3
load r3 _ r4
add|i2 r4 3 r3
sub|i2 fp 4 r4
load r4 _ r5
store r5 r3 _
sub|i2 fp 6 r3
load r3 _ r4
add|i2 r4 1 r3
sub|i2 fp 7 r4
load r4 _ r5
add r3 r5 r4
sub|i2 fp 7 r3
load r3 _ r5
store r5 r4 _
ifEq|i2 r2 0 _memory_if4
sub|i2 fp 5 r3
sub|i2 fp 6 r4
load r4 _ r5
store r5 r3 _
label _memory_if4
label _memory_if3
sub|i2 fp 4 r3
load r3 _ r4
ifEq|i2 r4 -1 _memory_else0
sub|i2 fp 4 r3
load r3 _ r4
add|i2 r4 3 r3
sub|i2 fp 5 r4
load r4 _ r5
store r5 r3 _
jump _memory_ifElseEnd0 _ pc
label _memory_else0
sub|i2 fp 1 r3
load r3 _ r4
sub|i2 fp 5 r3
load r3 _ r5
store r5 r4 _
label _memory_ifElseEnd0
sub|i2 fp 3 r3
load r3 _ r4
ifEq|i2 r4 -1 _memory_if5
sub|i2 fp 3 r3
load r3 _ r4
add|i2 r4 2 r3
sub|i2 fp 4 r4
load r4 _ r5
store r5 r3 _
label _memory_if5
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _

label free
push lr _ _
push fp _ _
mov sp _ fp
sub|i2 sp 13 sp
mov fp _ r1
store|i1 1 r1 _
sub|i2 fp 1 r1
store|i1 2 r1 _
sub|i2 fp 2 r1
sub|i2 fp 1 r2
load r2 _ r3
sub r0 r3 r2
store r2 r1 _
sub|i2 fp 3 r1
sub|i2 fp 2 r2
load r2 _ r3
add|i2 r3 1 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 4 r1
sub|i2 fp 3 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 5 r1
sub|i2 fp 2 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 2 r1
load r1 _ r2
ifLessOrEq|i2 r2 16 _memory_if6
sub|i2 fp 6 r1
sub|i2 r0 3 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 7 r1
sub|i2 r0 3 r2
sub|i2 fp 6 r3
load r3 _ r4
sub r2 r4 r3
sub|i2 r3 1 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 8 r1
sub|i2 fp 7 r2
load r2 _ r3
load r3 _ r2
store r2 r1 _
sub|i2 fp 8 r1
load r1 _ r2
ifEq|i2 r2 0 _memory_if7
sub|i2 fp 4 r1
sub|i2 fp 4 r2
load r2 _ r3
sub|i2 fp 6 r2
load r2 _ r4
sub|i2 fp 1 r2
load r2 _ r5
add r4 r5 r2
add r3 r2 r4
store r4 r1 _
sub|i2 fp 5 r1
sub|i2 fp 7 r2
load r2 _ r3
store r3 r1 _
label _memory_if7
label _memory_if6
sub|i2 fp 6 r1
sub|i2 fp 3 r2
load r2 _ r3
add r0 r3 r2
store r2 r1 _
sub|i2 fp 6 r1
load r1 _ r2
ifMoreOrEq|i2 r2 63 _memory_condition0
mov|i1 1 _ r1
jump _memory_conditionEnd0 _ pc
label _memory_condition0
mov|i1 0 _ r1
label _memory_conditionEnd0
sub|i2 fp 6 r2
load r2 _ r3
load r3 _ r2
ifNotEq|i2 r2 0 _memory_condition1
mov|i1 1 _ r2
jump _memory_conditionEnd1 _ pc
label _memory_condition1
mov|i1 0 _ r2
label _memory_conditionEnd1
and r1 r2 r3
ifEq|i2 r3 0 _memory_if8
sub|i2 fp 7 r1
sub|i2 fp 6 r2
load r2 _ r3
add|i2 r3 1 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 4 r1
sub|i2 fp 4 r2
load r2 _ r3
sub|i2 fp 7 r2
load r2 _ r4
sub|i2 fp 1 r2
load r2 _ r5
add r4 r5 r2
add r3 r2 r4
store r4 r1 _
sub|i2 fp 8 r1
sub|i2 fp 6 r2
load r2 _ r3
add|i2 r3 2 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 9 r1
sub|i2 fp 6 r2
load r2 _ r3
add|i2 r3 3 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 9 r1
load r1 _ r2
ifEq|i2 r2 -1 _memory_else1
sub|i2 fp 9 r1
load r1 _ r2
add|i2 r2 2 r1
sub|i2 fp 5 r2
load r2 _ r3
store r3 r1 _
jump _memory_ifElseEnd1 _ pc
label _memory_else1
mov fp _ r1
load r1 _ r2
sub|i2 fp 8 r1
load r1 _ r3
store r3 r2 _
label _memory_ifElseEnd1
sub|i2 fp 8 r1
load r1 _ r2
add|i2 r2 3 r1
sub|i2 fp 5 r2
load r2 _ r3
store r3 r1 _
label _memory_if8
sub|i2 fp 5 r1
load r1 _ r2
store|i1 0 r2 _
sub|i2 fp 5 r1
load r1 _ r2
add|i2 r2 1 r1
sub|i2 fp 4 r2
load r2 _ r3
store r3 r1 _
sub|i2 fp 5 r1
load r1 _ r2
add|i2 r2 2 r1
mov fp _ r2
load r2 _ r3
load r3 _ r2
store r2 r1 _
sub|i2 fp 5 r1
load r1 _ r2
add|i2 r2 3 r1
store|i1 -1 r1 _
sub|i2 fp 5 r1
load r1 _ r2
add|i2 r2 3 r1
sub|i2 fp 4 r2
load r2 _ r3
add r1 r3 r2
sub|i2 fp 4 r1
load r1 _ r3
store r3 r2 _
mov fp _ r1
load r1 _ r2
sub|i2 fp 5 r1
load r1 _ r3
store r3 r2 _
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _

label getSize
push lr _ _
push fp _ _
mov sp _ fp
sub|i2 r0 1 r1
load r1 _ r2
mov r2 _ r0
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _

label realloc
push lr _ _
push fp _ _
mov sp _ fp
sub|i2 sp 2 sp
push r0 _ _
push r1 _ _
sub|i2 fp 2 r2
load r2 _ r3
mov r3 _ r0
call free _ _
mov r0 _ r2
pop _ _ r1
pop _ _ r0
mov fp _ r2
push r0 _ _
push r1 _ _
push r2 _ _
sub|i2 fp 3 r3
load r3 _ r4
mov r4 _ r0
call malloc _ _
mov r0 _ r3
pop _ _ r2
pop _ _ r1
pop _ _ r0
store r3 r2 _
mov fp _ r2
load r2 _ r3
ifEq r3 r0 _memory_if9
sub|i2 fp 1 r2
store|i1 0 r2 _
label _memory_while1
sub|i2 fp 1 r2
load r2 _ r3
push r0 _ _
push r1 _ _
push r3 _ _
push r0 _ _
push r1 _ _
push r3 _ _
sub|i2 fp 2 r2
load r2 _ r4
mov r4 _ r0
call getSize _ _
mov r0 _ r2
pop _ _ r3
pop _ _ r1
pop _ _ r0
mov r2 _ r0
sub|i2 fp 3 r4
load r4 _ r5
mov r5 _ r1
call @min _ _
mov r0 _ r2
pop _ _ r3
pop _ _ r1
pop _ _ r0
ifMoreOrEq r3 r2 _memory_whileEnd1
mov fp _ r2
load r2 _ r3
sub|i2 fp 1 r2
load r2 _ r4
add r3 r4 r5
sub|i2 fp 1 r3
load r3 _ r4
add r0 r4 r6
load r6 _ r3
store r3 r5 _
sub|i2 fp 1 r2
sub|i2 fp 1 r3
load r3 _ r4
add|i2 r4 1 r3
store r3 r2 _
jump _memory_while1 _ pc
label _memory_whileEnd1
label _memory_if9
mov fp _ r2
load r2 _ r3
mov r3 _ r0
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _
mov fp _ sp
pop _ _ fp
pop _ _ lr
return _ _ _
