Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 28 19:37:56 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.266        0.000                      0                67538        0.017        0.000                      0                67452       15.250        0.000                       0                 17571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.266        0.000                      0                67355        0.017        0.000                      0                67269       15.250        0.000                       0                 17571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              29.020        0.000                      0                  183        0.384        0.000                      0                  183  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.079ns  (logic 0.456ns (1.624%)  route 27.623ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 35.887 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.623    31.085    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/E[0]
    SLICE_X54Y110        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.708    35.887    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X54Y110        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[1]/C
                         clock pessimism              0.129    36.016    
                         clock uncertainty           -0.496    35.520    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    35.351    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         35.351    
                         arrival time                         -31.085    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.079ns  (logic 0.456ns (1.624%)  route 27.623ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 35.887 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.623    31.085    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/E[0]
    SLICE_X54Y110        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.708    35.887    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X54Y110        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[2]/C
                         clock pessimism              0.129    36.016    
                         clock uncertainty           -0.496    35.520    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    35.351    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         35.351    
                         arrival time                         -31.085    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.077ns  (logic 0.456ns (1.624%)  route 27.621ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.621    31.083    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/E[0]
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[6]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X54Y111        FDRE (Setup_fdre_C_CE)      -0.169    35.350    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.350    
                         arrival time                         -31.083    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.077ns  (logic 0.456ns (1.624%)  route 27.621ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.621    31.083    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/E[0]
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[4]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X54Y111        FDRE (Setup_fdre_C_CE)      -0.169    35.350    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[4]
  -------------------------------------------------------------------
                         required time                         35.350    
                         arrival time                         -31.083    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.077ns  (logic 0.456ns (1.624%)  route 27.621ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.621    31.083    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/E[0]
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[5]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X54Y111        FDRE (Setup_fdre_C_CE)      -0.169    35.350    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[5]
  -------------------------------------------------------------------
                         required time                         35.350    
                         arrival time                         -31.083    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.077ns  (logic 0.456ns (1.624%)  route 27.621ns (98.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.621    31.083    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/E[0]
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X54Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[6]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X54Y111        FDRE (Setup_fdre_C_CE)      -0.169    35.350    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.350    
                         arrival time                         -31.083    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.938ns  (logic 0.456ns (1.632%)  route 27.482ns (98.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.482    30.944    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/E[0]
    SLICE_X55Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X55Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[4]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X55Y111        FDRE (Setup_fdre_C_CE)      -0.205    35.314    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[4]
  -------------------------------------------------------------------
                         required time                         35.314    
                         arrival time                         -30.944    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.938ns  (logic 0.456ns (1.632%)  route 27.482ns (98.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 35.886 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.482    30.944    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/E[0]
    SLICE_X55Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.707    35.886    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X55Y111        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[5]/C
                         clock pessimism              0.129    36.015    
                         clock uncertainty           -0.496    35.519    
    SLICE_X55Y111        FDRE (Setup_fdre_C_CE)      -0.205    35.314    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[13].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[5]
  -------------------------------------------------------------------
                         required time                         35.314    
                         arrival time                         -30.944    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 0.456ns (1.638%)  route 27.375ns (98.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 35.819 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.375    30.837    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/E[0]
    SLICE_X48Y120        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.640    35.819    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X48Y120        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[0]/C
                         clock pessimism              0.129    35.948    
                         clock uncertainty           -0.496    35.452    
    SLICE_X48Y120        FDRE (Setup_fdre_C_CE)      -0.205    35.247    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         35.247    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 0.456ns (1.638%)  route 27.375ns (98.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 35.819 - 33.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.712     3.006    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y67         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  pynqz2_i/dtpu/dtpu_core/inst/cu/enable_mxu_reg/Q
                         net (fo=4494, routed)       27.375    30.837    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/E[0]
    SLICE_X48Y120        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.640    35.819    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X48Y120        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[1]/C
                         clock pessimism              0.129    35.948    
                         clock uncertainty           -0.496    35.452    
    SLICE_X48Y120        FDRE (Setup_fdre_C_CE)      -0.205    35.247    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[9].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         35.247    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                  4.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1096]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.902%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.573     0.909    pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X59Y21         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1096]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1096]/Q
                         net (fo=1, routed)           0.252     1.301    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[37]
    RAMB36_X3Y3          RAMB36E1                                     r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.885     1.251    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y3          RAMB36E1                                     r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.988    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.284    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.302%)  route 0.360ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.608     0.944    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X96Y52         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y52         FDCE (Prop_fdce_C_Q)         0.164     1.108 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=6, routed)           0.360     1.468    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X4Y9          RAMB36E1                                     r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.924     1.290    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/aclk
    RAMB36_X4Y9          RAMB36E1                                     r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.030     1.260    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.443    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.988%)  route 0.221ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.609     0.945    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg1/clk
    SLICE_X101Y50        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg1/q_i_reg[3]/Q
                         net (fo=1, routed)           0.221     1.306    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/D[3]
    SLICE_X96Y46         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.883     1.249    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/clk
    SLICE_X96Y46         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[3]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X96Y46         FDRE (Hold_fdre_C_D)         0.063     1.282    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[7].dsp_generation_2.mac_i_j/delay_reg2/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.249ns (61.086%)  route 0.159ns (38.914%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.556     0.892    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y51         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/Q
                         net (fo=2, routed)           0.159     1.191    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[55]
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.236 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[8]_i_2/O
                         net (fo=1, routed)           0.000     1.236    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[8]_i_2_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.299 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.299    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[8]_i_1_n_4
    SLICE_X49Y49         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.830     1.196    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X49Y49         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.555%)  route 0.160ns (41.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.563     0.899    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X45Y49         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[61]/Q
                         net (fo=1, routed)           0.160     1.186    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg[61]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.098     1.284 r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[61]_i_1/O
                         net (fo=1, routed)           0.000     1.284    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[61]
    SLICE_X44Y50         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.825     1.191    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X44Y50         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[61]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.tap_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.606     0.942    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/aclk
    SLICE_X90Y56         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.tap_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y56         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.tap_0_reg[3]/Q
                         net (fo=1, routed)           0.222     1.328    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X4Y10         RAMB36E1                                     r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.918     1.284    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aclk
    RAMB36_X4Y10         RAMB36E1                                     r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     1.000    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.296    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.216%)  route 0.238ns (62.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.579     0.915    pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X67Y54         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/Q
                         net (fo=2, routed)           0.238     1.293    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[15]
    SLICE_X70Y48         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.855     1.221    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X70Y48         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X70Y48         FDRE (Hold_fdre_C_D)         0.070     1.261    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.818%)  route 0.178ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.556     0.892    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y51         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/Q
                         net (fo=2, routed)           0.178     1.198    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[58]
    SLICE_X50Y50         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.821     1.187    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y50         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.010     1.162    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.596     0.932    pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y45         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.128    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X12Y45         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.865     1.231    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X12Y45         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X12Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.593     0.929    pynqz2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y37         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  pynqz2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.125    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X12Y37         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.861     1.227    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X12Y37         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X12Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         33.000      29.000     XADC_X0Y0     pynqz2_i/monitor/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X2Y8   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X2Y8   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y8   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X12Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X10Y42  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X10Y42  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y38  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y42  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X50Y42  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       29.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.020ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.419ns (15.617%)  route 2.264ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 35.639 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.264     5.671    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X48Y74         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.460    35.639    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X48Y74         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    35.768    
                         clock uncertainty           -0.496    35.271    
    SLICE_X48Y74         FDCE (Recov_fdce_C_CLR)     -0.580    34.691    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         34.691    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 29.020    

Slack (MET) :             29.020ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_addr_rdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.419ns (15.617%)  route 2.264ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 35.639 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.264     5.671    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X48Y74         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_addr_rdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.460    35.639    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X48Y74         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_addr_rdy_reg/C
                         clock pessimism              0.129    35.768    
                         clock uncertainty           -0.496    35.271    
    SLICE_X48Y74         FDCE (Recov_fdce_C_CLR)     -0.580    34.691    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_addr_rdy_reg
  -------------------------------------------------------------------
                         required time                         34.691    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 29.020    

Slack (MET) :             29.020ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_data_rdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.419ns (15.617%)  route 2.264ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 35.639 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.264     5.671    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X48Y74         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_data_rdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.460    35.639    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X48Y74         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_data_rdy_reg/C
                         clock pessimism              0.129    35.768    
                         clock uncertainty           -0.496    35.271    
    SLICE_X48Y74         FDCE (Recov_fdce_C_CLR)     -0.580    34.691    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         34.691    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 29.020    

Slack (MET) :             29.085ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[28]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.536    34.748    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         34.748    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.085    

Slack (MET) :             29.085ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[29]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.536    34.748    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         34.748    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.085    

Slack (MET) :             29.085ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[31]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.536    34.748    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         34.748    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.085    

Slack (MET) :             29.127ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[24]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.494    34.790    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         34.790    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.127    

Slack (MET) :             29.127ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[25]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.494    34.790    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         34.790    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.127    

Slack (MET) :             29.127ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[26]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.494    34.790    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         34.790    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.127    

Slack (MET) :             29.127ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.419ns (15.659%)  route 2.257ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.694     2.988    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X56Y73         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=42, routed)          2.257     5.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X46Y63         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X46Y63         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[27]/C
                         clock pessimism              0.129    35.781    
                         clock uncertainty           -0.496    35.284    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.494    34.790    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         34.790    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 29.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/rd_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/rd_cnt_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/rd_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.569     0.905    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.192     1.238    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X54Y66         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.838     1.204    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X54Y66         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/C
                         clock pessimism             -0.283     0.921    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.695%)  route 0.197ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.565     0.901    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_axi_aclk
    SLICE_X57Y73         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/Q
                         net (fo=37, routed)          0.197     1.239    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y73         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.833     1.199    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_axi_aclk
    SLICE_X61Y73         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X61Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.695%)  route 0.197ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.565     0.901    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_axi_aclk
    SLICE_X57Y73         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/Q
                         net (fo=37, routed)          0.197     1.239    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y73         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=17572, routed)       0.833     1.199    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_axi_aclk
    SLICE_X61Y73         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X61Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.396    





