#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  4 18:31:21 2022
# Process ID: 49124
# Current directory: /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1
# Command line: vivado -log extractEFrames_accel_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source extractEFrames_accel_0.tcl
# Log file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/extractEFrames_accel_0.vds
# Journal file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/vivado.jou
# Running On: ubuntu-dev2, OS: Linux, CPU Frequency: 3193.980 MHz, CPU Physical cores: 4, Host memory: 16778 MB
#-----------------------------------------------------------
source extractEFrames_accel_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.016 ; gain = 5.961 ; free physical = 1159 ; free virtual = 12004
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/Documents/xilinx/basys3_pong2/wrk'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top extractEFrames_accel_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49295
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 171 ; free virtual = 10211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/synth/extractEFrames_accel_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_control_s_axi' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_control_s_axi.v:209]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_control_s_axi' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_Block_entry5_proc' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_Block_entry5_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_Block_entry5_proc' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_Block_entry5_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_flow_control_loop_pipe_sequential_init' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_flow_control_loop_pipe_sequential_init' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_regslice_both' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_regslice_both' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_regslice_both__parameterized0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_regslice_both__parameterized0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_regslice_both__parameterized1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_regslice_both__parameterized1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s_extractor_buff_0_RAM_S2P_BRbkb' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s_extractor_buff_0_RAM_S2P_BRbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s_extractor_buff_0_RAM_S2P_BRbkb' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s_extractor_buff_0_RAM_S2P_BRbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extract' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_mux_832_16_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_mux_832_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_mux_832_16_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_mux_832_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extract' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extract.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w13_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w13_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w13_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w13_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w13_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w13_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w13_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w13_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d4_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d4_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d4_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d4_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d3_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w12_d3_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d3_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w12_d3_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w12_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w16_d3_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w16_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'extractEFrames_accel_fifo_w16_d3_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w16_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w16_d3_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w16_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_fifo_w16_d3_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_fifo_w16_d3_S.v:43]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extractEFrames_accel_0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/synth/extractEFrames_accel_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/hdl/verilog/extractEFrames_accel_control_s_axi.v:274]
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port gray_mat_rows_num_data_valid[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port gray_mat_rows_num_data_valid[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port gray_mat_rows_fifo_cap[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port gray_mat_rows_fifo_cap[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[2] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[1] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[0] in module extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[31] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[30] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[29] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[28] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[27] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[26] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[25] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[24] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[23] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[22] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[21] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[20] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[19] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[18] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[17] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[16] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[15] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[14] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[13] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[12] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[11] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[10] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[9] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[8] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[7] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[6] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[5] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[4] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din8[3] in module extractEFrames_accel_mux_832_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEF_Img_data157_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEF_Img_data158_fifo_cap[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_num_data_valid[0] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[2] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port InImg_data156_fifo_cap[1] in module extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 1197 ; free virtual = 11256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 1197 ; free virtual = 11257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 1197 ; free virtual = 11257
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 1193 ; free virtual = 11252
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/constraints/extractEFrames_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.gen/sources_1/ip/extractEFrames_accel_0/constraints/extractEFrames_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2628.031 ; gain = 0.000 ; free physical = 1096 ; free virtual = 11169
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2628.031 ; gain = 0.000 ; free physical = 1096 ; free virtual = 11168
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1180 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1180 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1180 ; free virtual = 11254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'extractEFrames_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'extractEFrames_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'extractEFrames_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'extractEFrames_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1167 ; free virtual = 11244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 36    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 23    
	               11 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 208   
+---RAMs : 
	              30K Bit	(1924 X 16 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 32    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 14    
	   2 Input   11 Bit        Muxes := 16    
	  12 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 40    
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 201   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module extractEFrames_accel.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module extractEFrames_accel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1128 ; free virtual = 11216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_0_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_1_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_2_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_3_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_4_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_5_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_6_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_7_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 1022 ; free virtual = 11117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 960 ; free virtual = 11056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_0_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_1_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_2_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_3_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_4_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_5_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_6_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_U0/extractor_buff_7_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 957 ; free virtual = 11053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    64|
|2     |LUT1     |    16|
|3     |LUT2     |    62|
|4     |LUT3     |   238|
|5     |LUT4     |   232|
|6     |LUT5     |   201|
|7     |LUT6     |   362|
|8     |MUXF7    |    16|
|9     |RAMB36E1 |     8|
|10    |SRL16E   |    94|
|11    |FDRE     |  1190|
|12    |FDSE     |    37|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.031 ; gain = 32.016 ; free physical = 982 ; free virtual = 11078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2628.031 ; gain = 0.000 ; free physical = 1040 ; free virtual = 11136
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.039 ; gain = 32.016 ; free physical = 1040 ; free virtual = 11136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2628.039 ; gain = 0.000 ; free physical = 1133 ; free virtual = 11230
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.039 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11177
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fc30f722
INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2628.039 ; gain = 32.023 ; free physical = 1298 ; free virtual = 11395
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/extractEFrames_accel_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP extractEFrames_accel_0, cache-ID = 390399c840dc2351
INFO: [Coretcl 2-1174] Renamed 65 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.runs/extractEFrames_accel_0_synth_1/extractEFrames_accel_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file extractEFrames_accel_0_utilization_synth.rpt -pb extractEFrames_accel_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 18:32:17 2022...
