Real time: Nov/24/2014 14:50:18

Profiler Stats
--------------
Elapsed_time_in_seconds: 1817
Elapsed_time_in_minutes: 30.2833
Elapsed_time_in_hours: 0.504722
Elapsed_time_in_days: 0.0210301

Virtual_time_in_seconds: 1813.42
Virtual_time_in_minutes: 30.2237
Virtual_time_in_hours:   0.503728
Virtual_time_in_days:    0.503728

Ruby_current_time: 58971684
Ruby_start_time: 1
Ruby_cycles: 58971683

mbytes_resident: 99.4062
mbytes_total: 130.508
resident_ratio: 0.761688

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.89717e+07 [ 5.89717e+07 5.89717e+07 5.89717e+07 5.89717e+07 5.89717e+07 5.89717e+07 5.89717e+07 5.89717e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 621
  L1D_cache_total_misses: 44	(7.08535%)
  L1D_cache_total_demand_misses: 44
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 44
  L1D_cache_misses_per_instruction: 44
  L1D_cache_instructions_per_misses: 0.0227273

  L1D_cache_request_type_LD:   377	(60.7085)%
  L1D_cache_request_type_ST:   244	(39.2915)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 621 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 621 ]

  L1D_cache_miss_type_LD:   22	(50)%
  L1D_cache_miss_type_ST:   22	(50)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4649811
  L1T_cache_total_misses: 1446575	(31.1104%)
  L1T_cache_total_demand_misses: 1446575
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.44658e+06
  L1T_cache_misses_per_instruction: 1.44658e+06
  L1T_cache_instructions_per_misses: 6.91288e-07

  L1T_cache_request_type_LD:   2740219	(58.9318)%
  L1T_cache_request_type_ST:   1909592	(41.0682)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4649811 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4649811 ]

  L1T_cache_miss_type_LD:   295421	(20.4221)%
  L1T_cache_miss_type_ST:   1151154	(79.5779)%

L2_cache cache stats: 
  L2_cache_total_requests: 712
  L2_cache_total_misses: 686	(96.3483%)
  L2_cache_total_demand_misses: 686
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 686
  L2_cache_misses_per_instruction: 686
  L2_cache_instructions_per_misses: 0.00145773

  L2_cache_request_type_LD:   22	(3.08989)%
  L2_cache_request_type_ST:   690	(96.9101)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 712 average:     8 | standard deviation: 0 | 0 0 0 0 712 ]

  L2_cache_miss_type_LD:   14	(2.04082)%
  L2_cache_miss_type_ST:   672	(97.9592)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2205013
  L2T_cache_total_misses: 668	(0.0302946%)
  L2T_cache_total_demand_misses: 668
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 668
  L2T_cache_misses_per_instruction: 668
  L2T_cache_instructions_per_misses: 0.00149701

  L2T_cache_request_type_LD:   295421	(13.3977)%
  L2T_cache_request_type_ST:   1909592	(86.6023)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2205013 average: 28.7846 | standard deviation: 8.17506 | 0 0 0 0 295421 0 1909592 ]

  L2T_cache_miss_type_LD:   284	(42.515)%
  L2T_cache_miss_type_ST:   384	(57.485)%


TBE Queries: 2206429
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 10 count: 2206429 average: 0.687956 | standard deviation: 1.26347 | 1508180 276808 198961 123659 56434 22016 10460 6331 2906 663 11 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 12 count: 4650432 average: 2.36003 | standard deviation: 1.79793 | 0 2417625 579513 475621 474924 355273 203699 97430 31576 9829 4041 890 11 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 374 count: 4650432 average: 17.4434 | standard deviation: 14.7243 | 0 0 2445375 0 0 0 0 0 0 0 0 0 0 0 0 0 2056273 97172 33756 12648 3160 927 261 44 64 34 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 6 1 0 1 0 1 0 9 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 6 3 0 0 0 0 0 0 0 0 8 5 1 2 0 0 0 0 0 0 0 0 0 0 0 55 39 57 10 4 0 1 1 1 0 129 148 173 27 14 1 ]
miss_latency_LD: [binsize: 64 max: 373 count: 2740596 average: 7.15277 | standard deviation: 9.69665 | 2740290 1 12 0 14 279 0 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 374 count: 1909836 average: 32.2104 | standard deviation: 4.79234 | 1909430 1 12 0 10 383 0 0 0 0 ]
miss_latency_NULL: [binsize: 2 max: 374 count: 4650432 average: 17.4434 | standard deviation: 14.7243 | 0 0 2445375 0 0 0 0 0 0 0 0 0 0 0 0 0 2056273 97172 33756 12648 3160 927 261 44 64 34 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 6 1 0 1 0 1 0 9 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 6 3 0 0 0 0 0 0 0 0 8 5 1 2 0 0 0 0 0 0 0 0 0 0 0 55 39 57 10 4 0 1 1 1 0 129 148 173 27 14 1 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 12 count: 4650432 average: 2.36003 | standard deviation: 1.79793 | 0 2417625 579513 475621 474924 355273 203699 97430 31576 9829 4041 890 11 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.30757 | standard deviation: 1.14933 | 0 163 234 133 62 20 8 1 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 3261881 average: 1.60018 | standard deviation: 1.31495 | 0 2371121 443246 183357 108940 64484 32636 26508 17790 8870 4028 890 11 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1387930 average: 4.14586 | standard deviation: 1.49018 | 0 46341 136033 292131 365922 290769 171055 70921 13786 959 13 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 43 count: 2180 average: 26.4853 | standard deviation: 3.82949 | 0 0 0 0 0 0 0 0 0 0 0 17 0 0 0 0 117 51 0 10 0 79 0 0 0 0 215 288 1323 46 6 5 7 2 0 0 0 0 0 0 0 0 8 6 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 752 average: 24.5559 | standard deviation: 5.12351 | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 117 51 0 10 0 7 0 0 0 0 215 288 17 26 1 3 0 2 0 0 0 0 0 0 0 0 8 6 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 32 count: 1428 average: 27.5014 | standard deviation: 2.36285 | 0 0 0 0 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 72 0 0 0 0 0 0 1306 20 5 2 7 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 8 average: 19.75 | standard deviation: 3.54562 | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 7 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 744 average: 24.6075 | standard deviation: 5.1151 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117 51 0 10 0 0 0 0 0 0 215 288 17 26 1 3 0 2 0 0 0 0 0 0 0 0 8 6 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1717
system_time: 96
page_reclaims: 25620
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 728

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 3430
L2_TO_L2T_MSG = 18
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 1181684
L1_DATA_GX = 0
L2_TO_L2T_ACK = 18
L2T_TO_L1T_MSG = 1909592
L2_DATA_S = 160
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 8
L1_DATA_F = 0
L1_DATA_PX = 70
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638368
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 3340
L1_DATA = 0
L1_COHMSG = 1428
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 295421
----------------------
total_flits_messages = 11033597
----------------------

DMA = 0
DATA_GX_OW = 88
DATA_PX_C = 56
DATA_PX_D = 14
DATA_GX_C = 22
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.72464 | standard deviation: 0.801209 | 0 291 227 86 17 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6420435 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1513354 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=58280 [L2TCache]=0 [L2Cache]=13 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=2854368 [L2TCache]=0 [L2Cache]=568 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=149504 [L2TCache]=0 [L2Cache]=826 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=29124 [L2TCache]=0 [L2Cache]=3 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=0 [L1Cache]=41 [Directory]=12 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=1237 [L2Cache]=0 [L1Cache]=172 [Directory]=258 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2065 [L2Cache]=0 [L1Cache]=0 [Directory]=413 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=7 [L2Cache]=0 [L1Cache]=15 [Directory]=3 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=40 [L2Cache]=88 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=860 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=860 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=865 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=845 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00567423 flits/cycle
total_flits_on_link = 22084848
-------------
Total VC Load [0] = 697 flits
Total VC Load [1] = 715 flits
Total VC Load [2] = 719 flits
Total VC Load [3] = 717 flits
Total VC Load [4] = 20 flits
Total VC Load [5] = 36 flits
Total VC Load [6] = 27 flits
Total VC Load [7] = 19 flits
Total VC Load [8] = 590 flits
Total VC Load [9] = 614 flits
Total VC Load [10] = 606 flits
Total VC Load [11] = 594 flits
Total VC Load [12] = 6497 flits
Total VC Load [13] = 6649 flits
Total VC Load [14] = 6719 flits
Total VC Load [15] = 6667 flits
Total VC Load [16] = 693 flits
Total VC Load [17] = 720 flits
Total VC Load [18] = 716 flits
Total VC Load [19] = 703 flits
Total VC Load [20] = 3967438 flits
Total VC Load [21] = 3963663 flits
Total VC Load [22] = 3968305 flits
Total VC Load [23] = 3968172 flits
Total VC Load [24] = 1543571 flits
Total VC Load [25] = 1546583 flits
Total VC Load [26] = 1547365 flits
Total VC Load [27] = 1545033 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 1.18192e-05 flits/cycle 
Average VC Load [1] = 1.21245e-05 flits/cycle 
Average VC Load [2] = 1.21923e-05 flits/cycle 
Average VC Load [3] = 1.21584e-05 flits/cycle 
Average VC Load [4] = 3.39146e-07 flits/cycle 
Average VC Load [5] = 6.10462e-07 flits/cycle 
Average VC Load [6] = 4.57847e-07 flits/cycle 
Average VC Load [7] = 3.22189e-07 flits/cycle 
Average VC Load [8] = 1.00048e-05 flits/cycle 
Average VC Load [9] = 1.04118e-05 flits/cycle 
Average VC Load [10] = 1.02761e-05 flits/cycle 
Average VC Load [11] = 1.00726e-05 flits/cycle 
Average VC Load [12] = 0.000110172 flits/cycle 
Average VC Load [13] = 0.000112749 flits/cycle 
Average VC Load [14] = 0.000113936 flits/cycle 
Average VC Load [15] = 0.000113054 flits/cycle 
Average VC Load [16] = 1.17514e-05 flits/cycle 
Average VC Load [17] = 1.22092e-05 flits/cycle 
Average VC Load [18] = 1.21414e-05 flits/cycle 
Average VC Load [19] = 1.1921e-05 flits/cycle 
Average VC Load [20] = 0.067277 flits/cycle 
Average VC Load [21] = 0.067213 flits/cycle 
Average VC Load [22] = 0.0672917 flits/cycle 
Average VC Load [23] = 0.0672894 flits/cycle 
Average VC Load [24] = 0.0261748 flits/cycle 
Average VC Load [25] = 0.0262259 flits/cycle 
Average VC Load [26] = 0.0262391 flits/cycle 
Average VC Load [27] = 0.0261996 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.34577
-------------
Dynamic_Link_Power = 0.0414977
Static_Link_Power = 0.733365
Total_Link_Power = 0.774863
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0017376, Crossbar: 0.00334442, VC allocator: 0.000365695, SW allocator: 0.00100042, Clock: 0.153216, Total: 0.159664
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69857
Dynamic_Router_Power = 0.159664
Static_Router_Power = 1.53891
Total_Router_Power = 1.69857
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.201162
Total_Static_Power = 2.27227
Total_Power = 2.47343
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2740219
L1_WThru  1909592
L1_Atomic  0
L1_Replacement  22
Data  0
Data_Done  295421
Ack  0
Ack_Done  1909592
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  295421
I  L1_WThru  1151154
I  L1_Atomic  0 <-- 
I  L1_Replacement  18

S  Load  2444798
S  L1_WThru  758438
S  L1_Atomic  0 <-- 
S  L1_Replacement  4

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  295421

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1211124
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  698468

 --- L2TCache ---
 - Event Counts -
L1_GETS  295421
L1_Write  1151154
L1_Upgrade_T  730711
L1_Upgrade_NT  27727
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  668
Ack  0
Ack_all  0
WB_Ack  18
Fwd_GETX  10
Fwd_GETS  8
Inv  0

 - Transitions -
NP  L1_GETS  284
NP  L1_Write  384
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  295135
E  L1_Write  1150770
E  L1_Upgrade_NT  27727
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  10
E  Fwd_GETS  8
E  Inv  0 <-- 

S  L1_GETS  2
S  L1_Upgrade_T  730711
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  284
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  384
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  18
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  22
L1_GETX  690
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  686
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  712
PUTX_ACC  4
DATA_ACC  14

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  14
NP  L1_GETX  672
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  8
MT  L1_GETX  18
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  14

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  672

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  712
MT_MB  PUTX_ACC  1
MT_MB  DATA_ACC  9

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  3
MT_IIB  DATA_ACC  5

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  377
Ifetch  0
Store  244
Inv  0
L1_Replacement  0
Fwd_GETX  8
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  32
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  20
NP  Ifetch  0 <-- 
NP  Store  16
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  2
I  Ifetch  0 <-- 
I  Store  6
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  115
E  Ifetch  0 <-- 
E  Store  8
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  240
M  Ifetch  0 <-- 
M  Store  214
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  8
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  22
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  10
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  686
Data  0

 - Transitions -
I  Fetch  686
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1735707 full:0 size:[binsize: 1 max: 4 count: 1735707 average: 1.02416 | standard deviation: 0.164469 | 0 1696749 36001 2930 27 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:469306 full:0 size:[binsize: 1 max: 6 count: 469306 average: 1.18239 | standard deviation: 0.44472 | 0 394015 65993 8389 817 86 6 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1735707 full:0 size:[binsize: 1 max: 2 count: 1735707 average: 1.00304 | standard deviation: 0.0550601 | 0 1730429 5278 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:469306 full:0 size:[binsize: 1 max: 2 count: 469306 average: 1.03191 | standard deviation: 0.175775 | 0 454329 14977 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:14570 full:0 size:[binsize: 1 max: 2 count: 14570 average: 1.02086 | standard deviation: 0.143019 | 0 14266 304 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:2136978 full:0 size:[binsize: 1 max: 5 count: 2136978 average: 1.15014 | standard deviation: 0.413953 | 0 1859151 238480 35733 3554 60 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:46184 full:0 size:[binsize: 1 max: 3 count: 46184 average: 1.02733 | standard deviation: 0.171983 | 0 44991 1124 69 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:7281 full:0 size:[binsize: 1 max: 1 count: 7281 average:     1 | standard deviation: 0 | 0 7281 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:14570 full:0 size:[binsize: 1 max: 2 count: 14570 average: 1.00364 | standard deviation: 0.0603147 | 0 14517 53 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:2136978 full:0 size:[binsize: 1 max: 2 count: 2136978 average: 1.01355 | standard deviation: 0.115632 | 0 2108013 28965 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:46184 full:0 size:[binsize: 1 max: 2 count: 46184 average: 1.00671 | standard deviation: 0.0816647 | 0 45874 310 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:7281 full:0 size:[binsize: 1 max: 1 count: 7281 average:     1 | standard deviation: 0 | 0 7281 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.14286 | standard deviation: 0.408248 | 0 6 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:250 full:0 size:[binsize: 1 max: 3 count: 250 average: 1.032 | standard deviation: 0.200401 | 0 243 6 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.07143 | standard deviation: 0.27735 | 0 13 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:248 full:0 size:[binsize: 1 max: 1 count: 248 average:     1 | standard deviation: 0 | 0 248 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:264 full:0 size:[binsize: 1 max: 1 count: 264 average:     1 | standard deviation: 0 | 0 264 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:258 full:0 size:[binsize: 1 max: 3 count: 258 average: 1.03488 | standard deviation: 0.206885 | 0 250 7 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.14286 | standard deviation: 0.392232 | 0 12 2 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:290 full:0 size:[binsize: 1 max: 3 count: 290 average: 1.11379 | standard deviation: 0.332756 | 0 258 31 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:281 full:0 size:[binsize: 1 max: 1 count: 281 average:     1 | standard deviation: 0 | 0 281 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:283 full:0 size:[binsize: 1 max: 2 count: 283 average: 1.00353 | standard deviation: 0.0595491 | 0 282 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:272 full:0 size:[binsize: 1 max: 1 count: 272 average:     1 | standard deviation: 0 | 0 272 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:413 full:0 size:[binsize: 1 max: 1 count: 413 average:     1 | standard deviation: 0 | 0 413 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.04545 | standard deviation: 0.215666 | 0 42 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 1 count: 44 average:     1 | standard deviation: 0 | 0 44 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 1 count: 44 average:     1 | standard deviation: 0 | 0 44 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:172 full:0 size:[binsize: 1 max: 1 count: 172 average:     1 | standard deviation: 0 | 0 172 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:172 full:0 size:[binsize: 1 max: 2 count: 172 average: 1.00581 | standard deviation: 0.0764719 | 0 171 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:173 full:0 size:[binsize: 1 max: 1 count: 173 average:     1 | standard deviation: 0 | 0 173 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:169 full:0 size:[binsize: 1 max: 2 count: 169 average: 1.00592 | standard deviation: 0.0771517 | 0 168 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:172 full:0 size:[binsize: 1 max: 3 count: 172 average: 1.02907 | standard deviation: 0.202326 | 0 168 3 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:172 full:0 size:[binsize: 1 max: 3 count: 172 average: 1.03488 | standard deviation: 0.216295 | 0 167 4 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:173 full:0 size:[binsize: 1 max: 2 count: 173 average: 1.01734 | standard deviation: 0.132068 | 0 170 3 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:169 full:0 size:[binsize: 1 max: 2 count: 169 average: 1.01775 | standard deviation: 0.133631 | 0 166 3 ]
