#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 20 11:52:44 2021
# Process ID: 15620
# Current directory: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1
# Command line: vivado.exe -log DSPProc_design_DSPProc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DSPProc_design_DSPProc_0_0.tcl
# Log file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/DSPProc_design_DSPProc_0_0.vds
# Journal file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DSPProc_design_DSPProc_0_0.tcl -notrace
Command: synth_design -top DSPProc_design_DSPProc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'DSPProc_design_DSPProc_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 733.941 ; gain = 177.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DSPProc_design_DSPProc_0_0' [e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_DSPProc_0_0/synth/DSPProc_design_DSPProc_0_0.vhd:68]
INFO: [Synth 8-3491] module 'DSPProc' declared at 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd:50' bound to instance 'U0' of component 'DSPProc' [e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_DSPProc_0_0/synth/DSPProc_design_DSPProc_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'DSPProc' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd:63]
INFO: [Synth 8-3491] module 'DSP_top' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:15' bound to instance 'DSP_top_i' of component 'DSP_top' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd:73]
INFO: [Synth 8-638] synthesizing module 'DSP_top' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:30]
INFO: [Synth 8-3491] module 'DSP_decodeCmdAndWDogCtrl' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:30' bound to instance 'DSP_decodeCmdAndWDogCtrl_i' of component 'DSP_decodeCmdAndWDogCtrl' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DSP_decodeCmdAndWDogCtrl' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:40]
INFO: [Synth 8-226] default block is never used [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:58]
INFO: [Synth 8-3491] module 'WDogTimer' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:36' bound to instance 'WDogTimer_i' of component 'WDogTimer' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:84]
INFO: [Synth 8-638] synthesizing module 'WDogTimer' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:45]
INFO: [Synth 8-3491] module 'singleShot' declared at 'E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/singleShot.vhd:15' bound to instance 'genDSPFunctStartPulse_i' of component 'singleShot' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:63]
INFO: [Synth 8-638] synthesizing module 'singleShot' [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/singleShot.vhd:23]
INFO: [Synth 8-226] default block is never used [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/singleShot.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'singleShot' (1#1) [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/singleShot.vhd:23]
INFO: [Synth 8-3491] module 'CB32CLE' declared at 'E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/CB32CLE.vhd:21' bound to instance 'timer_i' of component 'CB32CLE' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:83]
INFO: [Synth 8-638] synthesizing module 'CB32CLE' [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/CB32CLE.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'CB32CLE' (2#1) [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/CB32CLE.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'WDogTimer' (3#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DSP_decodeCmdAndWDogCtrl' (4#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:40]
INFO: [Synth 8-3491] module 'DSP_selMemMaster' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_selMemMaster/DSP_selMemMaster.vhd:25' bound to instance 'DSP_selMemMaster_i' of component 'DSP_selMemMaster' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'DSP_selMemMaster' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_selMemMaster/DSP_selMemMaster.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DSP_selMemMaster' (5#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_selMemMaster/DSP_selMemMaster.vhd:38]
INFO: [Synth 8-3491] module 'maxPixel' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/maxPixel/maxPixel/maxPixel.vhd:62' bound to instance 'maxPixel_i' of component 'maxPixel' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:63]
INFO: [Synth 8-638] synthesizing module 'maxPixel' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/maxPixel/maxPixel/maxPixel.vhd:80]
INFO: [Synth 8-226] default block is never used [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/maxPixel/maxPixel/maxPixel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'maxPixel' (6#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/maxPixel/maxPixel/maxPixel.vhd:80]
INFO: [Synth 8-3491] module 'histogram' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/histogram/histogram.vhd:79' bound to instance 'histogram_i' of component 'histogram' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'histogram' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/histogram/histogram.vhd:97]
INFO: [Synth 8-226] default block is never used [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/histogram/histogram.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'histogram' (7#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/histogram/histogram.vhd:97]
INFO: [Synth 8-3491] module 'threshold' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/threshold/threshold_designAlternatives/threshold_FSM/threshold.vhd:54' bound to instance 'threshold_i' of component 'threshold' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'threshold' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/threshold/threshold_designAlternatives/threshold_FSM/threshold.vhd:72]
INFO: [Synth 8-226] default block is never used [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/threshold/threshold_designAlternatives/threshold_FSM/threshold.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'threshold' (8#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/threshold/threshold_designAlternatives/threshold_FSM/threshold.vhd:72]
INFO: [Synth 8-3491] module 'sobel' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:6' bound to instance 'sobel_i' of component 'sobel' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'sobel' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:24]
INFO: [Synth 8-3491] module 'sobelFSM' declared at 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobelFSM.vhd:50' bound to instance 'sobelFSM_i' of component 'sobelFSM' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:87]
INFO: [Synth 8-638] synthesizing module 'sobelFSM' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobelFSM.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'sobelFSM' (9#1) [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobelFSM.vhd:74]
INFO: [Synth 8-3491] module 'genSobel3x3Byte' declared at 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/genSobel3x3Byte.vhd:57' bound to instance 'gensobel3x3Byte_i' of component 'gensobel3x3Byte' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:110]
INFO: [Synth 8-638] synthesizing module 'genSobel3x3Byte' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/genSobel3x3Byte.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'genSobel3x3Byte' (10#1) [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/genSobel3x3Byte.vhd:69]
INFO: [Synth 8-3491] module 'sobel_kernel' declared at 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobel_kernel.vhd:69' bound to instance 'sobel_kernel_i' of component 'sobel_kernel' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sobel_kernel' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobel_kernel.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'sobel_kernel' (11#1) [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobel_kernel.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'sobel' (12#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd:24]
INFO: [Synth 8-3491] module 'DSPStub' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/stub/DSPStub.vhd:10' bound to instance 'DSPExA_i' of component 'DSPStub' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DSPStub' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/stub/DSPStub.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DSPStub' (13#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/stub/DSPStub.vhd:28]
INFO: [Synth 8-3491] module 'DSPStub' declared at 'E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/stub/DSPStub.vhd:10' bound to instance 'DSPExB_i' of component 'DSPStub' [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'DSP_top' (14#1) [E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd:30]
INFO: [Synth 8-3491] module 'memory_top' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:44' bound to instance 'memory_top_i' of component 'memory_top' [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd:87]
INFO: [Synth 8-638] synthesizing module 'memory_top' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:64]
INFO: [Synth 8-3491] module 'memory_selDSPOrHostCtrl' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDSPOrHostCtrl.vhd:26' bound to instance 'memory_selDSPOrHostCtrl_i' of component 'memory_selDSPOrHostCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'memory_selDSPOrHostCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDSPOrHostCtrl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'memory_selDSPOrHostCtrl' (15#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDSPOrHostCtrl.vhd:43]
INFO: [Synth 8-3491] module 'memory_decodeMemWrCtrl' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_decodeMemWrCtrl.vhd:20' bound to instance 'memory_decodeMemWrCtrl_i' of component 'memory_decodeMemWrCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'memory_decodeMemWrCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_decodeMemWrCtrl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_decodeMemWrCtrl' (16#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_decodeMemWrCtrl.vhd:29]
INFO: [Synth 8-3491] module 'memory_selDatToHost' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDatToHost.vhd:21' bound to instance 'memory_selDatToHost_i' of component 'memory_selDatToHost' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'memory_selDatToHost' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDatToHost.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'memory_selDatToHost' (17#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDatToHost.vhd:30]
INFO: [Synth 8-3491] module 'CSR_4x32Reg_WithWDogCtrl' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd:42' bound to instance 'CSR_4x32Reg_i' of component 'CSR_4x32Reg_withWDogCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'CSR_4x32Reg_WithWDogCtrl' [E:/BE_Project/Project/Project_files/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'CSR_4x32Reg_WithWDogCtrl' (18#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd:56]
INFO: [Synth 8-3491] module 'sourceMem_32x256BRAM' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd:41' bound to instance 'sourceMem_32x256BRAM_i' of component 'sourceMem_32x256BRAM' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sourceMem_32x256BRAM' [E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd:50]
WARNING: [Synth 8-614] signal 'dIn' is read in the process but is not in the sensitivity list [E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_0_32x256' declared at 'e:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/synth/blk_mem_gen_0_32x256.vhd:59' bound to instance 'u1' of component 'blk_mem_gen_0_32x256' [E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd:84]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0_32x256' [e:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/synth/blk_mem_gen_0_32x256.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0_32x256.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     27.8644 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'e:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [e:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/synth/blk_mem_gen_0_32x256.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0_32x256' (27#1) [e:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/synth/blk_mem_gen_0_32x256.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sourceMem_32x256BRAM' (28#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd:50]
INFO: [Synth 8-3491] module 'resultMem0_32x32Reg' declared at 'E:/BE_Project/Project/Project_files/DSPProc/memory/resultMem0_32x32Reg/resultMem0_32x32Reg.vhd:25' bound to instance 'resultMem0_32x32Reg_i' of component 'resultMem0_32x32Reg' [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:147]
INFO: [Synth 8-638] synthesizing module 'resultMem0_32x32Reg' [E:/BE_Project/Project/Project_files/DSPProc/memory/resultMem0_32x32Reg/resultMem0_32x32Reg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'resultMem0_32x32Reg' (29#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/resultMem0_32x32Reg/resultMem0_32x32Reg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'memory_top' (30#1) [E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'DSPProc' (31#1) [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'DSPProc_design_DSPProc_0_0' (32#1) [e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_DSPProc_0_0/synth/DSPProc_design_DSPProc_0_0.vhd:68]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[71]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[69]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[68]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[66]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[65]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[64]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[63]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[62]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[61]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[60]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[59]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[58]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[56]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[55]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[54]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[53]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[52]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[51]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[50]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[49]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[48]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[47]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[46]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[45]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[44]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[43]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[42]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[41]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[40]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[39]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[38]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[37]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[36]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ram_rstram_a
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ram_rstreg_a
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[71]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[69]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[68]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[66]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[65]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[64]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[63]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[62]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[61]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[60]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[59]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[58]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[56]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_DSPProc_0_0/DSPProc_design_DSPProc_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_DSPProc_0_0/DSPProc_design_DSPProc_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1014.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for U0/memory_top_i/sourceMem_32x256BRAM_i/u1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "activeIndex" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'maxPixel'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'histogram'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'threshold'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/imports/sobel/sobelFSM.vhd:104]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'sobelFSM'
INFO: [Synth 8-5544] ROM "memWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
upd_maxpixvalandxy_if_rgbpix_ge_curmaxrgbpixval |                             0010 |                               01
wr_1_to_resultmem_at_maxxypt |                             0100 |                               10
wr_csmaxrgbpixvalandxyandstatus_to_csr0 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'maxPixel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            gethistogram |                               01 |                               01
write_limits_and_histvalues_to_resultmem |                               10 |                               10
    write_status_to_csr0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'histogram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
chk_srcmembyte_ge_threshval |                               01 |                               01
wr_threshvec_to_resultmem |                               10 |                               10
    write_status_to_csr0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'threshold'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   idle_or_loadcs0with0s |                             0000 |                             0000
   loadcs1withsourcemem0 |                             0001 |                             0001
   loadcs2withsourcemem1 |                             0010 |                             0010
               sobelloop |                             0011 |                             0011
           rotate2ndlast |                             0100 |                             0100
              rotatelast |                             0101 |                             0101
   wrsobelvectoresultmem |                             0110 |                             0110
              ldcs0with0 |                             0111 |                             0111
    write_status_to_csr0 |                             1000 |                             1001
          parallelloadcs |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'sobelFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              272 Bit    Registers := 3     
	               32 Bit    Registers := 38    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   4 Input      9 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 95    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module singleShot 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CB32CLE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DSP_decodeCmdAndWDogCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DSP_selMemMaster 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module maxPixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   4 Input      9 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
Module threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module sobelFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
Module genSobel3x3Byte 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 3     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module sobel_kernel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module memory_selDSPOrHostCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory_decodeMemWrCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module memory_selDatToHost 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module CSR_4x32Reg_WithWDogCtrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module resultMem0_32x32Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    48|
|2     |LUT1     |    22|
|3     |LUT2     |   129|
|4     |LUT3     |    89|
|5     |LUT4     |  1010|
|6     |LUT5     |   156|
|7     |LUT6     |  1291|
|8     |MUXF7    |   187|
|9     |RAMB36E1 |     4|
|10    |FDCE     |  2190|
|11    |FDPE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+-----------------------------------------+------+
|      |Instance                                             |Module                                   |Cells |
+------+-----------------------------------------------------+-----------------------------------------+------+
|1     |top                                                  |                                         |  5127|
|2     |  U0                                                 |DSPProc                                  |  5127|
|3     |    DSP_top_i                                        |DSP_top                                  |  2642|
|4     |      DSP_decodeCmdAndWDogCtrl_i                     |DSP_decodeCmdAndWDogCtrl                 |    83|
|5     |        WDogTimer_i                                  |WDogTimer                                |    82|
|6     |          genDSPFunctStartPulse_i                    |singleShot                               |    39|
|7     |          timer_i                                    |CB32CLE                                  |    40|
|8     |      histogram_i                                    |histogram                                |   223|
|9     |      maxPixel_i                                     |maxPixel                                 |   124|
|10    |      sobel_i                                        |sobel                                    |  1967|
|11    |        gensobel3x3Byte_i                            |genSobel3x3Byte                          |   895|
|12    |        sobelFSM_i                                   |sobelFSM                                 |  1005|
|13    |        sobel_kernel_i                               |sobel_kernel                             |    67|
|14    |      threshold_i                                    |threshold                                |   245|
|15    |    memory_top_i                                     |memory_top                               |  2484|
|16    |      CSR_4x32Reg_i                                  |CSR_4x32Reg_WithWDogCtrl                 |   632|
|17    |      resultMem0_32x32Reg_i                          |resultMem0_32x32Reg                      |  1418|
|18    |      sourceMem_32x256BRAM_i                         |sourceMem_32x256BRAM                     |   434|
|19    |        u1                                           |blk_mem_gen_0_32x256                     |     4|
|20    |          U0                                         |blk_mem_gen_v8_4_3                       |     4|
|21    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                 |     4|
|22    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                          |     4|
|23    |                \valid.cstr                          |blk_mem_gen_generic_cstr                 |     4|
|24    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width                   |     1|
|25    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                 |     1|
|26    |                  \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0   |     1|
|27    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0 |     1|
|28    |                  \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1   |     1|
|29    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1 |     1|
|30    |                  \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2   |     1|
|31    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2 |     1|
+------+-----------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:34 . Memory (MB): peak = 1014.910 ; gain = 458.473
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.910 ; gain = 458.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 1014.910 ; gain = 730.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/DSPProc_design_DSPProc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/DSPProc_design_DSPProc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DSPProc_design_DSPProc_0_0_utilization_synth.rpt -pb DSPProc_design_DSPProc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 11:54:38 2021...
