

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_84_7'
================================================================
* Date:           Mon Mar 11 08:59:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  26.256 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1062|     1062|  27.884 us|  27.884 us|  1062|  1062|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_7  |     1060|     1060|        69|         32|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 32, D = 69, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 72 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 73 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %ii"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc89.31"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ii_1 = load i6 %ii" [gemm_no_taffoin2.c:92]   --->   Operation 77 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.86ns)   --->   "%icmp_ln84 = icmp_eq  i6 %ii_1, i6 32" [gemm_no_taffoin2.c:84]   --->   Operation 78 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%add_ln84 = add i6 %ii_1, i6 1" [gemm_no_taffoin2.c:84]   --->   Operation 80 'add' 'add_ln84' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc89.31.split, void %for.end124.exitStub" [gemm_no_taffoin2.c:84]   --->   Operation 81 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i6 %ii_1" [gemm_no_taffoin2.c:84]   --->   Operation 82 'zext' 'zext_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln92 = shl i6 %ii_1, i6 1" [gemm_no_taffoin2.c:92]   --->   Operation 83 'shl' 'shl_ln92' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %shl_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 84 'zext' 'zext_ln92' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 85 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.26ns)   --->   "%A_0_load = load i6 %A_0_addr" [gemm_no_taffoin2.c:92]   --->   Operation 86 'load' 'A_0_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 87 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (2.26ns)   --->   "%A_1_load = load i6 %A_1_addr" [gemm_no_taffoin2.c:92]   --->   Operation 88 'load' 'A_1_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 89 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.26ns)   --->   "%A_2_load = load i6 %A_2_addr" [gemm_no_taffoin2.c:92]   --->   Operation 90 'load' 'A_2_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 91 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.26ns)   --->   "%A_3_load = load i6 %A_3_addr" [gemm_no_taffoin2.c:92]   --->   Operation 92 'load' 'A_3_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 93 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (2.26ns)   --->   "%A_4_load = load i6 %A_4_addr" [gemm_no_taffoin2.c:92]   --->   Operation 94 'load' 'A_4_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 95 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (2.26ns)   --->   "%A_5_load = load i6 %A_5_addr" [gemm_no_taffoin2.c:92]   --->   Operation 96 'load' 'A_5_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 97 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (2.26ns)   --->   "%A_6_load = load i6 %A_6_addr" [gemm_no_taffoin2.c:92]   --->   Operation 98 'load' 'A_6_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 99 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (2.26ns)   --->   "%A_7_load = load i6 %A_7_addr" [gemm_no_taffoin2.c:92]   --->   Operation 100 'load' 'A_7_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 101 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (2.26ns)   --->   "%A_8_load = load i6 %A_8_addr" [gemm_no_taffoin2.c:92]   --->   Operation 102 'load' 'A_8_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 103 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.26ns)   --->   "%A_9_load = load i6 %A_9_addr" [gemm_no_taffoin2.c:92]   --->   Operation 104 'load' 'A_9_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 105 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (2.26ns)   --->   "%A_10_load = load i6 %A_10_addr" [gemm_no_taffoin2.c:92]   --->   Operation 106 'load' 'A_10_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 107 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (2.26ns)   --->   "%A_11_load = load i6 %A_11_addr" [gemm_no_taffoin2.c:92]   --->   Operation 108 'load' 'A_11_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 109 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (2.26ns)   --->   "%A_12_load = load i6 %A_12_addr" [gemm_no_taffoin2.c:92]   --->   Operation 110 'load' 'A_12_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 111 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (2.26ns)   --->   "%A_13_load = load i6 %A_13_addr" [gemm_no_taffoin2.c:92]   --->   Operation 112 'load' 'A_13_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 113 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (2.26ns)   --->   "%A_14_load = load i6 %A_14_addr" [gemm_no_taffoin2.c:92]   --->   Operation 114 'load' 'A_14_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 115 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (2.26ns)   --->   "%A_15_load = load i6 %A_15_addr" [gemm_no_taffoin2.c:92]   --->   Operation 116 'load' 'A_15_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 117 'getelementptr' 'D_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (2.26ns)   --->   "%D_load = load i5 %D_addr" [gemm_no_taffoin2.c:95]   --->   Operation 118 'load' 'D_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 119 'getelementptr' 'D_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (2.26ns)   --->   "%D_1_load = load i5 %D_1_addr" [gemm_no_taffoin2.c:95]   --->   Operation 120 'load' 'D_1_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 121 'getelementptr' 'D_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (2.26ns)   --->   "%D_2_load = load i5 %D_2_addr" [gemm_no_taffoin2.c:95]   --->   Operation 122 'load' 'D_2_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 123 'getelementptr' 'D_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (2.26ns)   --->   "%D_3_load = load i5 %D_3_addr" [gemm_no_taffoin2.c:95]   --->   Operation 124 'load' 'D_3_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 125 'getelementptr' 'D_4_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (2.26ns)   --->   "%D_4_load = load i5 %D_4_addr" [gemm_no_taffoin2.c:95]   --->   Operation 126 'load' 'D_4_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 127 'getelementptr' 'D_5_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (2.26ns)   --->   "%D_5_load = load i5 %D_5_addr" [gemm_no_taffoin2.c:95]   --->   Operation 128 'load' 'D_5_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 129 'getelementptr' 'D_6_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (2.26ns)   --->   "%D_6_load = load i5 %D_6_addr" [gemm_no_taffoin2.c:95]   --->   Operation 130 'load' 'D_6_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 131 'getelementptr' 'D_7_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (2.26ns)   --->   "%D_7_load = load i5 %D_7_addr" [gemm_no_taffoin2.c:95]   --->   Operation 132 'load' 'D_7_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 133 'getelementptr' 'D_8_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (2.26ns)   --->   "%D_8_load = load i5 %D_8_addr" [gemm_no_taffoin2.c:95]   --->   Operation 134 'load' 'D_8_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 135 'getelementptr' 'D_9_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (2.26ns)   --->   "%D_9_load = load i5 %D_9_addr" [gemm_no_taffoin2.c:95]   --->   Operation 136 'load' 'D_9_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 137 'getelementptr' 'D_10_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (2.26ns)   --->   "%D_10_load = load i5 %D_10_addr" [gemm_no_taffoin2.c:95]   --->   Operation 138 'load' 'D_10_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 139 'getelementptr' 'D_11_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (2.26ns)   --->   "%D_11_load = load i5 %D_11_addr" [gemm_no_taffoin2.c:95]   --->   Operation 140 'load' 'D_11_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 141 'getelementptr' 'D_12_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (2.26ns)   --->   "%D_12_load = load i5 %D_12_addr" [gemm_no_taffoin2.c:95]   --->   Operation 142 'load' 'D_12_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 143 'getelementptr' 'D_13_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (2.26ns)   --->   "%D_13_load = load i5 %D_13_addr" [gemm_no_taffoin2.c:95]   --->   Operation 144 'load' 'D_13_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 145 'getelementptr' 'D_14_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (2.26ns)   --->   "%D_14_load = load i5 %D_14_addr" [gemm_no_taffoin2.c:95]   --->   Operation 146 'load' 'D_14_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 147 'getelementptr' 'D_15_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (2.26ns)   --->   "%D_15_load = load i5 %D_15_addr" [gemm_no_taffoin2.c:95]   --->   Operation 148 'load' 'D_15_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%D_16_addr = getelementptr i32 %D_16, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 149 'getelementptr' 'D_16_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (2.26ns)   --->   "%D_16_load = load i5 %D_16_addr" [gemm_no_taffoin2.c:95]   --->   Operation 150 'load' 'D_16_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%D_17_addr = getelementptr i32 %D_17, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 151 'getelementptr' 'D_17_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (2.26ns)   --->   "%D_17_load = load i5 %D_17_addr" [gemm_no_taffoin2.c:95]   --->   Operation 152 'load' 'D_17_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%D_18_addr = getelementptr i32 %D_18, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 153 'getelementptr' 'D_18_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (2.26ns)   --->   "%D_18_load = load i5 %D_18_addr" [gemm_no_taffoin2.c:95]   --->   Operation 154 'load' 'D_18_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%D_19_addr = getelementptr i32 %D_19, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 155 'getelementptr' 'D_19_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (2.26ns)   --->   "%D_19_load = load i5 %D_19_addr" [gemm_no_taffoin2.c:95]   --->   Operation 156 'load' 'D_19_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%D_20_addr = getelementptr i32 %D_20, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 157 'getelementptr' 'D_20_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (2.26ns)   --->   "%D_20_load = load i5 %D_20_addr" [gemm_no_taffoin2.c:95]   --->   Operation 158 'load' 'D_20_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%D_21_addr = getelementptr i32 %D_21, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 159 'getelementptr' 'D_21_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (2.26ns)   --->   "%D_21_load = load i5 %D_21_addr" [gemm_no_taffoin2.c:95]   --->   Operation 160 'load' 'D_21_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%D_22_addr = getelementptr i32 %D_22, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 161 'getelementptr' 'D_22_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (2.26ns)   --->   "%D_22_load = load i5 %D_22_addr" [gemm_no_taffoin2.c:95]   --->   Operation 162 'load' 'D_22_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%D_23_addr = getelementptr i32 %D_23, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 163 'getelementptr' 'D_23_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (2.26ns)   --->   "%D_23_load = load i5 %D_23_addr" [gemm_no_taffoin2.c:95]   --->   Operation 164 'load' 'D_23_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%D_24_addr = getelementptr i32 %D_24, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 165 'getelementptr' 'D_24_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (2.26ns)   --->   "%D_24_load = load i5 %D_24_addr" [gemm_no_taffoin2.c:95]   --->   Operation 166 'load' 'D_24_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%D_25_addr = getelementptr i32 %D_25, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 167 'getelementptr' 'D_25_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (2.26ns)   --->   "%D_25_load = load i5 %D_25_addr" [gemm_no_taffoin2.c:95]   --->   Operation 168 'load' 'D_25_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%D_26_addr = getelementptr i32 %D_26, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 169 'getelementptr' 'D_26_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (2.26ns)   --->   "%D_26_load = load i5 %D_26_addr" [gemm_no_taffoin2.c:95]   --->   Operation 170 'load' 'D_26_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%D_27_addr = getelementptr i32 %D_27, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 171 'getelementptr' 'D_27_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (2.26ns)   --->   "%D_27_load = load i5 %D_27_addr" [gemm_no_taffoin2.c:95]   --->   Operation 172 'load' 'D_27_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%D_28_addr = getelementptr i32 %D_28, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 173 'getelementptr' 'D_28_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (2.26ns)   --->   "%D_28_load = load i5 %D_28_addr" [gemm_no_taffoin2.c:95]   --->   Operation 174 'load' 'D_28_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%D_29_addr = getelementptr i32 %D_29, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 175 'getelementptr' 'D_29_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (2.26ns)   --->   "%D_29_load = load i5 %D_29_addr" [gemm_no_taffoin2.c:95]   --->   Operation 176 'load' 'D_29_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%D_30_addr = getelementptr i32 %D_30, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 177 'getelementptr' 'D_30_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (2.26ns)   --->   "%D_30_load = load i5 %D_30_addr" [gemm_no_taffoin2.c:95]   --->   Operation 178 'load' 'D_30_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%D_31_addr = getelementptr i32 %D_31, i64 0, i64 %zext_ln84" [gemm_no_taffoin2.c:95]   --->   Operation 179 'getelementptr' 'D_31_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (2.26ns)   --->   "%D_31_load = load i5 %D_31_addr" [gemm_no_taffoin2.c:95]   --->   Operation 180 'load' 'D_31_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 181 [1/1] (0.84ns)   --->   "%store_ln84 = store i6 %add_ln84, i6 %ii" [gemm_no_taffoin2.c:84]   --->   Operation 181 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 182 [1/2] (2.26ns)   --->   "%A_0_load = load i6 %A_0_addr" [gemm_no_taffoin2.c:92]   --->   Operation 182 'load' 'A_0_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 183 [2/2] (8.46ns)   --->   "%mul1 = fmul i32 %A_0_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 183 'fmul' 'mul1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/2] (2.26ns)   --->   "%A_1_load = load i6 %A_1_addr" [gemm_no_taffoin2.c:92]   --->   Operation 184 'load' 'A_1_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 185 [2/2] (8.46ns)   --->   "%mul78_s = fmul i32 %A_1_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 185 'fmul' 'mul78_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/2] (2.26ns)   --->   "%A_2_load = load i6 %A_2_addr" [gemm_no_taffoin2.c:92]   --->   Operation 186 'load' 'A_2_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 187 [2/2] (8.46ns)   --->   "%mul78_1 = fmul i32 %A_2_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 187 'fmul' 'mul78_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/2] (2.26ns)   --->   "%A_3_load = load i6 %A_3_addr" [gemm_no_taffoin2.c:92]   --->   Operation 188 'load' 'A_3_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 189 [2/2] (8.46ns)   --->   "%mul78_2 = fmul i32 %A_3_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 189 'fmul' 'mul78_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/2] (2.26ns)   --->   "%A_4_load = load i6 %A_4_addr" [gemm_no_taffoin2.c:92]   --->   Operation 190 'load' 'A_4_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 191 [2/2] (8.46ns)   --->   "%mul78_3 = fmul i32 %A_4_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 191 'fmul' 'mul78_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/2] (2.26ns)   --->   "%A_5_load = load i6 %A_5_addr" [gemm_no_taffoin2.c:92]   --->   Operation 192 'load' 'A_5_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 193 [2/2] (8.46ns)   --->   "%mul78_4 = fmul i32 %A_5_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 193 'fmul' 'mul78_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/2] (2.26ns)   --->   "%A_6_load = load i6 %A_6_addr" [gemm_no_taffoin2.c:92]   --->   Operation 194 'load' 'A_6_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 195 [2/2] (8.46ns)   --->   "%mul78_5 = fmul i32 %A_6_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 195 'fmul' 'mul78_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/2] (2.26ns)   --->   "%A_7_load = load i6 %A_7_addr" [gemm_no_taffoin2.c:92]   --->   Operation 196 'load' 'A_7_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 197 [2/2] (8.46ns)   --->   "%mul78_6 = fmul i32 %A_7_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 197 'fmul' 'mul78_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/2] (2.26ns)   --->   "%A_8_load = load i6 %A_8_addr" [gemm_no_taffoin2.c:92]   --->   Operation 198 'load' 'A_8_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 199 [2/2] (8.46ns)   --->   "%mul78_7 = fmul i32 %A_8_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 199 'fmul' 'mul78_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/2] (2.26ns)   --->   "%A_9_load = load i6 %A_9_addr" [gemm_no_taffoin2.c:92]   --->   Operation 200 'load' 'A_9_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 201 [2/2] (8.46ns)   --->   "%mul78_8 = fmul i32 %A_9_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 201 'fmul' 'mul78_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/2] (2.26ns)   --->   "%A_10_load = load i6 %A_10_addr" [gemm_no_taffoin2.c:92]   --->   Operation 202 'load' 'A_10_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 203 [1/2] (2.26ns)   --->   "%A_11_load = load i6 %A_11_addr" [gemm_no_taffoin2.c:92]   --->   Operation 203 'load' 'A_11_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 204 [1/2] (2.26ns)   --->   "%A_12_load = load i6 %A_12_addr" [gemm_no_taffoin2.c:92]   --->   Operation 204 'load' 'A_12_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 205 [1/2] (2.26ns)   --->   "%A_13_load = load i6 %A_13_addr" [gemm_no_taffoin2.c:92]   --->   Operation 205 'load' 'A_13_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 206 [1/2] (2.26ns)   --->   "%A_14_load = load i6 %A_14_addr" [gemm_no_taffoin2.c:92]   --->   Operation 206 'load' 'A_14_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 207 [1/2] (2.26ns)   --->   "%A_15_load = load i6 %A_15_addr" [gemm_no_taffoin2.c:92]   --->   Operation 207 'load' 'A_15_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln92 = or i6 %shl_ln92, i6 1" [gemm_no_taffoin2.c:92]   --->   Operation 208 'or' 'or_ln92' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i6 %or_ln92" [gemm_no_taffoin2.c:92]   --->   Operation 209 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr i32 %A_0, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 210 'getelementptr' 'A_0_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (2.26ns)   --->   "%A_0_load_1 = load i6 %A_0_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 211 'load' 'A_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i32 %A_1, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 212 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (2.26ns)   --->   "%A_1_load_1 = load i6 %A_1_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 213 'load' 'A_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr i32 %A_2, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 214 'getelementptr' 'A_2_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (2.26ns)   --->   "%A_2_load_1 = load i6 %A_2_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 215 'load' 'A_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr i32 %A_3, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 216 'getelementptr' 'A_3_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (2.26ns)   --->   "%A_3_load_1 = load i6 %A_3_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 217 'load' 'A_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr i32 %A_4, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 218 'getelementptr' 'A_4_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.26ns)   --->   "%A_4_load_1 = load i6 %A_4_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 219 'load' 'A_4_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr i32 %A_5, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 220 'getelementptr' 'A_5_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 221 [2/2] (2.26ns)   --->   "%A_5_load_1 = load i6 %A_5_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 221 'load' 'A_5_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr i32 %A_6, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 222 'getelementptr' 'A_6_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (2.26ns)   --->   "%A_6_load_1 = load i6 %A_6_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 223 'load' 'A_6_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr i32 %A_7, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 224 'getelementptr' 'A_7_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (2.26ns)   --->   "%A_7_load_1 = load i6 %A_7_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 225 'load' 'A_7_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%A_8_addr_1 = getelementptr i32 %A_8, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 226 'getelementptr' 'A_8_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 227 [2/2] (2.26ns)   --->   "%A_8_load_1 = load i6 %A_8_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 227 'load' 'A_8_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%A_9_addr_1 = getelementptr i32 %A_9, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 228 'getelementptr' 'A_9_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (2.26ns)   --->   "%A_9_load_1 = load i6 %A_9_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 229 'load' 'A_9_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%A_10_addr_1 = getelementptr i32 %A_10, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 230 'getelementptr' 'A_10_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (2.26ns)   --->   "%A_10_load_1 = load i6 %A_10_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 231 'load' 'A_10_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%A_11_addr_1 = getelementptr i32 %A_11, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 232 'getelementptr' 'A_11_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 233 [2/2] (2.26ns)   --->   "%A_11_load_1 = load i6 %A_11_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 233 'load' 'A_11_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%A_12_addr_1 = getelementptr i32 %A_12, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 234 'getelementptr' 'A_12_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (2.26ns)   --->   "%A_12_load_1 = load i6 %A_12_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 235 'load' 'A_12_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%A_13_addr_1 = getelementptr i32 %A_13, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 236 'getelementptr' 'A_13_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (2.26ns)   --->   "%A_13_load_1 = load i6 %A_13_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 237 'load' 'A_13_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%A_14_addr_1 = getelementptr i32 %A_14, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 238 'getelementptr' 'A_14_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 239 [2/2] (2.26ns)   --->   "%A_14_load_1 = load i6 %A_14_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 239 'load' 'A_14_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%A_15_addr_1 = getelementptr i32 %A_15, i64 0, i64 %zext_ln92_1" [gemm_no_taffoin2.c:92]   --->   Operation 240 'getelementptr' 'A_15_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (2.26ns)   --->   "%A_15_load_1 = load i6 %A_15_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 241 'load' 'A_15_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 242 [1/2] (2.26ns)   --->   "%D_load = load i5 %D_addr" [gemm_no_taffoin2.c:95]   --->   Operation 242 'load' 'D_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 243 [2/2] (8.46ns)   --->   "%mul78_1_1 = fmul i32 %A_1_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 243 'fmul' 'mul78_1_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [2/2] (8.46ns)   --->   "%mul78_1_2 = fmul i32 %A_2_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 244 'fmul' 'mul78_1_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [2/2] (8.46ns)   --->   "%mul78_1_3 = fmul i32 %A_3_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 245 'fmul' 'mul78_1_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [2/2] (8.46ns)   --->   "%mul78_1_4 = fmul i32 %A_4_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 246 'fmul' 'mul78_1_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [2/2] (8.46ns)   --->   "%mul78_1_5 = fmul i32 %A_5_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 247 'fmul' 'mul78_1_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [2/2] (8.46ns)   --->   "%mul78_1_6 = fmul i32 %A_6_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 248 'fmul' 'mul78_1_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [2/2] (8.46ns)   --->   "%mul78_1_7 = fmul i32 %A_7_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 249 'fmul' 'mul78_1_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [2/2] (8.46ns)   --->   "%mul78_1_8 = fmul i32 %A_8_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 250 'fmul' 'mul78_1_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/2] (2.26ns)   --->   "%D_1_load = load i5 %D_1_addr" [gemm_no_taffoin2.c:95]   --->   Operation 251 'load' 'D_1_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 252 [2/2] (8.46ns)   --->   "%mul78_2_1 = fmul i32 %A_1_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 252 'fmul' 'mul78_2_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [2/2] (8.46ns)   --->   "%mul78_2_2 = fmul i32 %A_2_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 253 'fmul' 'mul78_2_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [2/2] (8.46ns)   --->   "%mul78_2_3 = fmul i32 %A_3_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 254 'fmul' 'mul78_2_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [2/2] (8.46ns)   --->   "%mul78_2_4 = fmul i32 %A_4_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 255 'fmul' 'mul78_2_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [2/2] (8.46ns)   --->   "%mul78_2_5 = fmul i32 %A_5_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 256 'fmul' 'mul78_2_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [2/2] (8.46ns)   --->   "%mul78_2_6 = fmul i32 %A_6_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 257 'fmul' 'mul78_2_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [2/2] (8.46ns)   --->   "%mul78_2_7 = fmul i32 %A_7_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 258 'fmul' 'mul78_2_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/2] (2.26ns)   --->   "%D_2_load = load i5 %D_2_addr" [gemm_no_taffoin2.c:95]   --->   Operation 259 'load' 'D_2_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 260 [2/2] (8.46ns)   --->   "%mul78_3_1 = fmul i32 %A_1_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 260 'fmul' 'mul78_3_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [2/2] (8.46ns)   --->   "%mul78_3_2 = fmul i32 %A_2_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 261 'fmul' 'mul78_3_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [2/2] (8.46ns)   --->   "%mul78_3_3 = fmul i32 %A_3_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 262 'fmul' 'mul78_3_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [2/2] (8.46ns)   --->   "%mul78_3_4 = fmul i32 %A_4_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 263 'fmul' 'mul78_3_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [2/2] (8.46ns)   --->   "%mul78_3_5 = fmul i32 %A_5_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 264 'fmul' 'mul78_3_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [2/2] (8.46ns)   --->   "%mul78_3_6 = fmul i32 %A_6_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 265 'fmul' 'mul78_3_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/2] (2.26ns)   --->   "%D_3_load = load i5 %D_3_addr" [gemm_no_taffoin2.c:95]   --->   Operation 266 'load' 'D_3_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 267 [2/2] (8.46ns)   --->   "%mul78_4_1 = fmul i32 %A_1_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 267 'fmul' 'mul78_4_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [2/2] (8.46ns)   --->   "%mul78_4_2 = fmul i32 %A_2_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 268 'fmul' 'mul78_4_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [2/2] (8.46ns)   --->   "%mul78_4_3 = fmul i32 %A_3_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 269 'fmul' 'mul78_4_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [2/2] (8.46ns)   --->   "%mul78_4_4 = fmul i32 %A_4_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 270 'fmul' 'mul78_4_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [2/2] (8.46ns)   --->   "%mul78_4_5 = fmul i32 %A_5_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 271 'fmul' 'mul78_4_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] (2.26ns)   --->   "%D_4_load = load i5 %D_4_addr" [gemm_no_taffoin2.c:95]   --->   Operation 272 'load' 'D_4_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 273 [2/2] (8.46ns)   --->   "%mul78_5_1 = fmul i32 %A_1_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 273 'fmul' 'mul78_5_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [2/2] (8.46ns)   --->   "%mul78_5_2 = fmul i32 %A_2_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 274 'fmul' 'mul78_5_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [2/2] (8.46ns)   --->   "%mul78_5_3 = fmul i32 %A_3_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 275 'fmul' 'mul78_5_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [2/2] (8.46ns)   --->   "%mul78_5_4 = fmul i32 %A_4_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 276 'fmul' 'mul78_5_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/2] (2.26ns)   --->   "%D_5_load = load i5 %D_5_addr" [gemm_no_taffoin2.c:95]   --->   Operation 277 'load' 'D_5_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 278 [2/2] (8.46ns)   --->   "%mul78_6_1 = fmul i32 %A_1_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 278 'fmul' 'mul78_6_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [2/2] (8.46ns)   --->   "%mul78_6_2 = fmul i32 %A_2_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 279 'fmul' 'mul78_6_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [2/2] (8.46ns)   --->   "%mul78_6_3 = fmul i32 %A_3_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 280 'fmul' 'mul78_6_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/2] (2.26ns)   --->   "%D_6_load = load i5 %D_6_addr" [gemm_no_taffoin2.c:95]   --->   Operation 281 'load' 'D_6_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 282 [2/2] (8.46ns)   --->   "%mul78_7_1 = fmul i32 %A_1_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 282 'fmul' 'mul78_7_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [2/2] (8.46ns)   --->   "%mul78_7_2 = fmul i32 %A_2_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 283 'fmul' 'mul78_7_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/2] (2.26ns)   --->   "%D_7_load = load i5 %D_7_addr" [gemm_no_taffoin2.c:95]   --->   Operation 284 'load' 'D_7_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 285 [1/2] (2.26ns)   --->   "%D_8_load = load i5 %D_8_addr" [gemm_no_taffoin2.c:95]   --->   Operation 285 'load' 'D_8_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 286 [1/2] (2.26ns)   --->   "%D_9_load = load i5 %D_9_addr" [gemm_no_taffoin2.c:95]   --->   Operation 286 'load' 'D_9_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 287 [1/2] (2.26ns)   --->   "%D_10_load = load i5 %D_10_addr" [gemm_no_taffoin2.c:95]   --->   Operation 287 'load' 'D_10_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 288 [1/2] (2.26ns)   --->   "%D_11_load = load i5 %D_11_addr" [gemm_no_taffoin2.c:95]   --->   Operation 288 'load' 'D_11_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 289 [1/2] (2.26ns)   --->   "%D_12_load = load i5 %D_12_addr" [gemm_no_taffoin2.c:95]   --->   Operation 289 'load' 'D_12_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 290 [1/2] (2.26ns)   --->   "%D_13_load = load i5 %D_13_addr" [gemm_no_taffoin2.c:95]   --->   Operation 290 'load' 'D_13_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 291 [1/2] (2.26ns)   --->   "%D_14_load = load i5 %D_14_addr" [gemm_no_taffoin2.c:95]   --->   Operation 291 'load' 'D_14_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 292 [1/2] (2.26ns)   --->   "%D_15_load = load i5 %D_15_addr" [gemm_no_taffoin2.c:95]   --->   Operation 292 'load' 'D_15_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 293 [1/2] (2.26ns)   --->   "%D_16_load = load i5 %D_16_addr" [gemm_no_taffoin2.c:95]   --->   Operation 293 'load' 'D_16_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 294 [1/2] (2.26ns)   --->   "%D_17_load = load i5 %D_17_addr" [gemm_no_taffoin2.c:95]   --->   Operation 294 'load' 'D_17_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 295 [1/2] (2.26ns)   --->   "%D_18_load = load i5 %D_18_addr" [gemm_no_taffoin2.c:95]   --->   Operation 295 'load' 'D_18_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 296 [1/2] (2.26ns)   --->   "%D_19_load = load i5 %D_19_addr" [gemm_no_taffoin2.c:95]   --->   Operation 296 'load' 'D_19_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 297 [1/2] (2.26ns)   --->   "%D_20_load = load i5 %D_20_addr" [gemm_no_taffoin2.c:95]   --->   Operation 297 'load' 'D_20_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 298 [1/2] (2.26ns)   --->   "%D_21_load = load i5 %D_21_addr" [gemm_no_taffoin2.c:95]   --->   Operation 298 'load' 'D_21_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 299 [1/2] (2.26ns)   --->   "%D_22_load = load i5 %D_22_addr" [gemm_no_taffoin2.c:95]   --->   Operation 299 'load' 'D_22_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 300 [1/2] (2.26ns)   --->   "%D_23_load = load i5 %D_23_addr" [gemm_no_taffoin2.c:95]   --->   Operation 300 'load' 'D_23_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 301 [1/2] (2.26ns)   --->   "%D_24_load = load i5 %D_24_addr" [gemm_no_taffoin2.c:95]   --->   Operation 301 'load' 'D_24_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 302 [1/2] (2.26ns)   --->   "%D_25_load = load i5 %D_25_addr" [gemm_no_taffoin2.c:95]   --->   Operation 302 'load' 'D_25_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 303 [1/2] (2.26ns)   --->   "%D_26_load = load i5 %D_26_addr" [gemm_no_taffoin2.c:95]   --->   Operation 303 'load' 'D_26_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 304 [1/2] (2.26ns)   --->   "%D_27_load = load i5 %D_27_addr" [gemm_no_taffoin2.c:95]   --->   Operation 304 'load' 'D_27_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 305 [1/2] (2.26ns)   --->   "%D_28_load = load i5 %D_28_addr" [gemm_no_taffoin2.c:95]   --->   Operation 305 'load' 'D_28_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 306 [1/2] (2.26ns)   --->   "%D_29_load = load i5 %D_29_addr" [gemm_no_taffoin2.c:95]   --->   Operation 306 'load' 'D_29_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 307 [1/2] (2.26ns)   --->   "%D_30_load = load i5 %D_30_addr" [gemm_no_taffoin2.c:95]   --->   Operation 307 'load' 'D_30_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 308 [1/2] (2.26ns)   --->   "%D_31_load = load i5 %D_31_addr" [gemm_no_taffoin2.c:95]   --->   Operation 308 'load' 'D_31_load' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 16.9>
ST_3 : Operation 309 [1/2] (8.46ns)   --->   "%mul1 = fmul i32 %A_0_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 309 'fmul' 'mul1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [2/2] (8.46ns)   --->   "%z = fmul i32 %mul1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 310 'fmul' 'z' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/2] (8.46ns)   --->   "%mul78_s = fmul i32 %A_1_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 311 'fmul' 'mul78_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [2/2] (8.46ns)   --->   "%z_1 = fmul i32 %mul78_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 312 'fmul' 'z_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/2] (8.46ns)   --->   "%mul78_1 = fmul i32 %A_2_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 313 'fmul' 'mul78_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [2/2] (8.46ns)   --->   "%z_2 = fmul i32 %mul78_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 314 'fmul' 'z_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/2] (8.46ns)   --->   "%mul78_2 = fmul i32 %A_3_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 315 'fmul' 'mul78_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [2/2] (8.46ns)   --->   "%z_3 = fmul i32 %mul78_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 316 'fmul' 'z_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/2] (8.46ns)   --->   "%mul78_3 = fmul i32 %A_4_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 317 'fmul' 'mul78_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [2/2] (8.46ns)   --->   "%z_4 = fmul i32 %mul78_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 318 'fmul' 'z_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/2] (8.46ns)   --->   "%mul78_4 = fmul i32 %A_5_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 319 'fmul' 'mul78_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [2/2] (8.46ns)   --->   "%z_5 = fmul i32 %mul78_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 320 'fmul' 'z_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/2] (8.46ns)   --->   "%mul78_5 = fmul i32 %A_6_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 321 'fmul' 'mul78_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [2/2] (8.46ns)   --->   "%z_6 = fmul i32 %mul78_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 322 'fmul' 'z_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/2] (8.46ns)   --->   "%mul78_6 = fmul i32 %A_7_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 323 'fmul' 'mul78_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [2/2] (8.46ns)   --->   "%z_7 = fmul i32 %mul78_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 324 'fmul' 'z_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/2] (8.46ns)   --->   "%mul78_7 = fmul i32 %A_8_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 325 'fmul' 'mul78_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [2/2] (8.46ns)   --->   "%z_8 = fmul i32 %mul78_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 326 'fmul' 'z_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/2] (8.46ns)   --->   "%mul78_8 = fmul i32 %A_9_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 327 'fmul' 'mul78_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [2/2] (8.46ns)   --->   "%mul78_9 = fmul i32 %A_10_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 328 'fmul' 'mul78_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/2] (2.26ns)   --->   "%A_0_load_1 = load i6 %A_0_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 329 'load' 'A_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 330 [1/2] (2.26ns)   --->   "%A_1_load_1 = load i6 %A_1_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 330 'load' 'A_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 331 [1/2] (2.26ns)   --->   "%A_2_load_1 = load i6 %A_2_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 331 'load' 'A_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 332 [1/2] (2.26ns)   --->   "%A_3_load_1 = load i6 %A_3_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 332 'load' 'A_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 333 [1/2] (2.26ns)   --->   "%A_4_load_1 = load i6 %A_4_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 333 'load' 'A_4_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 334 [1/2] (2.26ns)   --->   "%A_5_load_1 = load i6 %A_5_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 334 'load' 'A_5_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 335 [1/2] (2.26ns)   --->   "%A_6_load_1 = load i6 %A_6_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 335 'load' 'A_6_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 336 [1/2] (2.26ns)   --->   "%A_7_load_1 = load i6 %A_7_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 336 'load' 'A_7_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 337 [1/2] (2.26ns)   --->   "%A_8_load_1 = load i6 %A_8_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 337 'load' 'A_8_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 338 [1/2] (2.26ns)   --->   "%A_9_load_1 = load i6 %A_9_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 338 'load' 'A_9_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 339 [1/2] (2.26ns)   --->   "%A_10_load_1 = load i6 %A_10_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 339 'load' 'A_10_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 340 [1/2] (2.26ns)   --->   "%A_11_load_1 = load i6 %A_11_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 340 'load' 'A_11_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 341 [1/2] (2.26ns)   --->   "%A_12_load_1 = load i6 %A_12_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 341 'load' 'A_12_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 342 [1/2] (2.26ns)   --->   "%A_13_load_1 = load i6 %A_13_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 342 'load' 'A_13_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 343 [1/2] (2.26ns)   --->   "%A_14_load_1 = load i6 %A_14_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 343 'load' 'A_14_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 344 [1/2] (2.26ns)   --->   "%A_15_load_1 = load i6 %A_15_addr_1" [gemm_no_taffoin2.c:92]   --->   Operation 344 'load' 'A_15_load_1' <Predicate = (!icmp_ln84)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 345 [1/2] (8.46ns)   --->   "%mul78_1_1 = fmul i32 %A_1_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 345 'fmul' 'mul78_1_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [2/2] (8.46ns)   --->   "%z_32 = fmul i32 %mul78_1_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 346 'fmul' 'z_32' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/2] (8.46ns)   --->   "%mul78_1_2 = fmul i32 %A_2_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 347 'fmul' 'mul78_1_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [2/2] (8.46ns)   --->   "%z_33 = fmul i32 %mul78_1_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 348 'fmul' 'z_33' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/2] (8.46ns)   --->   "%mul78_1_3 = fmul i32 %A_3_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 349 'fmul' 'mul78_1_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [2/2] (8.46ns)   --->   "%z_34 = fmul i32 %mul78_1_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 350 'fmul' 'z_34' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/2] (8.46ns)   --->   "%mul78_1_4 = fmul i32 %A_4_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 351 'fmul' 'mul78_1_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [2/2] (8.46ns)   --->   "%z_35 = fmul i32 %mul78_1_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 352 'fmul' 'z_35' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/2] (8.46ns)   --->   "%mul78_1_5 = fmul i32 %A_5_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 353 'fmul' 'mul78_1_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [2/2] (8.46ns)   --->   "%z_36 = fmul i32 %mul78_1_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 354 'fmul' 'z_36' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/2] (8.46ns)   --->   "%mul78_1_6 = fmul i32 %A_6_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 355 'fmul' 'mul78_1_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [2/2] (8.46ns)   --->   "%z_37 = fmul i32 %mul78_1_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 356 'fmul' 'z_37' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/2] (8.46ns)   --->   "%mul78_1_7 = fmul i32 %A_7_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 357 'fmul' 'mul78_1_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [2/2] (8.46ns)   --->   "%z_38 = fmul i32 %mul78_1_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 358 'fmul' 'z_38' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/2] (8.46ns)   --->   "%mul78_1_8 = fmul i32 %A_8_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 359 'fmul' 'mul78_1_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [2/2] (8.46ns)   --->   "%mul78_1_9 = fmul i32 %A_9_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 360 'fmul' 'mul78_1_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/2] (8.46ns)   --->   "%mul78_2_1 = fmul i32 %A_1_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 361 'fmul' 'mul78_2_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [2/2] (8.46ns)   --->   "%z_63 = fmul i32 %mul78_2_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 362 'fmul' 'z_63' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/2] (8.46ns)   --->   "%mul78_2_2 = fmul i32 %A_2_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 363 'fmul' 'mul78_2_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [2/2] (8.46ns)   --->   "%z_64 = fmul i32 %mul78_2_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 364 'fmul' 'z_64' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/2] (8.46ns)   --->   "%mul78_2_3 = fmul i32 %A_3_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 365 'fmul' 'mul78_2_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [2/2] (8.46ns)   --->   "%z_65 = fmul i32 %mul78_2_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 366 'fmul' 'z_65' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/2] (8.46ns)   --->   "%mul78_2_4 = fmul i32 %A_4_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 367 'fmul' 'mul78_2_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [2/2] (8.46ns)   --->   "%z_66 = fmul i32 %mul78_2_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 368 'fmul' 'z_66' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/2] (8.46ns)   --->   "%mul78_2_5 = fmul i32 %A_5_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 369 'fmul' 'mul78_2_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [2/2] (8.46ns)   --->   "%z_67 = fmul i32 %mul78_2_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 370 'fmul' 'z_67' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/2] (8.46ns)   --->   "%mul78_2_6 = fmul i32 %A_6_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 371 'fmul' 'mul78_2_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [2/2] (8.46ns)   --->   "%z_68 = fmul i32 %mul78_2_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 372 'fmul' 'z_68' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/2] (8.46ns)   --->   "%mul78_2_7 = fmul i32 %A_7_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 373 'fmul' 'mul78_2_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [2/2] (8.46ns)   --->   "%mul78_2_8 = fmul i32 %A_8_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 374 'fmul' 'mul78_2_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/2] (8.46ns)   --->   "%mul78_3_1 = fmul i32 %A_1_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 375 'fmul' 'mul78_3_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [2/2] (8.46ns)   --->   "%z_93 = fmul i32 %mul78_3_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 376 'fmul' 'z_93' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/2] (8.46ns)   --->   "%mul78_3_2 = fmul i32 %A_2_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 377 'fmul' 'mul78_3_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [2/2] (8.46ns)   --->   "%z_94 = fmul i32 %mul78_3_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 378 'fmul' 'z_94' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/2] (8.46ns)   --->   "%mul78_3_3 = fmul i32 %A_3_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 379 'fmul' 'mul78_3_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [2/2] (8.46ns)   --->   "%z_95 = fmul i32 %mul78_3_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 380 'fmul' 'z_95' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/2] (8.46ns)   --->   "%mul78_3_4 = fmul i32 %A_4_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 381 'fmul' 'mul78_3_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [2/2] (8.46ns)   --->   "%z_96 = fmul i32 %mul78_3_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 382 'fmul' 'z_96' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/2] (8.46ns)   --->   "%mul78_3_5 = fmul i32 %A_5_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 383 'fmul' 'mul78_3_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [2/2] (8.46ns)   --->   "%z_97 = fmul i32 %mul78_3_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 384 'fmul' 'z_97' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/2] (8.46ns)   --->   "%mul78_3_6 = fmul i32 %A_6_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 385 'fmul' 'mul78_3_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [2/2] (8.46ns)   --->   "%mul78_3_7 = fmul i32 %A_7_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 386 'fmul' 'mul78_3_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/2] (8.46ns)   --->   "%mul78_4_1 = fmul i32 %A_1_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 387 'fmul' 'mul78_4_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [2/2] (8.46ns)   --->   "%z_123 = fmul i32 %mul78_4_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 388 'fmul' 'z_123' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/2] (8.46ns)   --->   "%mul78_4_2 = fmul i32 %A_2_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 389 'fmul' 'mul78_4_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [2/2] (8.46ns)   --->   "%z_124 = fmul i32 %mul78_4_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 390 'fmul' 'z_124' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/2] (8.46ns)   --->   "%mul78_4_3 = fmul i32 %A_3_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 391 'fmul' 'mul78_4_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [2/2] (8.46ns)   --->   "%z_125 = fmul i32 %mul78_4_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 392 'fmul' 'z_125' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/2] (8.46ns)   --->   "%mul78_4_4 = fmul i32 %A_4_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 393 'fmul' 'mul78_4_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [2/2] (8.46ns)   --->   "%z_126 = fmul i32 %mul78_4_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 394 'fmul' 'z_126' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/2] (8.46ns)   --->   "%mul78_4_5 = fmul i32 %A_5_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 395 'fmul' 'mul78_4_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [2/2] (8.46ns)   --->   "%mul78_4_6 = fmul i32 %A_6_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 396 'fmul' 'mul78_4_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/2] (8.46ns)   --->   "%mul78_5_1 = fmul i32 %A_1_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 397 'fmul' 'mul78_5_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [2/2] (8.46ns)   --->   "%z_151 = fmul i32 %mul78_5_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 398 'fmul' 'z_151' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/2] (8.46ns)   --->   "%mul78_5_2 = fmul i32 %A_2_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 399 'fmul' 'mul78_5_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [2/2] (8.46ns)   --->   "%z_152 = fmul i32 %mul78_5_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 400 'fmul' 'z_152' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/2] (8.46ns)   --->   "%mul78_5_3 = fmul i32 %A_3_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 401 'fmul' 'mul78_5_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [2/2] (8.46ns)   --->   "%z_153 = fmul i32 %mul78_5_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 402 'fmul' 'z_153' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/2] (8.46ns)   --->   "%mul78_5_4 = fmul i32 %A_4_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 403 'fmul' 'mul78_5_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [2/2] (8.46ns)   --->   "%mul78_5_5 = fmul i32 %A_5_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 404 'fmul' 'mul78_5_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/2] (8.46ns)   --->   "%mul78_6_1 = fmul i32 %A_1_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 405 'fmul' 'mul78_6_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [2/2] (8.46ns)   --->   "%z_179 = fmul i32 %mul78_6_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 406 'fmul' 'z_179' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/2] (8.46ns)   --->   "%mul78_6_2 = fmul i32 %A_2_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 407 'fmul' 'mul78_6_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [2/2] (8.46ns)   --->   "%z_180 = fmul i32 %mul78_6_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 408 'fmul' 'z_180' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/2] (8.46ns)   --->   "%mul78_6_3 = fmul i32 %A_3_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 409 'fmul' 'mul78_6_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [2/2] (8.46ns)   --->   "%mul78_6_4 = fmul i32 %A_4_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 410 'fmul' 'mul78_6_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/2] (8.46ns)   --->   "%mul78_7_1 = fmul i32 %A_1_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 411 'fmul' 'mul78_7_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [2/2] (8.46ns)   --->   "%z_207 = fmul i32 %mul78_7_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 412 'fmul' 'z_207' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/2] (8.46ns)   --->   "%mul78_7_2 = fmul i32 %A_2_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 413 'fmul' 'mul78_7_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [2/2] (8.46ns)   --->   "%mul78_8_1 = fmul i32 %A_1_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 414 'fmul' 'mul78_8_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 21.5>
ST_4 : Operation 415 [1/2] (8.46ns)   --->   "%z = fmul i32 %mul1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 415 'fmul' 'z' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [2/2] (13.1ns)   --->   "%add = fadd i32 %z, i32 0" [gemm_no_taffoin2.c:93]   --->   Operation 416 'fadd' 'add' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/2] (8.46ns)   --->   "%z_1 = fmul i32 %mul78_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 417 'fmul' 'z_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/2] (8.46ns)   --->   "%z_2 = fmul i32 %mul78_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 418 'fmul' 'z_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/2] (8.46ns)   --->   "%z_3 = fmul i32 %mul78_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 419 'fmul' 'z_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/2] (8.46ns)   --->   "%z_4 = fmul i32 %mul78_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 420 'fmul' 'z_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/2] (8.46ns)   --->   "%z_5 = fmul i32 %mul78_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 421 'fmul' 'z_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/2] (8.46ns)   --->   "%z_6 = fmul i32 %mul78_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 422 'fmul' 'z_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/2] (8.46ns)   --->   "%z_7 = fmul i32 %mul78_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 423 'fmul' 'z_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/2] (8.46ns)   --->   "%z_8 = fmul i32 %mul78_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 424 'fmul' 'z_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [2/2] (8.46ns)   --->   "%z_9 = fmul i32 %mul78_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 425 'fmul' 'z_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/2] (8.46ns)   --->   "%mul78_9 = fmul i32 %A_10_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 426 'fmul' 'mul78_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [2/2] (8.46ns)   --->   "%z_10 = fmul i32 %mul78_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 427 'fmul' 'z_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [2/2] (8.46ns)   --->   "%mul78_10 = fmul i32 %A_11_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 428 'fmul' 'mul78_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [2/2] (8.46ns)   --->   "%mul78_11 = fmul i32 %A_12_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 429 'fmul' 'mul78_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [2/2] (8.46ns)   --->   "%mul78_12 = fmul i32 %A_13_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 430 'fmul' 'mul78_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/2] (8.46ns)   --->   "%z_32 = fmul i32 %mul78_1_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 431 'fmul' 'z_32' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/2] (8.46ns)   --->   "%z_33 = fmul i32 %mul78_1_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 432 'fmul' 'z_33' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/2] (8.46ns)   --->   "%z_34 = fmul i32 %mul78_1_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 433 'fmul' 'z_34' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/2] (8.46ns)   --->   "%z_35 = fmul i32 %mul78_1_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 434 'fmul' 'z_35' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/2] (8.46ns)   --->   "%z_36 = fmul i32 %mul78_1_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 435 'fmul' 'z_36' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/2] (8.46ns)   --->   "%z_37 = fmul i32 %mul78_1_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 436 'fmul' 'z_37' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/2] (8.46ns)   --->   "%z_38 = fmul i32 %mul78_1_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 437 'fmul' 'z_38' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [2/2] (8.46ns)   --->   "%z_39 = fmul i32 %mul78_1_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 438 'fmul' 'z_39' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/2] (8.46ns)   --->   "%mul78_1_9 = fmul i32 %A_9_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 439 'fmul' 'mul78_1_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [2/2] (8.46ns)   --->   "%z_40 = fmul i32 %mul78_1_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 440 'fmul' 'z_40' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [2/2] (8.46ns)   --->   "%mul78_1_s = fmul i32 %A_10_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 441 'fmul' 'mul78_1_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [2/2] (8.46ns)   --->   "%mul78_1_10 = fmul i32 %A_11_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 442 'fmul' 'mul78_1_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [2/2] (8.46ns)   --->   "%mul78_1_11 = fmul i32 %A_12_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 443 'fmul' 'mul78_1_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/2] (8.46ns)   --->   "%z_63 = fmul i32 %mul78_2_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 444 'fmul' 'z_63' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/2] (8.46ns)   --->   "%z_64 = fmul i32 %mul78_2_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 445 'fmul' 'z_64' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/2] (8.46ns)   --->   "%z_65 = fmul i32 %mul78_2_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 446 'fmul' 'z_65' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/2] (8.46ns)   --->   "%z_66 = fmul i32 %mul78_2_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 447 'fmul' 'z_66' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/2] (8.46ns)   --->   "%z_67 = fmul i32 %mul78_2_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 448 'fmul' 'z_67' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/2] (8.46ns)   --->   "%z_68 = fmul i32 %mul78_2_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 449 'fmul' 'z_68' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [2/2] (8.46ns)   --->   "%z_69 = fmul i32 %mul78_2_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 450 'fmul' 'z_69' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/2] (8.46ns)   --->   "%mul78_2_8 = fmul i32 %A_8_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 451 'fmul' 'mul78_2_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [2/2] (8.46ns)   --->   "%z_70 = fmul i32 %mul78_2_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 452 'fmul' 'z_70' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [2/2] (8.46ns)   --->   "%mul78_2_9 = fmul i32 %A_9_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 453 'fmul' 'mul78_2_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [2/2] (8.46ns)   --->   "%mul78_2_s = fmul i32 %A_10_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 454 'fmul' 'mul78_2_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [2/2] (8.46ns)   --->   "%mul78_2_10 = fmul i32 %A_11_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 455 'fmul' 'mul78_2_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/2] (8.46ns)   --->   "%z_93 = fmul i32 %mul78_3_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 456 'fmul' 'z_93' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/2] (8.46ns)   --->   "%z_94 = fmul i32 %mul78_3_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 457 'fmul' 'z_94' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/2] (8.46ns)   --->   "%z_95 = fmul i32 %mul78_3_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 458 'fmul' 'z_95' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/2] (8.46ns)   --->   "%z_96 = fmul i32 %mul78_3_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 459 'fmul' 'z_96' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/2] (8.46ns)   --->   "%z_97 = fmul i32 %mul78_3_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 460 'fmul' 'z_97' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [2/2] (8.46ns)   --->   "%z_98 = fmul i32 %mul78_3_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 461 'fmul' 'z_98' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/2] (8.46ns)   --->   "%mul78_3_7 = fmul i32 %A_7_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 462 'fmul' 'mul78_3_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [2/2] (8.46ns)   --->   "%z_99 = fmul i32 %mul78_3_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 463 'fmul' 'z_99' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [2/2] (8.46ns)   --->   "%mul78_3_8 = fmul i32 %A_8_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 464 'fmul' 'mul78_3_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [2/2] (8.46ns)   --->   "%mul78_3_9 = fmul i32 %A_9_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 465 'fmul' 'mul78_3_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [2/2] (8.46ns)   --->   "%mul78_3_s = fmul i32 %A_10_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 466 'fmul' 'mul78_3_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/2] (8.46ns)   --->   "%z_123 = fmul i32 %mul78_4_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 467 'fmul' 'z_123' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/2] (8.46ns)   --->   "%z_124 = fmul i32 %mul78_4_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 468 'fmul' 'z_124' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/2] (8.46ns)   --->   "%z_125 = fmul i32 %mul78_4_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 469 'fmul' 'z_125' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/2] (8.46ns)   --->   "%z_126 = fmul i32 %mul78_4_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 470 'fmul' 'z_126' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [2/2] (8.46ns)   --->   "%z_127 = fmul i32 %mul78_4_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 471 'fmul' 'z_127' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/2] (8.46ns)   --->   "%mul78_4_6 = fmul i32 %A_6_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 472 'fmul' 'mul78_4_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [2/2] (8.46ns)   --->   "%z_128 = fmul i32 %mul78_4_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 473 'fmul' 'z_128' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [2/2] (8.46ns)   --->   "%mul78_4_7 = fmul i32 %A_7_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 474 'fmul' 'mul78_4_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [2/2] (8.46ns)   --->   "%mul78_4_9 = fmul i32 %A_9_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 475 'fmul' 'mul78_4_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/2] (8.46ns)   --->   "%z_151 = fmul i32 %mul78_5_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 476 'fmul' 'z_151' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/2] (8.46ns)   --->   "%z_152 = fmul i32 %mul78_5_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 477 'fmul' 'z_152' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/2] (8.46ns)   --->   "%z_153 = fmul i32 %mul78_5_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 478 'fmul' 'z_153' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [2/2] (8.46ns)   --->   "%z_154 = fmul i32 %mul78_5_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 479 'fmul' 'z_154' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/2] (8.46ns)   --->   "%mul78_5_5 = fmul i32 %A_5_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 480 'fmul' 'mul78_5_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [2/2] (8.46ns)   --->   "%z_155 = fmul i32 %mul78_5_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 481 'fmul' 'z_155' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [2/2] (8.46ns)   --->   "%mul78_5_6 = fmul i32 %A_6_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 482 'fmul' 'mul78_5_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [2/2] (8.46ns)   --->   "%mul78_5_7 = fmul i32 %A_7_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 483 'fmul' 'mul78_5_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/2] (8.46ns)   --->   "%z_179 = fmul i32 %mul78_6_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 484 'fmul' 'z_179' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/2] (8.46ns)   --->   "%z_180 = fmul i32 %mul78_6_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 485 'fmul' 'z_180' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [2/2] (8.46ns)   --->   "%z_181 = fmul i32 %mul78_6_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 486 'fmul' 'z_181' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/2] (8.46ns)   --->   "%mul78_6_4 = fmul i32 %A_4_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 487 'fmul' 'mul78_6_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [2/2] (8.46ns)   --->   "%z_182 = fmul i32 %mul78_6_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 488 'fmul' 'z_182' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [2/2] (8.46ns)   --->   "%mul78_6_5 = fmul i32 %A_5_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 489 'fmul' 'mul78_6_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [2/2] (8.46ns)   --->   "%mul78_6_6 = fmul i32 %A_6_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 490 'fmul' 'mul78_6_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/2] (8.46ns)   --->   "%z_207 = fmul i32 %mul78_7_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 491 'fmul' 'z_207' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [2/2] (8.46ns)   --->   "%z_208 = fmul i32 %mul78_7_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 492 'fmul' 'z_208' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [2/2] (8.46ns)   --->   "%mul78_7_3 = fmul i32 %A_3_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 493 'fmul' 'mul78_7_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [2/2] (8.46ns)   --->   "%mul78_7_4 = fmul i32 %A_4_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 494 'fmul' 'mul78_7_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [2/2] (8.46ns)   --->   "%mul78_7_5 = fmul i32 %A_5_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 495 'fmul' 'mul78_7_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/2] (8.46ns)   --->   "%mul78_8_1 = fmul i32 %A_1_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 496 'fmul' 'mul78_8_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [2/2] (8.46ns)   --->   "%z_235 = fmul i32 %mul78_8_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 497 'fmul' 'z_235' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [2/2] (8.46ns)   --->   "%mul78_8_2 = fmul i32 %A_2_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 498 'fmul' 'mul78_8_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [2/2] (8.46ns)   --->   "%mul78_8_3 = fmul i32 %A_3_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 499 'fmul' 'mul78_8_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [2/2] (8.46ns)   --->   "%mul78_9_1 = fmul i32 %A_1_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 500 'fmul' 'mul78_9_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [2/2] (8.46ns)   --->   "%mul78_9_2 = fmul i32 %A_2_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 501 'fmul' 'mul78_9_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [2/2] (8.46ns)   --->   "%mul78_9_3 = fmul i32 %A_3_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 502 'fmul' 'mul78_9_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [2/2] (8.46ns)   --->   "%mul78_10_1 = fmul i32 %A_1_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 503 'fmul' 'mul78_10_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [2/2] (8.46ns)   --->   "%mul78_10_2 = fmul i32 %A_2_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 504 'fmul' 'mul78_10_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [2/2] (8.46ns)   --->   "%mul78_11_1 = fmul i32 %A_1_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 505 'fmul' 'mul78_11_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.2>
ST_5 : Operation 506 [1/2] (13.1ns)   --->   "%add = fadd i32 %z, i32 0" [gemm_no_taffoin2.c:93]   --->   Operation 506 'fadd' 'add' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [2/2] (13.1ns)   --->   "%add84_s = fadd i32 %add, i32 %z_1" [gemm_no_taffoin2.c:93]   --->   Operation 507 'fadd' 'add84_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/2] (8.46ns)   --->   "%z_9 = fmul i32 %mul78_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 508 'fmul' 'z_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/2] (8.46ns)   --->   "%z_10 = fmul i32 %mul78_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 509 'fmul' 'z_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/2] (8.46ns)   --->   "%mul78_10 = fmul i32 %A_11_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 510 'fmul' 'mul78_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [2/2] (8.46ns)   --->   "%z_11 = fmul i32 %mul78_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 511 'fmul' 'z_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/2] (8.46ns)   --->   "%mul78_11 = fmul i32 %A_12_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 512 'fmul' 'mul78_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [2/2] (8.46ns)   --->   "%z_12 = fmul i32 %mul78_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 513 'fmul' 'z_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/2] (8.46ns)   --->   "%mul78_12 = fmul i32 %A_13_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 514 'fmul' 'mul78_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [2/2] (8.46ns)   --->   "%z_13 = fmul i32 %mul78_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 515 'fmul' 'z_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [2/2] (8.46ns)   --->   "%mul78_13 = fmul i32 %A_14_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 516 'fmul' 'mul78_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [2/2] (13.1ns)   --->   "%add84_1_1 = fadd i32 %add, i32 %z_32" [gemm_no_taffoin2.c:93]   --->   Operation 517 'fadd' 'add84_1_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/2] (8.46ns)   --->   "%z_39 = fmul i32 %mul78_1_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 518 'fmul' 'z_39' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [1/2] (8.46ns)   --->   "%z_40 = fmul i32 %mul78_1_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 519 'fmul' 'z_40' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/2] (8.46ns)   --->   "%mul78_1_s = fmul i32 %A_10_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 520 'fmul' 'mul78_1_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [2/2] (8.46ns)   --->   "%z_41 = fmul i32 %mul78_1_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 521 'fmul' 'z_41' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/2] (8.46ns)   --->   "%mul78_1_10 = fmul i32 %A_11_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 522 'fmul' 'mul78_1_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [2/2] (8.46ns)   --->   "%z_42 = fmul i32 %mul78_1_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 523 'fmul' 'z_42' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/2] (8.46ns)   --->   "%mul78_1_11 = fmul i32 %A_12_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 524 'fmul' 'mul78_1_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [2/2] (8.46ns)   --->   "%z_43 = fmul i32 %mul78_1_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 525 'fmul' 'z_43' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [2/2] (8.46ns)   --->   "%mul78_1_12 = fmul i32 %A_13_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 526 'fmul' 'mul78_1_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [2/2] (13.1ns)   --->   "%add84_2_1 = fadd i32 %add, i32 %z_63" [gemm_no_taffoin2.c:93]   --->   Operation 527 'fadd' 'add84_2_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/2] (8.46ns)   --->   "%z_69 = fmul i32 %mul78_2_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 528 'fmul' 'z_69' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/2] (8.46ns)   --->   "%z_70 = fmul i32 %mul78_2_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 529 'fmul' 'z_70' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/2] (8.46ns)   --->   "%mul78_2_9 = fmul i32 %A_9_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 530 'fmul' 'mul78_2_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [2/2] (8.46ns)   --->   "%z_71 = fmul i32 %mul78_2_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 531 'fmul' 'z_71' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/2] (8.46ns)   --->   "%mul78_2_s = fmul i32 %A_10_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 532 'fmul' 'mul78_2_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [2/2] (8.46ns)   --->   "%z_72 = fmul i32 %mul78_2_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 533 'fmul' 'z_72' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [1/2] (8.46ns)   --->   "%mul78_2_10 = fmul i32 %A_11_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 534 'fmul' 'mul78_2_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [2/2] (8.46ns)   --->   "%z_73 = fmul i32 %mul78_2_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 535 'fmul' 'z_73' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [2/2] (8.46ns)   --->   "%mul78_2_11 = fmul i32 %A_12_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 536 'fmul' 'mul78_2_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [2/2] (13.1ns)   --->   "%add84_3_1 = fadd i32 %add, i32 %z_93" [gemm_no_taffoin2.c:93]   --->   Operation 537 'fadd' 'add84_3_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/2] (8.46ns)   --->   "%z_98 = fmul i32 %mul78_3_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 538 'fmul' 'z_98' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/2] (8.46ns)   --->   "%z_99 = fmul i32 %mul78_3_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 539 'fmul' 'z_99' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/2] (8.46ns)   --->   "%mul78_3_8 = fmul i32 %A_8_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 540 'fmul' 'mul78_3_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [2/2] (8.46ns)   --->   "%z_100 = fmul i32 %mul78_3_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 541 'fmul' 'z_100' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/2] (8.46ns)   --->   "%mul78_3_9 = fmul i32 %A_9_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 542 'fmul' 'mul78_3_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [2/2] (8.46ns)   --->   "%z_101 = fmul i32 %mul78_3_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 543 'fmul' 'z_101' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [1/2] (8.46ns)   --->   "%mul78_3_s = fmul i32 %A_10_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 544 'fmul' 'mul78_3_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [2/2] (8.46ns)   --->   "%mul78_3_10 = fmul i32 %A_11_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 545 'fmul' 'mul78_3_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 546 [2/2] (13.1ns)   --->   "%add84_4_1 = fadd i32 %add, i32 %z_123" [gemm_no_taffoin2.c:93]   --->   Operation 546 'fadd' 'add84_4_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/2] (8.46ns)   --->   "%z_127 = fmul i32 %mul78_4_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 547 'fmul' 'z_127' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/2] (8.46ns)   --->   "%z_128 = fmul i32 %mul78_4_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 548 'fmul' 'z_128' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/2] (8.46ns)   --->   "%mul78_4_7 = fmul i32 %A_7_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 549 'fmul' 'mul78_4_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [2/2] (8.46ns)   --->   "%z_129 = fmul i32 %mul78_4_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 550 'fmul' 'z_129' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/2] (8.46ns)   --->   "%mul78_4_9 = fmul i32 %A_9_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 551 'fmul' 'mul78_4_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [2/2] (8.46ns)   --->   "%mul78_4_s = fmul i32 %A_10_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 552 'fmul' 'mul78_4_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [2/2] (13.1ns)   --->   "%add84_5_1 = fadd i32 %add, i32 %z_151" [gemm_no_taffoin2.c:93]   --->   Operation 553 'fadd' 'add84_5_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/2] (8.46ns)   --->   "%z_154 = fmul i32 %mul78_5_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 554 'fmul' 'z_154' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/2] (8.46ns)   --->   "%z_155 = fmul i32 %mul78_5_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 555 'fmul' 'z_155' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/2] (8.46ns)   --->   "%mul78_5_6 = fmul i32 %A_6_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 556 'fmul' 'mul78_5_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [2/2] (8.46ns)   --->   "%z_156 = fmul i32 %mul78_5_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 557 'fmul' 'z_156' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/2] (8.46ns)   --->   "%mul78_5_7 = fmul i32 %A_7_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 558 'fmul' 'mul78_5_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [2/2] (8.46ns)   --->   "%z_157 = fmul i32 %mul78_5_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 559 'fmul' 'z_157' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [2/2] (8.46ns)   --->   "%mul78_5_9 = fmul i32 %A_9_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 560 'fmul' 'mul78_5_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [2/2] (13.1ns)   --->   "%add84_6_1 = fadd i32 %add, i32 %z_179" [gemm_no_taffoin2.c:93]   --->   Operation 561 'fadd' 'add84_6_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/2] (8.46ns)   --->   "%z_181 = fmul i32 %mul78_6_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 562 'fmul' 'z_181' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/2] (8.46ns)   --->   "%z_182 = fmul i32 %mul78_6_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 563 'fmul' 'z_182' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/2] (8.46ns)   --->   "%mul78_6_5 = fmul i32 %A_5_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 564 'fmul' 'mul78_6_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [2/2] (8.46ns)   --->   "%z_183 = fmul i32 %mul78_6_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 565 'fmul' 'z_183' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/2] (8.46ns)   --->   "%mul78_6_6 = fmul i32 %A_6_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 566 'fmul' 'mul78_6_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [2/2] (8.46ns)   --->   "%z_184 = fmul i32 %mul78_6_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 567 'fmul' 'z_184' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [2/2] (8.46ns)   --->   "%mul78_6_7 = fmul i32 %A_7_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 568 'fmul' 'mul78_6_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [2/2] (13.1ns)   --->   "%add84_7_1 = fadd i32 %add, i32 %z_207" [gemm_no_taffoin2.c:93]   --->   Operation 569 'fadd' 'add84_7_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/2] (8.46ns)   --->   "%z_208 = fmul i32 %mul78_7_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 570 'fmul' 'z_208' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/2] (8.46ns)   --->   "%mul78_7_3 = fmul i32 %A_3_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 571 'fmul' 'mul78_7_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [2/2] (8.46ns)   --->   "%z_209 = fmul i32 %mul78_7_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 572 'fmul' 'z_209' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/2] (8.46ns)   --->   "%mul78_7_4 = fmul i32 %A_4_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 573 'fmul' 'mul78_7_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [2/2] (8.46ns)   --->   "%z_210 = fmul i32 %mul78_7_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 574 'fmul' 'z_210' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/2] (8.46ns)   --->   "%mul78_7_5 = fmul i32 %A_5_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 575 'fmul' 'mul78_7_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [2/2] (8.46ns)   --->   "%z_211 = fmul i32 %mul78_7_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 576 'fmul' 'z_211' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [2/2] (8.46ns)   --->   "%mul78_7_6 = fmul i32 %A_6_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 577 'fmul' 'mul78_7_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [2/2] (8.46ns)   --->   "%mul78_7_7 = fmul i32 %A_7_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 578 'fmul' 'mul78_7_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/2] (8.46ns)   --->   "%z_235 = fmul i32 %mul78_8_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 579 'fmul' 'z_235' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [2/2] (13.1ns)   --->   "%add84_8_1 = fadd i32 %add, i32 %z_235" [gemm_no_taffoin2.c:93]   --->   Operation 580 'fadd' 'add84_8_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/2] (8.46ns)   --->   "%mul78_8_2 = fmul i32 %A_2_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 581 'fmul' 'mul78_8_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [2/2] (8.46ns)   --->   "%z_236 = fmul i32 %mul78_8_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 582 'fmul' 'z_236' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/2] (8.46ns)   --->   "%mul78_8_3 = fmul i32 %A_3_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 583 'fmul' 'mul78_8_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [2/2] (8.46ns)   --->   "%z_237 = fmul i32 %mul78_8_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 584 'fmul' 'z_237' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [2/2] (8.46ns)   --->   "%mul78_8_5 = fmul i32 %A_5_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 585 'fmul' 'mul78_8_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [2/2] (8.46ns)   --->   "%mul78_8_6 = fmul i32 %A_6_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 586 'fmul' 'mul78_8_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/2] (8.46ns)   --->   "%mul78_9_1 = fmul i32 %A_1_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 587 'fmul' 'mul78_9_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [2/2] (8.46ns)   --->   "%z_259 = fmul i32 %mul78_9_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 588 'fmul' 'z_259' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/2] (8.46ns)   --->   "%mul78_9_2 = fmul i32 %A_2_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 589 'fmul' 'mul78_9_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [2/2] (8.46ns)   --->   "%z_260 = fmul i32 %mul78_9_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 590 'fmul' 'z_260' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/2] (8.46ns)   --->   "%mul78_9_3 = fmul i32 %A_3_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 591 'fmul' 'mul78_9_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [2/2] (8.46ns)   --->   "%z_261 = fmul i32 %mul78_9_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 592 'fmul' 'z_261' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [2/2] (8.46ns)   --->   "%mul78_9_5 = fmul i32 %A_5_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 593 'fmul' 'mul78_9_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/2] (8.46ns)   --->   "%mul78_10_1 = fmul i32 %A_1_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 594 'fmul' 'mul78_10_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [2/2] (8.46ns)   --->   "%z_283 = fmul i32 %mul78_10_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 595 'fmul' 'z_283' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/2] (8.46ns)   --->   "%mul78_10_2 = fmul i32 %A_2_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 596 'fmul' 'mul78_10_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [2/2] (8.46ns)   --->   "%z_284 = fmul i32 %mul78_10_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 597 'fmul' 'z_284' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [2/2] (8.46ns)   --->   "%mul78_10_3 = fmul i32 %A_3_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 598 'fmul' 'mul78_10_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/2] (8.46ns)   --->   "%mul78_11_1 = fmul i32 %A_1_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 599 'fmul' 'mul78_11_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [2/2] (8.46ns)   --->   "%z_307 = fmul i32 %mul78_11_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 600 'fmul' 'z_307' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [2/2] (8.46ns)   --->   "%mul78_11_2 = fmul i32 %A_2_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 601 'fmul' 'mul78_11_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [2/2] (8.46ns)   --->   "%mul78_11_3 = fmul i32 %A_3_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 602 'fmul' 'mul78_11_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [2/2] (8.46ns)   --->   "%mul78_12_1 = fmul i32 %A_1_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 603 'fmul' 'mul78_12_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [2/2] (8.46ns)   --->   "%mul78_12_2 = fmul i32 %A_2_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 604 'fmul' 'mul78_12_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [2/2] (8.46ns)   --->   "%mul78_13_1 = fmul i32 %A_1_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 605 'fmul' 'mul78_13_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 26.2>
ST_6 : Operation 606 [1/2] (13.1ns)   --->   "%add84_s = fadd i32 %add, i32 %z_1" [gemm_no_taffoin2.c:93]   --->   Operation 606 'fadd' 'add84_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [2/2] (13.1ns)   --->   "%add84_1 = fadd i32 %add84_s, i32 %z_2" [gemm_no_taffoin2.c:93]   --->   Operation 607 'fadd' 'add84_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/2] (8.46ns)   --->   "%z_11 = fmul i32 %mul78_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 608 'fmul' 'z_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 609 [1/2] (8.46ns)   --->   "%z_12 = fmul i32 %mul78_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 609 'fmul' 'z_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/2] (8.46ns)   --->   "%z_13 = fmul i32 %mul78_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 610 'fmul' 'z_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 611 [1/2] (8.46ns)   --->   "%mul78_13 = fmul i32 %A_14_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 611 'fmul' 'mul78_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [2/2] (8.46ns)   --->   "%z_14 = fmul i32 %mul78_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 612 'fmul' 'z_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [2/2] (8.46ns)   --->   "%mul78_14 = fmul i32 %A_15_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 613 'fmul' 'mul78_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 614 [2/2] (8.46ns)   --->   "%mul78_15 = fmul i32 %A_0_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 614 'fmul' 'mul78_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 615 [1/2] (13.1ns)   --->   "%add84_1_1 = fadd i32 %add, i32 %z_32" [gemm_no_taffoin2.c:93]   --->   Operation 615 'fadd' 'add84_1_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [2/2] (13.1ns)   --->   "%add84_1_2 = fadd i32 %add84_1_1, i32 %z_33" [gemm_no_taffoin2.c:93]   --->   Operation 616 'fadd' 'add84_1_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [1/2] (8.46ns)   --->   "%z_41 = fmul i32 %mul78_1_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 617 'fmul' 'z_41' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 618 [1/2] (8.46ns)   --->   "%z_42 = fmul i32 %mul78_1_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 618 'fmul' 'z_42' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 619 [1/2] (8.46ns)   --->   "%z_43 = fmul i32 %mul78_1_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 619 'fmul' 'z_43' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/2] (8.46ns)   --->   "%mul78_1_12 = fmul i32 %A_13_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 620 'fmul' 'mul78_1_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 621 [2/2] (8.46ns)   --->   "%z_44 = fmul i32 %mul78_1_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 621 'fmul' 'z_44' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 622 [2/2] (8.46ns)   --->   "%mul78_1_13 = fmul i32 %A_14_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 622 'fmul' 'mul78_1_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [2/2] (8.46ns)   --->   "%mul78_1_14 = fmul i32 %A_15_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 623 'fmul' 'mul78_1_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/2] (13.1ns)   --->   "%add84_2_1 = fadd i32 %add, i32 %z_63" [gemm_no_taffoin2.c:93]   --->   Operation 624 'fadd' 'add84_2_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [2/2] (13.1ns)   --->   "%add84_2_2 = fadd i32 %add84_2_1, i32 %z_64" [gemm_no_taffoin2.c:93]   --->   Operation 625 'fadd' 'add84_2_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [1/2] (8.46ns)   --->   "%z_71 = fmul i32 %mul78_2_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 626 'fmul' 'z_71' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/2] (8.46ns)   --->   "%z_72 = fmul i32 %mul78_2_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 627 'fmul' 'z_72' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/2] (8.46ns)   --->   "%z_73 = fmul i32 %mul78_2_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 628 'fmul' 'z_73' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/2] (8.46ns)   --->   "%mul78_2_11 = fmul i32 %A_12_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 629 'fmul' 'mul78_2_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [2/2] (8.46ns)   --->   "%z_74 = fmul i32 %mul78_2_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 630 'fmul' 'z_74' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [2/2] (8.46ns)   --->   "%mul78_2_12 = fmul i32 %A_13_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 631 'fmul' 'mul78_2_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [2/2] (8.46ns)   --->   "%mul78_2_13 = fmul i32 %A_14_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 632 'fmul' 'mul78_2_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/2] (13.1ns)   --->   "%add84_3_1 = fadd i32 %add, i32 %z_93" [gemm_no_taffoin2.c:93]   --->   Operation 633 'fadd' 'add84_3_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [2/2] (13.1ns)   --->   "%add84_3_2 = fadd i32 %add84_3_1, i32 %z_94" [gemm_no_taffoin2.c:93]   --->   Operation 634 'fadd' 'add84_3_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/2] (8.46ns)   --->   "%z_100 = fmul i32 %mul78_3_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 635 'fmul' 'z_100' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/2] (8.46ns)   --->   "%z_101 = fmul i32 %mul78_3_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 636 'fmul' 'z_101' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [2/2] (8.46ns)   --->   "%z_102 = fmul i32 %mul78_3_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 637 'fmul' 'z_102' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/2] (8.46ns)   --->   "%mul78_3_10 = fmul i32 %A_11_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 638 'fmul' 'mul78_3_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [2/2] (8.46ns)   --->   "%z_103 = fmul i32 %mul78_3_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 639 'fmul' 'z_103' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [2/2] (8.46ns)   --->   "%mul78_3_11 = fmul i32 %A_12_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 640 'fmul' 'mul78_3_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [2/2] (8.46ns)   --->   "%mul78_3_12 = fmul i32 %A_13_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 641 'fmul' 'mul78_3_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/2] (13.1ns)   --->   "%add84_4_1 = fadd i32 %add, i32 %z_123" [gemm_no_taffoin2.c:93]   --->   Operation 642 'fadd' 'add84_4_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [2/2] (13.1ns)   --->   "%add84_4_2 = fadd i32 %add84_4_1, i32 %z_124" [gemm_no_taffoin2.c:93]   --->   Operation 643 'fadd' 'add84_4_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/2] (8.46ns)   --->   "%z_129 = fmul i32 %mul78_4_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 644 'fmul' 'z_129' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [2/2] (8.46ns)   --->   "%z_130 = fmul i32 %mul78_4_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 645 'fmul' 'z_130' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/2] (8.46ns)   --->   "%mul78_4_s = fmul i32 %A_10_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 646 'fmul' 'mul78_4_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [2/2] (8.46ns)   --->   "%z_131 = fmul i32 %mul78_4_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 647 'fmul' 'z_131' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [2/2] (8.46ns)   --->   "%mul78_4_8 = fmul i32 %A_11_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 648 'fmul' 'mul78_4_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [2/2] (8.46ns)   --->   "%mul78_4_10 = fmul i32 %A_12_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 649 'fmul' 'mul78_4_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/2] (13.1ns)   --->   "%add84_5_1 = fadd i32 %add, i32 %z_151" [gemm_no_taffoin2.c:93]   --->   Operation 650 'fadd' 'add84_5_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [2/2] (13.1ns)   --->   "%add84_5_2 = fadd i32 %add84_5_1, i32 %z_152" [gemm_no_taffoin2.c:93]   --->   Operation 651 'fadd' 'add84_5_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/2] (8.46ns)   --->   "%z_156 = fmul i32 %mul78_5_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 652 'fmul' 'z_156' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/2] (8.46ns)   --->   "%z_157 = fmul i32 %mul78_5_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 653 'fmul' 'z_157' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/2] (8.46ns)   --->   "%mul78_5_9 = fmul i32 %A_9_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 654 'fmul' 'mul78_5_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [2/2] (8.46ns)   --->   "%z_158 = fmul i32 %mul78_5_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 655 'fmul' 'z_158' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [2/2] (8.46ns)   --->   "%mul78_5_s = fmul i32 %A_10_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 656 'fmul' 'mul78_5_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [2/2] (8.46ns)   --->   "%mul78_5_8 = fmul i32 %A_11_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 657 'fmul' 'mul78_5_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/2] (13.1ns)   --->   "%add84_6_1 = fadd i32 %add, i32 %z_179" [gemm_no_taffoin2.c:93]   --->   Operation 658 'fadd' 'add84_6_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [2/2] (13.1ns)   --->   "%add84_6_2 = fadd i32 %add84_6_1, i32 %z_180" [gemm_no_taffoin2.c:93]   --->   Operation 659 'fadd' 'add84_6_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/2] (8.46ns)   --->   "%z_183 = fmul i32 %mul78_6_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 660 'fmul' 'z_183' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/2] (8.46ns)   --->   "%z_184 = fmul i32 %mul78_6_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 661 'fmul' 'z_184' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/2] (8.46ns)   --->   "%mul78_6_7 = fmul i32 %A_7_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 662 'fmul' 'mul78_6_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [2/2] (8.46ns)   --->   "%z_185 = fmul i32 %mul78_6_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 663 'fmul' 'z_185' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [2/2] (8.46ns)   --->   "%mul78_6_9 = fmul i32 %A_9_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 664 'fmul' 'mul78_6_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [2/2] (8.46ns)   --->   "%mul78_6_s = fmul i32 %A_10_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 665 'fmul' 'mul78_6_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 666 [1/2] (13.1ns)   --->   "%add84_7_1 = fadd i32 %add, i32 %z_207" [gemm_no_taffoin2.c:93]   --->   Operation 666 'fadd' 'add84_7_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [2/2] (13.1ns)   --->   "%add84_7_2 = fadd i32 %add84_7_1, i32 %z_208" [gemm_no_taffoin2.c:93]   --->   Operation 667 'fadd' 'add84_7_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/2] (8.46ns)   --->   "%z_209 = fmul i32 %mul78_7_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 668 'fmul' 'z_209' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/2] (8.46ns)   --->   "%z_210 = fmul i32 %mul78_7_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 669 'fmul' 'z_210' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/2] (8.46ns)   --->   "%z_211 = fmul i32 %mul78_7_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 670 'fmul' 'z_211' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/2] (8.46ns)   --->   "%mul78_7_6 = fmul i32 %A_6_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 671 'fmul' 'mul78_7_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [2/2] (8.46ns)   --->   "%z_212 = fmul i32 %mul78_7_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 672 'fmul' 'z_212' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/2] (8.46ns)   --->   "%mul78_7_7 = fmul i32 %A_7_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 673 'fmul' 'mul78_7_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [2/2] (8.46ns)   --->   "%z_213 = fmul i32 %mul78_7_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 674 'fmul' 'z_213' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [2/2] (8.46ns)   --->   "%mul78_7_9 = fmul i32 %A_9_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 675 'fmul' 'mul78_7_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/2] (13.1ns)   --->   "%add84_8_1 = fadd i32 %add, i32 %z_235" [gemm_no_taffoin2.c:93]   --->   Operation 676 'fadd' 'add84_8_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/2] (8.46ns)   --->   "%z_236 = fmul i32 %mul78_8_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 677 'fmul' 'z_236' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 678 [2/2] (13.1ns)   --->   "%add84_8_2 = fadd i32 %add84_8_1, i32 %z_236" [gemm_no_taffoin2.c:93]   --->   Operation 678 'fadd' 'add84_8_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/2] (8.46ns)   --->   "%z_237 = fmul i32 %mul78_8_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 679 'fmul' 'z_237' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/2] (8.46ns)   --->   "%mul78_8_5 = fmul i32 %A_5_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 680 'fmul' 'mul78_8_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [2/2] (8.46ns)   --->   "%z_238 = fmul i32 %mul78_8_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 681 'fmul' 'z_238' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/2] (8.46ns)   --->   "%mul78_8_6 = fmul i32 %A_6_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 682 'fmul' 'mul78_8_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [2/2] (8.46ns)   --->   "%z_239 = fmul i32 %mul78_8_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 683 'fmul' 'z_239' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [2/2] (8.46ns)   --->   "%mul78_8_7 = fmul i32 %A_7_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 684 'fmul' 'mul78_8_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/2] (8.46ns)   --->   "%z_259 = fmul i32 %mul78_9_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 685 'fmul' 'z_259' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [2/2] (13.1ns)   --->   "%add84_9_1 = fadd i32 %add, i32 %z_259" [gemm_no_taffoin2.c:93]   --->   Operation 686 'fadd' 'add84_9_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/2] (8.46ns)   --->   "%z_260 = fmul i32 %mul78_9_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 687 'fmul' 'z_260' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/2] (8.46ns)   --->   "%z_261 = fmul i32 %mul78_9_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 688 'fmul' 'z_261' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/2] (8.46ns)   --->   "%mul78_9_5 = fmul i32 %A_5_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 689 'fmul' 'mul78_9_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [2/2] (8.46ns)   --->   "%z_262 = fmul i32 %mul78_9_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 690 'fmul' 'z_262' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [2/2] (8.46ns)   --->   "%mul78_9_6 = fmul i32 %A_6_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 691 'fmul' 'mul78_9_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [2/2] (8.46ns)   --->   "%mul78_9_7 = fmul i32 %A_7_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 692 'fmul' 'mul78_9_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/2] (8.46ns)   --->   "%z_283 = fmul i32 %mul78_10_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 693 'fmul' 'z_283' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [2/2] (13.1ns)   --->   "%add84_10_1 = fadd i32 %add, i32 %z_283" [gemm_no_taffoin2.c:93]   --->   Operation 694 'fadd' 'add84_10_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/2] (8.46ns)   --->   "%z_284 = fmul i32 %mul78_10_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 695 'fmul' 'z_284' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/2] (8.46ns)   --->   "%mul78_10_3 = fmul i32 %A_3_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 696 'fmul' 'mul78_10_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [2/2] (8.46ns)   --->   "%z_285 = fmul i32 %mul78_10_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 697 'fmul' 'z_285' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 698 [2/2] (8.46ns)   --->   "%mul78_10_5 = fmul i32 %A_5_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 698 'fmul' 'mul78_10_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 699 [2/2] (8.46ns)   --->   "%mul78_10_6 = fmul i32 %A_6_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 699 'fmul' 'mul78_10_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/2] (8.46ns)   --->   "%z_307 = fmul i32 %mul78_11_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 700 'fmul' 'z_307' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 701 [2/2] (13.1ns)   --->   "%add84_11_1 = fadd i32 %add, i32 %z_307" [gemm_no_taffoin2.c:93]   --->   Operation 701 'fadd' 'add84_11_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 702 [1/2] (8.46ns)   --->   "%mul78_11_2 = fmul i32 %A_2_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 702 'fmul' 'mul78_11_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [2/2] (8.46ns)   --->   "%z_308 = fmul i32 %mul78_11_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 703 'fmul' 'z_308' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 704 [1/2] (8.46ns)   --->   "%mul78_11_3 = fmul i32 %A_3_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 704 'fmul' 'mul78_11_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 705 [2/2] (8.46ns)   --->   "%z_309 = fmul i32 %mul78_11_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 705 'fmul' 'z_309' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 706 [2/2] (8.46ns)   --->   "%mul78_11_5 = fmul i32 %A_5_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 706 'fmul' 'mul78_11_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/2] (8.46ns)   --->   "%mul78_12_1 = fmul i32 %A_1_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 707 'fmul' 'mul78_12_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 708 [2/2] (8.46ns)   --->   "%z_331 = fmul i32 %mul78_12_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 708 'fmul' 'z_331' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/2] (8.46ns)   --->   "%mul78_12_2 = fmul i32 %A_2_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 709 'fmul' 'mul78_12_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 710 [2/2] (8.46ns)   --->   "%z_332 = fmul i32 %mul78_12_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 710 'fmul' 'z_332' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 711 [2/2] (8.46ns)   --->   "%mul78_12_3 = fmul i32 %A_3_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 711 'fmul' 'mul78_12_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/2] (8.46ns)   --->   "%mul78_13_1 = fmul i32 %A_1_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 712 'fmul' 'mul78_13_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [2/2] (8.46ns)   --->   "%z_355 = fmul i32 %mul78_13_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 713 'fmul' 'z_355' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 714 [2/2] (8.46ns)   --->   "%mul78_13_2 = fmul i32 %A_2_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 714 'fmul' 'mul78_13_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [2/2] (8.46ns)   --->   "%mul78_13_3 = fmul i32 %A_3_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 715 'fmul' 'mul78_13_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 716 [2/2] (8.46ns)   --->   "%mul78_14_1 = fmul i32 %A_1_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 716 'fmul' 'mul78_14_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 26.2>
ST_7 : Operation 717 [1/2] (13.1ns)   --->   "%add84_1 = fadd i32 %add84_s, i32 %z_2" [gemm_no_taffoin2.c:93]   --->   Operation 717 'fadd' 'add84_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 718 [2/2] (13.1ns)   --->   "%add84_2 = fadd i32 %add84_1, i32 %z_3" [gemm_no_taffoin2.c:93]   --->   Operation 718 'fadd' 'add84_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 719 [1/2] (8.46ns)   --->   "%z_14 = fmul i32 %mul78_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 719 'fmul' 'z_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 720 [1/2] (8.46ns)   --->   "%mul78_14 = fmul i32 %A_15_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 720 'fmul' 'mul78_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 721 [2/2] (8.46ns)   --->   "%z_15 = fmul i32 %mul78_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 721 'fmul' 'z_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 722 [1/2] (8.46ns)   --->   "%mul78_15 = fmul i32 %A_0_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 722 'fmul' 'mul78_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 723 [2/2] (8.46ns)   --->   "%z_16 = fmul i32 %mul78_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 723 'fmul' 'z_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 724 [2/2] (8.46ns)   --->   "%mul78_16 = fmul i32 %A_1_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 724 'fmul' 'mul78_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 725 [2/2] (8.46ns)   --->   "%mul78_17 = fmul i32 %A_2_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 725 'fmul' 'mul78_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 726 [1/2] (13.1ns)   --->   "%add84_1_2 = fadd i32 %add84_1_1, i32 %z_33" [gemm_no_taffoin2.c:93]   --->   Operation 726 'fadd' 'add84_1_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 727 [2/2] (13.1ns)   --->   "%add84_1_3 = fadd i32 %add84_1_2, i32 %z_34" [gemm_no_taffoin2.c:93]   --->   Operation 727 'fadd' 'add84_1_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 728 [1/2] (8.46ns)   --->   "%z_44 = fmul i32 %mul78_1_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 728 'fmul' 'z_44' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 729 [1/2] (8.46ns)   --->   "%mul78_1_13 = fmul i32 %A_14_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 729 'fmul' 'mul78_1_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 730 [2/2] (8.46ns)   --->   "%z_45 = fmul i32 %mul78_1_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 730 'fmul' 'z_45' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 731 [1/2] (8.46ns)   --->   "%mul78_1_14 = fmul i32 %A_15_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 731 'fmul' 'mul78_1_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [2/2] (8.46ns)   --->   "%z_46 = fmul i32 %mul78_1_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 732 'fmul' 'z_46' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 733 [2/2] (8.46ns)   --->   "%mul78_1_15 = fmul i32 %A_0_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 733 'fmul' 'mul78_1_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 734 [2/2] (8.46ns)   --->   "%mul78_1_16 = fmul i32 %A_1_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 734 'fmul' 'mul78_1_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 735 [1/2] (13.1ns)   --->   "%add84_2_2 = fadd i32 %add84_2_1, i32 %z_64" [gemm_no_taffoin2.c:93]   --->   Operation 735 'fadd' 'add84_2_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 736 [2/2] (13.1ns)   --->   "%add84_2_3 = fadd i32 %add84_2_2, i32 %z_65" [gemm_no_taffoin2.c:93]   --->   Operation 736 'fadd' 'add84_2_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 737 [1/2] (8.46ns)   --->   "%z_74 = fmul i32 %mul78_2_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 737 'fmul' 'z_74' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 738 [1/2] (8.46ns)   --->   "%mul78_2_12 = fmul i32 %A_13_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 738 'fmul' 'mul78_2_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 739 [2/2] (8.46ns)   --->   "%z_75 = fmul i32 %mul78_2_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 739 'fmul' 'z_75' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [1/2] (8.46ns)   --->   "%mul78_2_13 = fmul i32 %A_14_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 740 'fmul' 'mul78_2_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 741 [2/2] (8.46ns)   --->   "%z_76 = fmul i32 %mul78_2_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 741 'fmul' 'z_76' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 742 [2/2] (8.46ns)   --->   "%mul78_2_14 = fmul i32 %A_15_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 742 'fmul' 'mul78_2_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 743 [1/2] (13.1ns)   --->   "%add84_3_2 = fadd i32 %add84_3_1, i32 %z_94" [gemm_no_taffoin2.c:93]   --->   Operation 743 'fadd' 'add84_3_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 744 [2/2] (13.1ns)   --->   "%add84_3_3 = fadd i32 %add84_3_2, i32 %z_95" [gemm_no_taffoin2.c:93]   --->   Operation 744 'fadd' 'add84_3_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/2] (8.46ns)   --->   "%z_102 = fmul i32 %mul78_3_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 745 'fmul' 'z_102' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 746 [1/2] (8.46ns)   --->   "%z_103 = fmul i32 %mul78_3_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 746 'fmul' 'z_103' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/2] (8.46ns)   --->   "%mul78_3_11 = fmul i32 %A_12_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 747 'fmul' 'mul78_3_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 748 [2/2] (8.46ns)   --->   "%z_104 = fmul i32 %mul78_3_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 748 'fmul' 'z_104' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 749 [1/2] (8.46ns)   --->   "%mul78_3_12 = fmul i32 %A_13_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 749 'fmul' 'mul78_3_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 750 [2/2] (8.46ns)   --->   "%z_105 = fmul i32 %mul78_3_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 750 'fmul' 'z_105' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 751 [2/2] (8.46ns)   --->   "%mul78_3_13 = fmul i32 %A_14_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 751 'fmul' 'mul78_3_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [2/2] (8.46ns)   --->   "%mul78_3_14 = fmul i32 %A_15_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 752 'fmul' 'mul78_3_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/2] (13.1ns)   --->   "%add84_4_2 = fadd i32 %add84_4_1, i32 %z_124" [gemm_no_taffoin2.c:93]   --->   Operation 753 'fadd' 'add84_4_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 754 [2/2] (13.1ns)   --->   "%add84_4_3 = fadd i32 %add84_4_2, i32 %z_125" [gemm_no_taffoin2.c:93]   --->   Operation 754 'fadd' 'add84_4_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [1/2] (8.46ns)   --->   "%z_130 = fmul i32 %mul78_4_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 755 'fmul' 'z_130' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 756 [1/2] (8.46ns)   --->   "%z_131 = fmul i32 %mul78_4_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 756 'fmul' 'z_131' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/2] (8.46ns)   --->   "%mul78_4_8 = fmul i32 %A_11_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 757 'fmul' 'mul78_4_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [2/2] (8.46ns)   --->   "%z_132 = fmul i32 %mul78_4_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 758 'fmul' 'z_132' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [1/2] (8.46ns)   --->   "%mul78_4_10 = fmul i32 %A_12_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 759 'fmul' 'mul78_4_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [2/2] (8.46ns)   --->   "%z_133 = fmul i32 %mul78_4_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 760 'fmul' 'z_133' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 761 [2/2] (8.46ns)   --->   "%mul78_4_11 = fmul i32 %A_13_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 761 'fmul' 'mul78_4_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 762 [1/2] (13.1ns)   --->   "%add84_5_2 = fadd i32 %add84_5_1, i32 %z_152" [gemm_no_taffoin2.c:93]   --->   Operation 762 'fadd' 'add84_5_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [2/2] (13.1ns)   --->   "%add84_5_3 = fadd i32 %add84_5_2, i32 %z_153" [gemm_no_taffoin2.c:93]   --->   Operation 763 'fadd' 'add84_5_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [1/2] (8.46ns)   --->   "%z_158 = fmul i32 %mul78_5_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 764 'fmul' 'z_158' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/2] (8.46ns)   --->   "%mul78_5_s = fmul i32 %A_10_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 765 'fmul' 'mul78_5_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [2/2] (8.46ns)   --->   "%z_159 = fmul i32 %mul78_5_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 766 'fmul' 'z_159' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/2] (8.46ns)   --->   "%mul78_5_8 = fmul i32 %A_11_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 767 'fmul' 'mul78_5_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [2/2] (8.46ns)   --->   "%z_160 = fmul i32 %mul78_5_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 768 'fmul' 'z_160' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [2/2] (8.46ns)   --->   "%mul78_5_10 = fmul i32 %A_12_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 769 'fmul' 'mul78_5_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [1/2] (13.1ns)   --->   "%add84_6_2 = fadd i32 %add84_6_1, i32 %z_180" [gemm_no_taffoin2.c:93]   --->   Operation 770 'fadd' 'add84_6_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [2/2] (13.1ns)   --->   "%add84_6_3 = fadd i32 %add84_6_2, i32 %z_181" [gemm_no_taffoin2.c:93]   --->   Operation 771 'fadd' 'add84_6_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/2] (8.46ns)   --->   "%z_185 = fmul i32 %mul78_6_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 772 'fmul' 'z_185' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/2] (8.46ns)   --->   "%mul78_6_9 = fmul i32 %A_9_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 773 'fmul' 'mul78_6_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [2/2] (8.46ns)   --->   "%z_186 = fmul i32 %mul78_6_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 774 'fmul' 'z_186' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/2] (8.46ns)   --->   "%mul78_6_s = fmul i32 %A_10_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 775 'fmul' 'mul78_6_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [2/2] (8.46ns)   --->   "%z_187 = fmul i32 %mul78_6_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 776 'fmul' 'z_187' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [2/2] (8.46ns)   --->   "%mul78_6_8 = fmul i32 %A_11_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 777 'fmul' 'mul78_6_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/2] (13.1ns)   --->   "%add84_7_2 = fadd i32 %add84_7_1, i32 %z_208" [gemm_no_taffoin2.c:93]   --->   Operation 778 'fadd' 'add84_7_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [2/2] (13.1ns)   --->   "%add84_7_3 = fadd i32 %add84_7_2, i32 %z_209" [gemm_no_taffoin2.c:93]   --->   Operation 779 'fadd' 'add84_7_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/2] (8.46ns)   --->   "%z_212 = fmul i32 %mul78_7_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 780 'fmul' 'z_212' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [1/2] (8.46ns)   --->   "%z_213 = fmul i32 %mul78_7_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 781 'fmul' 'z_213' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [1/2] (8.46ns)   --->   "%mul78_7_9 = fmul i32 %A_9_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 782 'fmul' 'mul78_7_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [2/2] (8.46ns)   --->   "%z_214 = fmul i32 %mul78_7_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 783 'fmul' 'z_214' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [2/2] (8.46ns)   --->   "%mul78_7_s = fmul i32 %A_10_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 784 'fmul' 'mul78_7_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [1/2] (13.1ns)   --->   "%add84_8_2 = fadd i32 %add84_8_1, i32 %z_236" [gemm_no_taffoin2.c:93]   --->   Operation 785 'fadd' 'add84_8_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 786 [2/2] (13.1ns)   --->   "%add84_8_3 = fadd i32 %add84_8_2, i32 %z_237" [gemm_no_taffoin2.c:93]   --->   Operation 786 'fadd' 'add84_8_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 787 [1/2] (8.46ns)   --->   "%z_238 = fmul i32 %mul78_8_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 787 'fmul' 'z_238' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [1/2] (8.46ns)   --->   "%z_239 = fmul i32 %mul78_8_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 788 'fmul' 'z_239' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [1/2] (8.46ns)   --->   "%mul78_8_7 = fmul i32 %A_7_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 789 'fmul' 'mul78_8_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [2/2] (8.46ns)   --->   "%z_240 = fmul i32 %mul78_8_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 790 'fmul' 'z_240' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [2/2] (8.46ns)   --->   "%mul78_8_9 = fmul i32 %A_9_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 791 'fmul' 'mul78_8_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [1/2] (13.1ns)   --->   "%add84_9_1 = fadd i32 %add, i32 %z_259" [gemm_no_taffoin2.c:93]   --->   Operation 792 'fadd' 'add84_9_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 793 [2/2] (13.1ns)   --->   "%add84_9_2 = fadd i32 %add84_9_1, i32 %z_260" [gemm_no_taffoin2.c:93]   --->   Operation 793 'fadd' 'add84_9_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 794 [1/2] (8.46ns)   --->   "%z_262 = fmul i32 %mul78_9_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 794 'fmul' 'z_262' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/2] (8.46ns)   --->   "%mul78_9_6 = fmul i32 %A_6_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 795 'fmul' 'mul78_9_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [2/2] (8.46ns)   --->   "%z_263 = fmul i32 %mul78_9_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 796 'fmul' 'z_263' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/2] (8.46ns)   --->   "%mul78_9_7 = fmul i32 %A_7_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 797 'fmul' 'mul78_9_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 798 [2/2] (8.46ns)   --->   "%z_264 = fmul i32 %mul78_9_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 798 'fmul' 'z_264' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 799 [1/2] (13.1ns)   --->   "%add84_10_1 = fadd i32 %add, i32 %z_283" [gemm_no_taffoin2.c:93]   --->   Operation 799 'fadd' 'add84_10_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 800 [2/2] (13.1ns)   --->   "%add84_10_2 = fadd i32 %add84_10_1, i32 %z_284" [gemm_no_taffoin2.c:93]   --->   Operation 800 'fadd' 'add84_10_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/2] (8.46ns)   --->   "%z_285 = fmul i32 %mul78_10_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 801 'fmul' 'z_285' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 802 [1/2] (8.46ns)   --->   "%mul78_10_5 = fmul i32 %A_5_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 802 'fmul' 'mul78_10_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 803 [2/2] (8.46ns)   --->   "%z_286 = fmul i32 %mul78_10_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 803 'fmul' 'z_286' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 804 [1/2] (8.46ns)   --->   "%mul78_10_6 = fmul i32 %A_6_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 804 'fmul' 'mul78_10_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [2/2] (8.46ns)   --->   "%z_287 = fmul i32 %mul78_10_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 805 'fmul' 'z_287' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 806 [2/2] (8.46ns)   --->   "%mul78_10_7 = fmul i32 %A_7_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 806 'fmul' 'mul78_10_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 807 [1/2] (13.1ns)   --->   "%add84_11_1 = fadd i32 %add, i32 %z_307" [gemm_no_taffoin2.c:93]   --->   Operation 807 'fadd' 'add84_11_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 808 [1/2] (8.46ns)   --->   "%z_308 = fmul i32 %mul78_11_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 808 'fmul' 'z_308' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [2/2] (13.1ns)   --->   "%add84_11_2 = fadd i32 %add84_11_1, i32 %z_308" [gemm_no_taffoin2.c:93]   --->   Operation 809 'fadd' 'add84_11_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 810 [1/2] (8.46ns)   --->   "%z_309 = fmul i32 %mul78_11_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 810 'fmul' 'z_309' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/2] (8.46ns)   --->   "%mul78_11_5 = fmul i32 %A_5_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 811 'fmul' 'mul78_11_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 812 [2/2] (8.46ns)   --->   "%z_310 = fmul i32 %mul78_11_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 812 'fmul' 'z_310' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 813 [2/2] (8.46ns)   --->   "%mul78_11_6 = fmul i32 %A_6_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 813 'fmul' 'mul78_11_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 814 [1/2] (8.46ns)   --->   "%z_331 = fmul i32 %mul78_12_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 814 'fmul' 'z_331' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 815 [2/2] (13.1ns)   --->   "%add84_12_1 = fadd i32 %add, i32 %z_331" [gemm_no_taffoin2.c:93]   --->   Operation 815 'fadd' 'add84_12_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 816 [1/2] (8.46ns)   --->   "%z_332 = fmul i32 %mul78_12_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 816 'fmul' 'z_332' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 817 [1/2] (8.46ns)   --->   "%mul78_12_3 = fmul i32 %A_3_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 817 'fmul' 'mul78_12_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 818 [2/2] (8.46ns)   --->   "%z_333 = fmul i32 %mul78_12_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 818 'fmul' 'z_333' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 819 [2/2] (8.46ns)   --->   "%mul78_12_5 = fmul i32 %A_5_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 819 'fmul' 'mul78_12_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 820 [1/2] (8.46ns)   --->   "%z_355 = fmul i32 %mul78_13_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 820 'fmul' 'z_355' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 821 [2/2] (13.1ns)   --->   "%add84_13_1 = fadd i32 %add, i32 %z_355" [gemm_no_taffoin2.c:93]   --->   Operation 821 'fadd' 'add84_13_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 822 [1/2] (8.46ns)   --->   "%mul78_13_2 = fmul i32 %A_2_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 822 'fmul' 'mul78_13_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [2/2] (8.46ns)   --->   "%z_356 = fmul i32 %mul78_13_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 823 'fmul' 'z_356' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 824 [1/2] (8.46ns)   --->   "%mul78_13_3 = fmul i32 %A_3_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 824 'fmul' 'mul78_13_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 825 [2/2] (8.46ns)   --->   "%z_357 = fmul i32 %mul78_13_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 825 'fmul' 'z_357' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 826 [1/2] (8.46ns)   --->   "%mul78_14_1 = fmul i32 %A_1_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 826 'fmul' 'mul78_14_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 827 [2/2] (8.46ns)   --->   "%z_379 = fmul i32 %mul78_14_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 827 'fmul' 'z_379' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 828 [2/2] (8.46ns)   --->   "%mul78_14_2 = fmul i32 %A_2_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 828 'fmul' 'mul78_14_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 829 [2/2] (8.46ns)   --->   "%mul78_14_3 = fmul i32 %A_3_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 829 'fmul' 'mul78_14_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 830 [2/2] (8.46ns)   --->   "%mul78_15_1 = fmul i32 %A_1_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 830 'fmul' 'mul78_15_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 831 [2/2] (8.46ns)   --->   "%mul78_15_2 = fmul i32 %A_2_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 831 'fmul' 'mul78_15_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [2/2] (8.46ns)   --->   "%mul78_16_1 = fmul i32 %A_1_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 832 'fmul' 'mul78_16_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.2>
ST_8 : Operation 833 [1/2] (13.1ns)   --->   "%add84_2 = fadd i32 %add84_1, i32 %z_3" [gemm_no_taffoin2.c:93]   --->   Operation 833 'fadd' 'add84_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 834 [2/2] (13.1ns)   --->   "%add84_3 = fadd i32 %add84_2, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 834 'fadd' 'add84_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 835 [1/2] (8.46ns)   --->   "%z_15 = fmul i32 %mul78_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 835 'fmul' 'z_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 836 [1/2] (8.46ns)   --->   "%z_16 = fmul i32 %mul78_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 836 'fmul' 'z_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 837 [1/2] (8.46ns)   --->   "%mul78_16 = fmul i32 %A_1_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 837 'fmul' 'mul78_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 838 [2/2] (8.46ns)   --->   "%z_17 = fmul i32 %mul78_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 838 'fmul' 'z_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/2] (8.46ns)   --->   "%mul78_17 = fmul i32 %A_2_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 839 'fmul' 'mul78_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 840 [2/2] (8.46ns)   --->   "%z_18 = fmul i32 %mul78_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 840 'fmul' 'z_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 841 [2/2] (8.46ns)   --->   "%mul78_18 = fmul i32 %A_3_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 841 'fmul' 'mul78_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 842 [1/2] (13.1ns)   --->   "%add84_1_3 = fadd i32 %add84_1_2, i32 %z_34" [gemm_no_taffoin2.c:93]   --->   Operation 842 'fadd' 'add84_1_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 843 [2/2] (13.1ns)   --->   "%add84_1_4 = fadd i32 %add84_1_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 843 'fadd' 'add84_1_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 844 [1/2] (8.46ns)   --->   "%z_45 = fmul i32 %mul78_1_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 844 'fmul' 'z_45' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [1/2] (8.46ns)   --->   "%z_46 = fmul i32 %mul78_1_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 845 'fmul' 'z_46' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 846 [1/2] (8.46ns)   --->   "%mul78_1_15 = fmul i32 %A_0_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 846 'fmul' 'mul78_1_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 847 [2/2] (8.46ns)   --->   "%z_47 = fmul i32 %mul78_1_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 847 'fmul' 'z_47' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 848 [1/2] (8.46ns)   --->   "%mul78_1_16 = fmul i32 %A_1_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 848 'fmul' 'mul78_1_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [2/2] (8.46ns)   --->   "%z_48 = fmul i32 %mul78_1_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 849 'fmul' 'z_48' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 850 [2/2] (8.46ns)   --->   "%mul78_1_17 = fmul i32 %A_2_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 850 'fmul' 'mul78_1_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/2] (13.1ns)   --->   "%add84_2_3 = fadd i32 %add84_2_2, i32 %z_65" [gemm_no_taffoin2.c:93]   --->   Operation 851 'fadd' 'add84_2_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 852 [2/2] (13.1ns)   --->   "%add84_2_4 = fadd i32 %add84_2_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 852 'fadd' 'add84_2_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 853 [1/2] (8.46ns)   --->   "%z_75 = fmul i32 %mul78_2_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 853 'fmul' 'z_75' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/2] (8.46ns)   --->   "%z_76 = fmul i32 %mul78_2_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 854 'fmul' 'z_76' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 855 [1/2] (8.46ns)   --->   "%mul78_2_14 = fmul i32 %A_15_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 855 'fmul' 'mul78_2_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [2/2] (8.46ns)   --->   "%z_77 = fmul i32 %mul78_2_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 856 'fmul' 'z_77' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 857 [2/2] (8.46ns)   --->   "%mul78_2_15 = fmul i32 %A_1_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 857 'fmul' 'mul78_2_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 858 [1/2] (13.1ns)   --->   "%add84_3_3 = fadd i32 %add84_3_2, i32 %z_95" [gemm_no_taffoin2.c:93]   --->   Operation 858 'fadd' 'add84_3_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 859 [2/2] (13.1ns)   --->   "%add84_3_4 = fadd i32 %add84_3_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 859 'fadd' 'add84_3_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 860 [1/2] (8.46ns)   --->   "%z_104 = fmul i32 %mul78_3_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 860 'fmul' 'z_104' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 861 [1/2] (8.46ns)   --->   "%z_105 = fmul i32 %mul78_3_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 861 'fmul' 'z_105' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [1/2] (8.46ns)   --->   "%mul78_3_13 = fmul i32 %A_14_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 862 'fmul' 'mul78_3_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 863 [2/2] (8.46ns)   --->   "%z_106 = fmul i32 %mul78_3_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 863 'fmul' 'z_106' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 864 [1/2] (8.46ns)   --->   "%mul78_3_14 = fmul i32 %A_15_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 864 'fmul' 'mul78_3_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [1/2] (13.1ns)   --->   "%add84_4_3 = fadd i32 %add84_4_2, i32 %z_125" [gemm_no_taffoin2.c:93]   --->   Operation 865 'fadd' 'add84_4_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 866 [2/2] (13.1ns)   --->   "%add84_4_4 = fadd i32 %add84_4_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 866 'fadd' 'add84_4_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 867 [1/2] (8.46ns)   --->   "%z_132 = fmul i32 %mul78_4_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 867 'fmul' 'z_132' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 868 [1/2] (8.46ns)   --->   "%z_133 = fmul i32 %mul78_4_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 868 'fmul' 'z_133' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 869 [1/2] (8.46ns)   --->   "%mul78_4_11 = fmul i32 %A_13_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 869 'fmul' 'mul78_4_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 870 [2/2] (8.46ns)   --->   "%z_134 = fmul i32 %mul78_4_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 870 'fmul' 'z_134' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 871 [2/2] (8.46ns)   --->   "%mul78_4_12 = fmul i32 %A_14_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 871 'fmul' 'mul78_4_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 872 [2/2] (8.46ns)   --->   "%mul78_4_13 = fmul i32 %A_15_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 872 'fmul' 'mul78_4_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 873 [1/2] (13.1ns)   --->   "%add84_5_3 = fadd i32 %add84_5_2, i32 %z_153" [gemm_no_taffoin2.c:93]   --->   Operation 873 'fadd' 'add84_5_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 874 [2/2] (13.1ns)   --->   "%add84_5_4 = fadd i32 %add84_5_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 874 'fadd' 'add84_5_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 875 [1/2] (8.46ns)   --->   "%z_159 = fmul i32 %mul78_5_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 875 'fmul' 'z_159' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 876 [1/2] (8.46ns)   --->   "%z_160 = fmul i32 %mul78_5_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 876 'fmul' 'z_160' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 877 [1/2] (8.46ns)   --->   "%mul78_5_10 = fmul i32 %A_12_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 877 'fmul' 'mul78_5_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 878 [2/2] (8.46ns)   --->   "%z_161 = fmul i32 %mul78_5_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 878 'fmul' 'z_161' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 879 [2/2] (8.46ns)   --->   "%mul78_5_11 = fmul i32 %A_13_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 879 'fmul' 'mul78_5_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 880 [2/2] (8.46ns)   --->   "%mul78_5_12 = fmul i32 %A_14_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 880 'fmul' 'mul78_5_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 881 [1/2] (13.1ns)   --->   "%add84_6_3 = fadd i32 %add84_6_2, i32 %z_181" [gemm_no_taffoin2.c:93]   --->   Operation 881 'fadd' 'add84_6_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 882 [2/2] (13.1ns)   --->   "%add84_6_4 = fadd i32 %add84_6_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 882 'fadd' 'add84_6_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 883 [1/2] (8.46ns)   --->   "%z_186 = fmul i32 %mul78_6_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 883 'fmul' 'z_186' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 884 [1/2] (8.46ns)   --->   "%z_187 = fmul i32 %mul78_6_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 884 'fmul' 'z_187' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 885 [1/2] (8.46ns)   --->   "%mul78_6_8 = fmul i32 %A_11_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 885 'fmul' 'mul78_6_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 886 [2/2] (8.46ns)   --->   "%z_188 = fmul i32 %mul78_6_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 886 'fmul' 'z_188' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 887 [2/2] (8.46ns)   --->   "%mul78_6_10 = fmul i32 %A_12_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 887 'fmul' 'mul78_6_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 888 [2/2] (8.46ns)   --->   "%mul78_6_11 = fmul i32 %A_13_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 888 'fmul' 'mul78_6_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 889 [1/2] (13.1ns)   --->   "%add84_7_3 = fadd i32 %add84_7_2, i32 %z_209" [gemm_no_taffoin2.c:93]   --->   Operation 889 'fadd' 'add84_7_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 890 [2/2] (13.1ns)   --->   "%add84_7_4 = fadd i32 %add84_7_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 890 'fadd' 'add84_7_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 891 [1/2] (8.46ns)   --->   "%z_214 = fmul i32 %mul78_7_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 891 'fmul' 'z_214' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 892 [1/2] (8.46ns)   --->   "%mul78_7_s = fmul i32 %A_10_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 892 'fmul' 'mul78_7_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 893 [2/2] (8.46ns)   --->   "%z_215 = fmul i32 %mul78_7_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 893 'fmul' 'z_215' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 894 [2/2] (8.46ns)   --->   "%mul78_7_8 = fmul i32 %A_11_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 894 'fmul' 'mul78_7_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 895 [2/2] (8.46ns)   --->   "%mul78_7_10 = fmul i32 %A_12_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 895 'fmul' 'mul78_7_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 896 [1/2] (13.1ns)   --->   "%add84_8_3 = fadd i32 %add84_8_2, i32 %z_237" [gemm_no_taffoin2.c:93]   --->   Operation 896 'fadd' 'add84_8_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 897 [2/2] (13.1ns)   --->   "%add84_8_4 = fadd i32 %add84_8_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 897 'fadd' 'add84_8_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 898 [1/2] (8.46ns)   --->   "%z_240 = fmul i32 %mul78_8_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 898 'fmul' 'z_240' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 899 [1/2] (8.46ns)   --->   "%mul78_8_9 = fmul i32 %A_9_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 899 'fmul' 'mul78_8_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 900 [2/2] (8.46ns)   --->   "%z_241 = fmul i32 %mul78_8_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 900 'fmul' 'z_241' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 901 [2/2] (8.46ns)   --->   "%mul78_8_s = fmul i32 %A_10_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 901 'fmul' 'mul78_8_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 902 [2/2] (8.46ns)   --->   "%mul78_8_4 = fmul i32 %A_11_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 902 'fmul' 'mul78_8_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 903 [1/2] (13.1ns)   --->   "%add84_9_2 = fadd i32 %add84_9_1, i32 %z_260" [gemm_no_taffoin2.c:93]   --->   Operation 903 'fadd' 'add84_9_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 904 [2/2] (13.1ns)   --->   "%add84_9_3 = fadd i32 %add84_9_2, i32 %z_261" [gemm_no_taffoin2.c:93]   --->   Operation 904 'fadd' 'add84_9_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 905 [1/2] (8.46ns)   --->   "%z_263 = fmul i32 %mul78_9_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 905 'fmul' 'z_263' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 906 [1/2] (8.46ns)   --->   "%z_264 = fmul i32 %mul78_9_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 906 'fmul' 'z_264' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 907 [2/2] (8.46ns)   --->   "%mul78_9_9 = fmul i32 %A_9_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 907 'fmul' 'mul78_9_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 908 [2/2] (8.46ns)   --->   "%mul78_9_s = fmul i32 %A_10_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 908 'fmul' 'mul78_9_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 909 [1/2] (13.1ns)   --->   "%add84_10_2 = fadd i32 %add84_10_1, i32 %z_284" [gemm_no_taffoin2.c:93]   --->   Operation 909 'fadd' 'add84_10_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 910 [2/2] (13.1ns)   --->   "%add84_10_3 = fadd i32 %add84_10_2, i32 %z_285" [gemm_no_taffoin2.c:93]   --->   Operation 910 'fadd' 'add84_10_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 911 [1/2] (8.46ns)   --->   "%z_286 = fmul i32 %mul78_10_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 911 'fmul' 'z_286' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 912 [1/2] (8.46ns)   --->   "%z_287 = fmul i32 %mul78_10_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 912 'fmul' 'z_287' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 913 [1/2] (8.46ns)   --->   "%mul78_10_7 = fmul i32 %A_7_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 913 'fmul' 'mul78_10_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 914 [2/2] (8.46ns)   --->   "%z_288 = fmul i32 %mul78_10_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 914 'fmul' 'z_288' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 915 [2/2] (8.46ns)   --->   "%mul78_10_9 = fmul i32 %A_9_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 915 'fmul' 'mul78_10_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 916 [1/2] (13.1ns)   --->   "%add84_11_2 = fadd i32 %add84_11_1, i32 %z_308" [gemm_no_taffoin2.c:93]   --->   Operation 916 'fadd' 'add84_11_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 917 [2/2] (13.1ns)   --->   "%add84_11_3 = fadd i32 %add84_11_2, i32 %z_309" [gemm_no_taffoin2.c:93]   --->   Operation 917 'fadd' 'add84_11_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 918 [1/2] (8.46ns)   --->   "%z_310 = fmul i32 %mul78_11_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 918 'fmul' 'z_310' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 919 [1/2] (8.46ns)   --->   "%mul78_11_6 = fmul i32 %A_6_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 919 'fmul' 'mul78_11_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 920 [2/2] (8.46ns)   --->   "%z_311 = fmul i32 %mul78_11_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 920 'fmul' 'z_311' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 921 [2/2] (8.46ns)   --->   "%mul78_11_7 = fmul i32 %A_7_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 921 'fmul' 'mul78_11_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 922 [1/2] (13.1ns)   --->   "%add84_12_1 = fadd i32 %add, i32 %z_331" [gemm_no_taffoin2.c:93]   --->   Operation 922 'fadd' 'add84_12_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 923 [2/2] (13.1ns)   --->   "%add84_12_2 = fadd i32 %add84_12_1, i32 %z_332" [gemm_no_taffoin2.c:93]   --->   Operation 923 'fadd' 'add84_12_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 924 [1/2] (8.46ns)   --->   "%z_333 = fmul i32 %mul78_12_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 924 'fmul' 'z_333' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 925 [1/2] (8.46ns)   --->   "%mul78_12_5 = fmul i32 %A_5_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 925 'fmul' 'mul78_12_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 926 [2/2] (8.46ns)   --->   "%z_334 = fmul i32 %mul78_12_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 926 'fmul' 'z_334' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 927 [2/2] (8.46ns)   --->   "%mul78_12_6 = fmul i32 %A_6_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 927 'fmul' 'mul78_12_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 928 [2/2] (8.46ns)   --->   "%mul78_12_7 = fmul i32 %A_7_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 928 'fmul' 'mul78_12_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 929 [1/2] (13.1ns)   --->   "%add84_13_1 = fadd i32 %add, i32 %z_355" [gemm_no_taffoin2.c:93]   --->   Operation 929 'fadd' 'add84_13_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 930 [1/2] (8.46ns)   --->   "%z_356 = fmul i32 %mul78_13_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 930 'fmul' 'z_356' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 931 [2/2] (13.1ns)   --->   "%add84_13_2 = fadd i32 %add84_13_1, i32 %z_356" [gemm_no_taffoin2.c:93]   --->   Operation 931 'fadd' 'add84_13_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 932 [1/2] (8.46ns)   --->   "%z_357 = fmul i32 %mul78_13_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 932 'fmul' 'z_357' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 933 [2/2] (8.46ns)   --->   "%mul78_13_5 = fmul i32 %A_5_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 933 'fmul' 'mul78_13_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 934 [2/2] (8.46ns)   --->   "%mul78_13_6 = fmul i32 %A_6_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 934 'fmul' 'mul78_13_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 935 [1/2] (8.46ns)   --->   "%z_379 = fmul i32 %mul78_14_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 935 'fmul' 'z_379' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 936 [2/2] (13.1ns)   --->   "%add84_14_1 = fadd i32 %add, i32 %z_379" [gemm_no_taffoin2.c:93]   --->   Operation 936 'fadd' 'add84_14_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 937 [1/2] (8.46ns)   --->   "%mul78_14_2 = fmul i32 %A_2_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 937 'fmul' 'mul78_14_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 938 [2/2] (8.46ns)   --->   "%z_380 = fmul i32 %mul78_14_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 938 'fmul' 'z_380' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 939 [1/2] (8.46ns)   --->   "%mul78_14_3 = fmul i32 %A_3_load, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 939 'fmul' 'mul78_14_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 940 [2/2] (8.46ns)   --->   "%z_381 = fmul i32 %mul78_14_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 940 'fmul' 'z_381' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 941 [2/2] (8.46ns)   --->   "%mul78_14_5 = fmul i32 %A_5_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 941 'fmul' 'mul78_14_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 942 [1/2] (8.46ns)   --->   "%mul78_15_1 = fmul i32 %A_1_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 942 'fmul' 'mul78_15_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 943 [2/2] (8.46ns)   --->   "%z_403 = fmul i32 %mul78_15_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 943 'fmul' 'z_403' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 944 [1/2] (8.46ns)   --->   "%mul78_15_2 = fmul i32 %A_2_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 944 'fmul' 'mul78_15_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 945 [2/2] (8.46ns)   --->   "%z_404 = fmul i32 %mul78_15_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 945 'fmul' 'z_404' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 946 [2/2] (8.46ns)   --->   "%mul78_15_3 = fmul i32 %A_3_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 946 'fmul' 'mul78_15_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 947 [1/2] (8.46ns)   --->   "%mul78_16_1 = fmul i32 %A_1_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 947 'fmul' 'mul78_16_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 948 [2/2] (8.46ns)   --->   "%z_427 = fmul i32 %mul78_16_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 948 'fmul' 'z_427' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 949 [2/2] (8.46ns)   --->   "%mul78_16_3 = fmul i32 %A_3_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 949 'fmul' 'mul78_16_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 950 [2/2] (8.46ns)   --->   "%mul78_17_1 = fmul i32 %A_1_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 950 'fmul' 'mul78_17_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 951 [2/2] (8.46ns)   --->   "%mul78_18_1 = fmul i32 %A_1_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 951 'fmul' 'mul78_18_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 26.2>
ST_9 : Operation 952 [1/2] (13.1ns)   --->   "%add84_3 = fadd i32 %add84_2, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 952 'fadd' 'add84_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 953 [2/2] (13.1ns)   --->   "%add84_4 = fadd i32 %add84_3, i32 %z_5" [gemm_no_taffoin2.c:93]   --->   Operation 953 'fadd' 'add84_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 954 [1/2] (8.46ns)   --->   "%z_17 = fmul i32 %mul78_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 954 'fmul' 'z_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 955 [1/2] (8.46ns)   --->   "%z_18 = fmul i32 %mul78_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 955 'fmul' 'z_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 956 [1/2] (8.46ns)   --->   "%mul78_18 = fmul i32 %A_3_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 956 'fmul' 'mul78_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 957 [2/2] (8.46ns)   --->   "%z_19 = fmul i32 %mul78_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 957 'fmul' 'z_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 958 [2/2] (8.46ns)   --->   "%mul78_19 = fmul i32 %A_4_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 958 'fmul' 'mul78_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [2/2] (8.46ns)   --->   "%mul78_20 = fmul i32 %A_5_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 959 'fmul' 'mul78_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 960 [1/2] (13.1ns)   --->   "%add84_1_4 = fadd i32 %add84_1_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 960 'fadd' 'add84_1_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 961 [2/2] (13.1ns)   --->   "%add84_1_5 = fadd i32 %add84_1_4, i32 %z_36" [gemm_no_taffoin2.c:93]   --->   Operation 961 'fadd' 'add84_1_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/2] (8.46ns)   --->   "%z_47 = fmul i32 %mul78_1_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 962 'fmul' 'z_47' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 963 [1/2] (8.46ns)   --->   "%z_48 = fmul i32 %mul78_1_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 963 'fmul' 'z_48' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 964 [1/2] (8.46ns)   --->   "%mul78_1_17 = fmul i32 %A_2_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 964 'fmul' 'mul78_1_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 965 [2/2] (8.46ns)   --->   "%z_49 = fmul i32 %mul78_1_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 965 'fmul' 'z_49' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [2/2] (8.46ns)   --->   "%mul78_1_18 = fmul i32 %A_3_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 966 'fmul' 'mul78_1_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 967 [2/2] (8.46ns)   --->   "%mul78_1_19 = fmul i32 %A_4_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 967 'fmul' 'mul78_1_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [1/2] (13.1ns)   --->   "%add84_2_4 = fadd i32 %add84_2_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 968 'fadd' 'add84_2_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 969 [2/2] (13.1ns)   --->   "%add84_2_5 = fadd i32 %add84_2_4, i32 %z_67" [gemm_no_taffoin2.c:93]   --->   Operation 969 'fadd' 'add84_2_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 970 [1/2] (8.46ns)   --->   "%z_77 = fmul i32 %mul78_2_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 970 'fmul' 'z_77' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 971 [1/2] (8.46ns)   --->   "%mul78_2_15 = fmul i32 %A_1_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 971 'fmul' 'mul78_2_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 972 [2/2] (8.46ns)   --->   "%z_78 = fmul i32 %mul78_2_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 972 'fmul' 'z_78' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 973 [2/2] (8.46ns)   --->   "%mul78_2_16 = fmul i32 %A_2_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 973 'fmul' 'mul78_2_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 974 [2/2] (8.46ns)   --->   "%mul78_2_17 = fmul i32 %A_3_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 974 'fmul' 'mul78_2_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 975 [1/2] (13.1ns)   --->   "%add84_3_4 = fadd i32 %add84_3_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 975 'fadd' 'add84_3_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 976 [2/2] (13.1ns)   --->   "%add84_3_5 = fadd i32 %add84_3_4, i32 %z_97" [gemm_no_taffoin2.c:93]   --->   Operation 976 'fadd' 'add84_3_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 977 [1/2] (8.46ns)   --->   "%z_106 = fmul i32 %mul78_3_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 977 'fmul' 'z_106' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 978 [2/2] (8.46ns)   --->   "%z_107 = fmul i32 %mul78_3_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 978 'fmul' 'z_107' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 979 [2/2] (8.46ns)   --->   "%mul78_3_15 = fmul i32 %A_1_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 979 'fmul' 'mul78_3_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 980 [1/2] (13.1ns)   --->   "%add84_4_4 = fadd i32 %add84_4_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 980 'fadd' 'add84_4_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 981 [2/2] (13.1ns)   --->   "%add84_4_5 = fadd i32 %add84_4_4, i32 %z_127" [gemm_no_taffoin2.c:93]   --->   Operation 981 'fadd' 'add84_4_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 982 [1/2] (8.46ns)   --->   "%z_134 = fmul i32 %mul78_4_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 982 'fmul' 'z_134' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 983 [1/2] (8.46ns)   --->   "%mul78_4_12 = fmul i32 %A_14_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 983 'fmul' 'mul78_4_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 984 [2/2] (8.46ns)   --->   "%z_135 = fmul i32 %mul78_4_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 984 'fmul' 'z_135' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 985 [1/2] (8.46ns)   --->   "%mul78_4_13 = fmul i32 %A_15_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 985 'fmul' 'mul78_4_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 986 [2/2] (8.46ns)   --->   "%z_136 = fmul i32 %mul78_4_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 986 'fmul' 'z_136' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 987 [1/2] (13.1ns)   --->   "%add84_5_4 = fadd i32 %add84_5_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 987 'fadd' 'add84_5_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 988 [2/2] (13.1ns)   --->   "%add84_5_5 = fadd i32 %add84_5_4, i32 %z_155" [gemm_no_taffoin2.c:93]   --->   Operation 988 'fadd' 'add84_5_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 989 [1/2] (8.46ns)   --->   "%z_161 = fmul i32 %mul78_5_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 989 'fmul' 'z_161' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 990 [1/2] (8.46ns)   --->   "%mul78_5_11 = fmul i32 %A_13_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 990 'fmul' 'mul78_5_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 991 [2/2] (8.46ns)   --->   "%z_162 = fmul i32 %mul78_5_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 991 'fmul' 'z_162' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 992 [1/2] (8.46ns)   --->   "%mul78_5_12 = fmul i32 %A_14_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 992 'fmul' 'mul78_5_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 993 [2/2] (8.46ns)   --->   "%z_163 = fmul i32 %mul78_5_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 993 'fmul' 'z_163' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 994 [2/2] (8.46ns)   --->   "%mul78_5_13 = fmul i32 %A_15_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 994 'fmul' 'mul78_5_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/2] (13.1ns)   --->   "%add84_6_4 = fadd i32 %add84_6_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 995 'fadd' 'add84_6_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 996 [2/2] (13.1ns)   --->   "%add84_6_5 = fadd i32 %add84_6_4, i32 %z_183" [gemm_no_taffoin2.c:93]   --->   Operation 996 'fadd' 'add84_6_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 997 [1/2] (8.46ns)   --->   "%z_188 = fmul i32 %mul78_6_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 997 'fmul' 'z_188' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 998 [1/2] (8.46ns)   --->   "%mul78_6_10 = fmul i32 %A_12_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 998 'fmul' 'mul78_6_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 999 [2/2] (8.46ns)   --->   "%z_189 = fmul i32 %mul78_6_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 999 'fmul' 'z_189' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1000 [1/2] (8.46ns)   --->   "%mul78_6_11 = fmul i32 %A_13_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1000 'fmul' 'mul78_6_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1001 [2/2] (8.46ns)   --->   "%z_190 = fmul i32 %mul78_6_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1001 'fmul' 'z_190' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1002 [2/2] (8.46ns)   --->   "%mul78_6_12 = fmul i32 %A_14_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1002 'fmul' 'mul78_6_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1003 [1/2] (13.1ns)   --->   "%add84_7_4 = fadd i32 %add84_7_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 1003 'fadd' 'add84_7_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1004 [2/2] (13.1ns)   --->   "%add84_7_5 = fadd i32 %add84_7_4, i32 %z_211" [gemm_no_taffoin2.c:93]   --->   Operation 1004 'fadd' 'add84_7_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1005 [1/2] (8.46ns)   --->   "%z_215 = fmul i32 %mul78_7_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1005 'fmul' 'z_215' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1006 [1/2] (8.46ns)   --->   "%mul78_7_8 = fmul i32 %A_11_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1006 'fmul' 'mul78_7_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1007 [2/2] (8.46ns)   --->   "%z_216 = fmul i32 %mul78_7_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1007 'fmul' 'z_216' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1008 [1/2] (8.46ns)   --->   "%mul78_7_10 = fmul i32 %A_12_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1008 'fmul' 'mul78_7_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1009 [2/2] (8.46ns)   --->   "%z_217 = fmul i32 %mul78_7_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1009 'fmul' 'z_217' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1010 [2/2] (8.46ns)   --->   "%mul78_7_11 = fmul i32 %A_13_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1010 'fmul' 'mul78_7_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1011 [1/2] (13.1ns)   --->   "%add84_8_4 = fadd i32 %add84_8_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 1011 'fadd' 'add84_8_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1012 [2/2] (13.1ns)   --->   "%add84_8_5 = fadd i32 %add84_8_4, i32 %z_238" [gemm_no_taffoin2.c:93]   --->   Operation 1012 'fadd' 'add84_8_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1013 [1/2] (8.46ns)   --->   "%z_241 = fmul i32 %mul78_8_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1013 'fmul' 'z_241' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1014 [1/2] (8.46ns)   --->   "%mul78_8_s = fmul i32 %A_10_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1014 'fmul' 'mul78_8_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1015 [2/2] (8.46ns)   --->   "%z_242 = fmul i32 %mul78_8_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1015 'fmul' 'z_242' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1016 [1/2] (8.46ns)   --->   "%mul78_8_4 = fmul i32 %A_11_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1016 'fmul' 'mul78_8_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1017 [2/2] (8.46ns)   --->   "%z_243 = fmul i32 %mul78_8_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1017 'fmul' 'z_243' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1018 [1/2] (13.1ns)   --->   "%add84_9_3 = fadd i32 %add84_9_2, i32 %z_261" [gemm_no_taffoin2.c:93]   --->   Operation 1018 'fadd' 'add84_9_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1019 [2/2] (13.1ns)   --->   "%add84_9_4 = fadd i32 %add84_9_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 1019 'fadd' 'add84_9_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1020 [1/2] (8.46ns)   --->   "%mul78_9_9 = fmul i32 %A_9_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1020 'fmul' 'mul78_9_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1021 [2/2] (8.46ns)   --->   "%z_265 = fmul i32 %mul78_9_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1021 'fmul' 'z_265' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1022 [1/2] (8.46ns)   --->   "%mul78_9_s = fmul i32 %A_10_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1022 'fmul' 'mul78_9_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1023 [2/2] (8.46ns)   --->   "%z_266 = fmul i32 %mul78_9_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1023 'fmul' 'z_266' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1024 [2/2] (8.46ns)   --->   "%mul78_9_4 = fmul i32 %A_11_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1024 'fmul' 'mul78_9_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1025 [1/2] (13.1ns)   --->   "%add84_10_3 = fadd i32 %add84_10_2, i32 %z_285" [gemm_no_taffoin2.c:93]   --->   Operation 1025 'fadd' 'add84_10_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1026 [2/2] (13.1ns)   --->   "%add84_10_4 = fadd i32 %add84_10_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 1026 'fadd' 'add84_10_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1027 [1/2] (8.46ns)   --->   "%z_288 = fmul i32 %mul78_10_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1027 'fmul' 'z_288' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1028 [1/2] (8.46ns)   --->   "%mul78_10_9 = fmul i32 %A_9_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1028 'fmul' 'mul78_10_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1029 [2/2] (8.46ns)   --->   "%z_289 = fmul i32 %mul78_10_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1029 'fmul' 'z_289' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1030 [2/2] (8.46ns)   --->   "%mul78_10_s = fmul i32 %A_10_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1030 'fmul' 'mul78_10_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1031 [1/2] (13.1ns)   --->   "%add84_11_3 = fadd i32 %add84_11_2, i32 %z_309" [gemm_no_taffoin2.c:93]   --->   Operation 1031 'fadd' 'add84_11_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1032 [2/2] (13.1ns)   --->   "%add84_11_4 = fadd i32 %add84_11_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 1032 'fadd' 'add84_11_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1033 [1/2] (8.46ns)   --->   "%z_311 = fmul i32 %mul78_11_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1033 'fmul' 'z_311' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1034 [1/2] (8.46ns)   --->   "%mul78_11_7 = fmul i32 %A_7_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1034 'fmul' 'mul78_11_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1035 [2/2] (8.46ns)   --->   "%z_312 = fmul i32 %mul78_11_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1035 'fmul' 'z_312' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1036 [2/2] (8.46ns)   --->   "%mul78_11_9 = fmul i32 %A_9_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1036 'fmul' 'mul78_11_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1037 [1/2] (13.1ns)   --->   "%add84_12_2 = fadd i32 %add84_12_1, i32 %z_332" [gemm_no_taffoin2.c:93]   --->   Operation 1037 'fadd' 'add84_12_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1038 [2/2] (13.1ns)   --->   "%add84_12_3 = fadd i32 %add84_12_2, i32 %z_333" [gemm_no_taffoin2.c:93]   --->   Operation 1038 'fadd' 'add84_12_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1039 [1/2] (8.46ns)   --->   "%z_334 = fmul i32 %mul78_12_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1039 'fmul' 'z_334' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1040 [1/2] (8.46ns)   --->   "%mul78_12_6 = fmul i32 %A_6_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1040 'fmul' 'mul78_12_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1041 [2/2] (8.46ns)   --->   "%z_335 = fmul i32 %mul78_12_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1041 'fmul' 'z_335' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1042 [1/2] (8.46ns)   --->   "%mul78_12_7 = fmul i32 %A_7_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1042 'fmul' 'mul78_12_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1043 [2/2] (8.46ns)   --->   "%z_336 = fmul i32 %mul78_12_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1043 'fmul' 'z_336' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1044 [1/2] (13.1ns)   --->   "%add84_13_2 = fadd i32 %add84_13_1, i32 %z_356" [gemm_no_taffoin2.c:93]   --->   Operation 1044 'fadd' 'add84_13_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1045 [2/2] (13.1ns)   --->   "%add84_13_3 = fadd i32 %add84_13_2, i32 %z_357" [gemm_no_taffoin2.c:93]   --->   Operation 1045 'fadd' 'add84_13_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1046 [1/2] (8.46ns)   --->   "%mul78_13_5 = fmul i32 %A_5_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1046 'fmul' 'mul78_13_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1047 [2/2] (8.46ns)   --->   "%z_358 = fmul i32 %mul78_13_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1047 'fmul' 'z_358' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1048 [1/2] (8.46ns)   --->   "%mul78_13_6 = fmul i32 %A_6_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1048 'fmul' 'mul78_13_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1049 [2/2] (8.46ns)   --->   "%z_359 = fmul i32 %mul78_13_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1049 'fmul' 'z_359' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1050 [2/2] (8.46ns)   --->   "%mul78_13_7 = fmul i32 %A_7_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1050 'fmul' 'mul78_13_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1051 [1/2] (13.1ns)   --->   "%add84_14_1 = fadd i32 %add, i32 %z_379" [gemm_no_taffoin2.c:93]   --->   Operation 1051 'fadd' 'add84_14_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1052 [1/2] (8.46ns)   --->   "%z_380 = fmul i32 %mul78_14_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1052 'fmul' 'z_380' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1053 [2/2] (13.1ns)   --->   "%add84_14_2 = fadd i32 %add84_14_1, i32 %z_380" [gemm_no_taffoin2.c:93]   --->   Operation 1053 'fadd' 'add84_14_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1054 [1/2] (8.46ns)   --->   "%z_381 = fmul i32 %mul78_14_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1054 'fmul' 'z_381' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1055 [1/2] (8.46ns)   --->   "%mul78_14_5 = fmul i32 %A_5_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1055 'fmul' 'mul78_14_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1056 [2/2] (8.46ns)   --->   "%z_382 = fmul i32 %mul78_14_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1056 'fmul' 'z_382' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1057 [2/2] (8.46ns)   --->   "%mul78_14_6 = fmul i32 %A_6_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1057 'fmul' 'mul78_14_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [1/2] (8.46ns)   --->   "%z_403 = fmul i32 %mul78_15_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1058 'fmul' 'z_403' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1059 [2/2] (13.1ns)   --->   "%add84_15_1 = fadd i32 %add, i32 %z_403" [gemm_no_taffoin2.c:93]   --->   Operation 1059 'fadd' 'add84_15_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1060 [1/2] (8.46ns)   --->   "%z_404 = fmul i32 %mul78_15_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1060 'fmul' 'z_404' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1061 [1/2] (8.46ns)   --->   "%mul78_15_3 = fmul i32 %A_3_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1061 'fmul' 'mul78_15_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1062 [2/2] (8.46ns)   --->   "%z_405 = fmul i32 %mul78_15_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1062 'fmul' 'z_405' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1063 [2/2] (8.46ns)   --->   "%mul78_15_5 = fmul i32 %A_5_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1063 'fmul' 'mul78_15_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1064 [1/2] (8.46ns)   --->   "%z_427 = fmul i32 %mul78_16_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1064 'fmul' 'z_427' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1065 [2/2] (13.1ns)   --->   "%add84_16_1 = fadd i32 %add, i32 %z_427" [gemm_no_taffoin2.c:93]   --->   Operation 1065 'fadd' 'add84_16_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1066 [1/2] (8.46ns)   --->   "%mul78_16_3 = fmul i32 %A_3_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1066 'fmul' 'mul78_16_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1067 [2/2] (8.46ns)   --->   "%z_428 = fmul i32 %mul78_16_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1067 'fmul' 'z_428' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1068 [1/2] (8.46ns)   --->   "%mul78_17_1 = fmul i32 %A_1_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1068 'fmul' 'mul78_17_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1069 [2/2] (8.46ns)   --->   "%z_443 = fmul i32 %mul78_17_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1069 'fmul' 'z_443' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1070 [2/2] (8.46ns)   --->   "%mul78_17_3 = fmul i32 %A_3_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1070 'fmul' 'mul78_17_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1071 [1/2] (8.46ns)   --->   "%mul78_18_1 = fmul i32 %A_1_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1071 'fmul' 'mul78_18_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1072 [2/2] (8.46ns)   --->   "%z_459 = fmul i32 %mul78_18_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1072 'fmul' 'z_459' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1073 [2/2] (8.46ns)   --->   "%mul78_19_1 = fmul i32 %A_1_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1073 'fmul' 'mul78_19_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 26.2>
ST_10 : Operation 1074 [1/2] (13.1ns)   --->   "%add84_4 = fadd i32 %add84_3, i32 %z_5" [gemm_no_taffoin2.c:93]   --->   Operation 1074 'fadd' 'add84_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1075 [2/2] (13.1ns)   --->   "%add84_5 = fadd i32 %add84_4, i32 %z_6" [gemm_no_taffoin2.c:93]   --->   Operation 1075 'fadd' 'add84_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1076 [1/2] (8.46ns)   --->   "%z_19 = fmul i32 %mul78_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1076 'fmul' 'z_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1077 [1/2] (8.46ns)   --->   "%mul78_19 = fmul i32 %A_4_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1077 'fmul' 'mul78_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1078 [2/2] (8.46ns)   --->   "%z_20 = fmul i32 %mul78_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1078 'fmul' 'z_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1079 [1/2] (8.46ns)   --->   "%mul78_20 = fmul i32 %A_5_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1079 'fmul' 'mul78_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1080 [2/2] (8.46ns)   --->   "%z_21 = fmul i32 %mul78_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1080 'fmul' 'z_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1081 [2/2] (8.46ns)   --->   "%mul78_21 = fmul i32 %A_6_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1081 'fmul' 'mul78_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1082 [1/2] (13.1ns)   --->   "%add84_1_5 = fadd i32 %add84_1_4, i32 %z_36" [gemm_no_taffoin2.c:93]   --->   Operation 1082 'fadd' 'add84_1_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1083 [2/2] (13.1ns)   --->   "%add84_1_6 = fadd i32 %add84_1_5, i32 %z_37" [gemm_no_taffoin2.c:93]   --->   Operation 1083 'fadd' 'add84_1_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1084 [1/2] (8.46ns)   --->   "%z_49 = fmul i32 %mul78_1_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1084 'fmul' 'z_49' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1085 [1/2] (8.46ns)   --->   "%mul78_1_18 = fmul i32 %A_3_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1085 'fmul' 'mul78_1_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1086 [2/2] (8.46ns)   --->   "%z_50 = fmul i32 %mul78_1_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1086 'fmul' 'z_50' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1087 [1/2] (8.46ns)   --->   "%mul78_1_19 = fmul i32 %A_4_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1087 'fmul' 'mul78_1_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1088 [2/2] (8.46ns)   --->   "%mul78_1_20 = fmul i32 %A_5_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1088 'fmul' 'mul78_1_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1089 [1/2] (13.1ns)   --->   "%add84_2_5 = fadd i32 %add84_2_4, i32 %z_67" [gemm_no_taffoin2.c:93]   --->   Operation 1089 'fadd' 'add84_2_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1090 [2/2] (13.1ns)   --->   "%add84_2_6 = fadd i32 %add84_2_5, i32 %z_68" [gemm_no_taffoin2.c:93]   --->   Operation 1090 'fadd' 'add84_2_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1091 [1/2] (8.46ns)   --->   "%z_78 = fmul i32 %mul78_2_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1091 'fmul' 'z_78' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1092 [1/2] (8.46ns)   --->   "%mul78_2_16 = fmul i32 %A_2_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1092 'fmul' 'mul78_2_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1093 [2/2] (8.46ns)   --->   "%z_79 = fmul i32 %mul78_2_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1093 'fmul' 'z_79' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1094 [1/2] (8.46ns)   --->   "%mul78_2_17 = fmul i32 %A_3_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1094 'fmul' 'mul78_2_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1095 [2/2] (8.46ns)   --->   "%mul78_2_18 = fmul i32 %A_4_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1095 'fmul' 'mul78_2_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1096 [1/2] (13.1ns)   --->   "%add84_3_5 = fadd i32 %add84_3_4, i32 %z_97" [gemm_no_taffoin2.c:93]   --->   Operation 1096 'fadd' 'add84_3_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1097 [2/2] (13.1ns)   --->   "%add84_3_6 = fadd i32 %add84_3_5, i32 %z_98" [gemm_no_taffoin2.c:93]   --->   Operation 1097 'fadd' 'add84_3_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1098 [1/2] (8.46ns)   --->   "%z_107 = fmul i32 %mul78_3_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1098 'fmul' 'z_107' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1099 [1/2] (8.46ns)   --->   "%mul78_3_15 = fmul i32 %A_1_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1099 'fmul' 'mul78_3_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1100 [2/2] (8.46ns)   --->   "%z_108 = fmul i32 %mul78_3_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1100 'fmul' 'z_108' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1101 [2/2] (8.46ns)   --->   "%mul78_3_16 = fmul i32 %A_2_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1101 'fmul' 'mul78_3_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1102 [2/2] (8.46ns)   --->   "%mul78_3_17 = fmul i32 %A_3_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1102 'fmul' 'mul78_3_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1103 [1/2] (13.1ns)   --->   "%add84_4_5 = fadd i32 %add84_4_4, i32 %z_127" [gemm_no_taffoin2.c:93]   --->   Operation 1103 'fadd' 'add84_4_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1104 [2/2] (13.1ns)   --->   "%add84_4_6 = fadd i32 %add84_4_5, i32 %z_128" [gemm_no_taffoin2.c:93]   --->   Operation 1104 'fadd' 'add84_4_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1105 [1/2] (8.46ns)   --->   "%z_135 = fmul i32 %mul78_4_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1105 'fmul' 'z_135' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1106 [1/2] (8.46ns)   --->   "%z_136 = fmul i32 %mul78_4_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1106 'fmul' 'z_136' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1107 [2/2] (8.46ns)   --->   "%mul78_4_14 = fmul i32 %A_1_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1107 'fmul' 'mul78_4_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1108 [2/2] (8.46ns)   --->   "%mul78_4_15 = fmul i32 %A_2_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1108 'fmul' 'mul78_4_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1109 [1/2] (13.1ns)   --->   "%add84_5_5 = fadd i32 %add84_5_4, i32 %z_155" [gemm_no_taffoin2.c:93]   --->   Operation 1109 'fadd' 'add84_5_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1110 [2/2] (13.1ns)   --->   "%add84_5_6 = fadd i32 %add84_5_5, i32 %z_156" [gemm_no_taffoin2.c:93]   --->   Operation 1110 'fadd' 'add84_5_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1111 [1/2] (8.46ns)   --->   "%z_162 = fmul i32 %mul78_5_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1111 'fmul' 'z_162' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/2] (8.46ns)   --->   "%z_163 = fmul i32 %mul78_5_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1112 'fmul' 'z_163' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1113 [1/2] (8.46ns)   --->   "%mul78_5_13 = fmul i32 %A_15_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1113 'fmul' 'mul78_5_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1114 [2/2] (8.46ns)   --->   "%z_164 = fmul i32 %mul78_5_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1114 'fmul' 'z_164' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1115 [2/2] (8.46ns)   --->   "%mul78_5_14 = fmul i32 %A_1_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1115 'fmul' 'mul78_5_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1116 [1/2] (13.1ns)   --->   "%add84_6_5 = fadd i32 %add84_6_4, i32 %z_183" [gemm_no_taffoin2.c:93]   --->   Operation 1116 'fadd' 'add84_6_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1117 [2/2] (13.1ns)   --->   "%add84_6_6 = fadd i32 %add84_6_5, i32 %z_184" [gemm_no_taffoin2.c:93]   --->   Operation 1117 'fadd' 'add84_6_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1118 [1/2] (8.46ns)   --->   "%z_189 = fmul i32 %mul78_6_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1118 'fmul' 'z_189' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1119 [1/2] (8.46ns)   --->   "%z_190 = fmul i32 %mul78_6_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1119 'fmul' 'z_190' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1120 [1/2] (8.46ns)   --->   "%mul78_6_12 = fmul i32 %A_14_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1120 'fmul' 'mul78_6_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1121 [2/2] (8.46ns)   --->   "%z_191 = fmul i32 %mul78_6_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1121 'fmul' 'z_191' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1122 [2/2] (8.46ns)   --->   "%mul78_6_13 = fmul i32 %A_15_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1122 'fmul' 'mul78_6_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1123 [1/2] (13.1ns)   --->   "%add84_7_5 = fadd i32 %add84_7_4, i32 %z_211" [gemm_no_taffoin2.c:93]   --->   Operation 1123 'fadd' 'add84_7_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1124 [2/2] (13.1ns)   --->   "%add84_7_6 = fadd i32 %add84_7_5, i32 %z_212" [gemm_no_taffoin2.c:93]   --->   Operation 1124 'fadd' 'add84_7_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1125 [1/2] (8.46ns)   --->   "%z_216 = fmul i32 %mul78_7_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1125 'fmul' 'z_216' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1126 [1/2] (8.46ns)   --->   "%z_217 = fmul i32 %mul78_7_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1126 'fmul' 'z_217' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1127 [1/2] (8.46ns)   --->   "%mul78_7_11 = fmul i32 %A_13_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1127 'fmul' 'mul78_7_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1128 [2/2] (8.46ns)   --->   "%z_218 = fmul i32 %mul78_7_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1128 'fmul' 'z_218' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1129 [2/2] (8.46ns)   --->   "%mul78_7_12 = fmul i32 %A_14_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1129 'fmul' 'mul78_7_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1130 [2/2] (8.46ns)   --->   "%mul78_7_13 = fmul i32 %A_15_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1130 'fmul' 'mul78_7_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/2] (13.1ns)   --->   "%add84_8_5 = fadd i32 %add84_8_4, i32 %z_238" [gemm_no_taffoin2.c:93]   --->   Operation 1131 'fadd' 'add84_8_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1132 [2/2] (13.1ns)   --->   "%add84_8_6 = fadd i32 %add84_8_5, i32 %z_239" [gemm_no_taffoin2.c:93]   --->   Operation 1132 'fadd' 'add84_8_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1133 [1/2] (8.46ns)   --->   "%z_242 = fmul i32 %mul78_8_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1133 'fmul' 'z_242' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1134 [1/2] (8.46ns)   --->   "%z_243 = fmul i32 %mul78_8_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1134 'fmul' 'z_243' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1135 [2/2] (8.46ns)   --->   "%mul78_8_8 = fmul i32 %A_13_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1135 'fmul' 'mul78_8_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1136 [2/2] (8.46ns)   --->   "%mul78_8_10 = fmul i32 %A_14_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1136 'fmul' 'mul78_8_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1137 [1/2] (13.1ns)   --->   "%add84_9_4 = fadd i32 %add84_9_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 1137 'fadd' 'add84_9_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1138 [2/2] (13.1ns)   --->   "%add84_9_5 = fadd i32 %add84_9_4, i32 %z_262" [gemm_no_taffoin2.c:93]   --->   Operation 1138 'fadd' 'add84_9_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/2] (8.46ns)   --->   "%z_265 = fmul i32 %mul78_9_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1139 'fmul' 'z_265' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1140 [1/2] (8.46ns)   --->   "%z_266 = fmul i32 %mul78_9_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1140 'fmul' 'z_266' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/2] (8.46ns)   --->   "%mul78_9_4 = fmul i32 %A_11_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1141 'fmul' 'mul78_9_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1142 [2/2] (8.46ns)   --->   "%z_267 = fmul i32 %mul78_9_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1142 'fmul' 'z_267' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1143 [2/2] (8.46ns)   --->   "%mul78_9_8 = fmul i32 %A_13_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1143 'fmul' 'mul78_9_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1144 [1/2] (13.1ns)   --->   "%add84_10_4 = fadd i32 %add84_10_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 1144 'fadd' 'add84_10_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1145 [2/2] (13.1ns)   --->   "%add84_10_5 = fadd i32 %add84_10_4, i32 %z_286" [gemm_no_taffoin2.c:93]   --->   Operation 1145 'fadd' 'add84_10_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1146 [1/2] (8.46ns)   --->   "%z_289 = fmul i32 %mul78_10_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1146 'fmul' 'z_289' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1147 [1/2] (8.46ns)   --->   "%mul78_10_s = fmul i32 %A_10_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1147 'fmul' 'mul78_10_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1148 [2/2] (8.46ns)   --->   "%z_290 = fmul i32 %mul78_10_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1148 'fmul' 'z_290' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1149 [2/2] (8.46ns)   --->   "%mul78_10_4 = fmul i32 %A_11_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1149 'fmul' 'mul78_10_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1150 [1/2] (13.1ns)   --->   "%add84_11_4 = fadd i32 %add84_11_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 1150 'fadd' 'add84_11_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1151 [2/2] (13.1ns)   --->   "%add84_11_5 = fadd i32 %add84_11_4, i32 %z_310" [gemm_no_taffoin2.c:93]   --->   Operation 1151 'fadd' 'add84_11_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1152 [1/2] (8.46ns)   --->   "%z_312 = fmul i32 %mul78_11_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1152 'fmul' 'z_312' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1153 [1/2] (8.46ns)   --->   "%mul78_11_9 = fmul i32 %A_9_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1153 'fmul' 'mul78_11_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1154 [2/2] (8.46ns)   --->   "%z_313 = fmul i32 %mul78_11_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1154 'fmul' 'z_313' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1155 [2/2] (8.46ns)   --->   "%mul78_11_s = fmul i32 %A_10_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1155 'fmul' 'mul78_11_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1156 [2/2] (8.46ns)   --->   "%mul78_11_4 = fmul i32 %A_11_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1156 'fmul' 'mul78_11_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1157 [1/2] (13.1ns)   --->   "%add84_12_3 = fadd i32 %add84_12_2, i32 %z_333" [gemm_no_taffoin2.c:93]   --->   Operation 1157 'fadd' 'add84_12_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1158 [2/2] (13.1ns)   --->   "%add84_12_4 = fadd i32 %add84_12_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 1158 'fadd' 'add84_12_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1159 [1/2] (8.46ns)   --->   "%z_335 = fmul i32 %mul78_12_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1159 'fmul' 'z_335' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1160 [1/2] (8.46ns)   --->   "%z_336 = fmul i32 %mul78_12_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1160 'fmul' 'z_336' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1161 [2/2] (8.46ns)   --->   "%mul78_12_9 = fmul i32 %A_9_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1161 'fmul' 'mul78_12_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1162 [2/2] (8.46ns)   --->   "%mul78_12_s = fmul i32 %A_10_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1162 'fmul' 'mul78_12_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1163 [1/2] (13.1ns)   --->   "%add84_13_3 = fadd i32 %add84_13_2, i32 %z_357" [gemm_no_taffoin2.c:93]   --->   Operation 1163 'fadd' 'add84_13_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1164 [2/2] (13.1ns)   --->   "%add84_13_4 = fadd i32 %add84_13_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 1164 'fadd' 'add84_13_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1165 [1/2] (8.46ns)   --->   "%z_358 = fmul i32 %mul78_13_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1165 'fmul' 'z_358' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1166 [1/2] (8.46ns)   --->   "%z_359 = fmul i32 %mul78_13_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1166 'fmul' 'z_359' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1167 [1/2] (8.46ns)   --->   "%mul78_13_7 = fmul i32 %A_7_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1167 'fmul' 'mul78_13_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1168 [2/2] (8.46ns)   --->   "%z_360 = fmul i32 %mul78_13_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1168 'fmul' 'z_360' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1169 [2/2] (8.46ns)   --->   "%mul78_13_9 = fmul i32 %A_9_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1169 'fmul' 'mul78_13_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1170 [1/2] (13.1ns)   --->   "%add84_14_2 = fadd i32 %add84_14_1, i32 %z_380" [gemm_no_taffoin2.c:93]   --->   Operation 1170 'fadd' 'add84_14_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1171 [2/2] (13.1ns)   --->   "%add84_14_3 = fadd i32 %add84_14_2, i32 %z_381" [gemm_no_taffoin2.c:93]   --->   Operation 1171 'fadd' 'add84_14_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1172 [1/2] (8.46ns)   --->   "%z_382 = fmul i32 %mul78_14_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1172 'fmul' 'z_382' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1173 [1/2] (8.46ns)   --->   "%mul78_14_6 = fmul i32 %A_6_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1173 'fmul' 'mul78_14_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1174 [2/2] (8.46ns)   --->   "%z_383 = fmul i32 %mul78_14_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1174 'fmul' 'z_383' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1175 [2/2] (8.46ns)   --->   "%mul78_14_7 = fmul i32 %A_7_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1175 'fmul' 'mul78_14_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1176 [1/2] (13.1ns)   --->   "%add84_15_1 = fadd i32 %add, i32 %z_403" [gemm_no_taffoin2.c:93]   --->   Operation 1176 'fadd' 'add84_15_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1177 [2/2] (13.1ns)   --->   "%add84_15_2 = fadd i32 %add84_15_1, i32 %z_404" [gemm_no_taffoin2.c:93]   --->   Operation 1177 'fadd' 'add84_15_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1178 [1/2] (8.46ns)   --->   "%z_405 = fmul i32 %mul78_15_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1178 'fmul' 'z_405' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1179 [1/2] (8.46ns)   --->   "%mul78_15_5 = fmul i32 %A_5_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1179 'fmul' 'mul78_15_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1180 [2/2] (8.46ns)   --->   "%z_406 = fmul i32 %mul78_15_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1180 'fmul' 'z_406' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1181 [2/2] (8.46ns)   --->   "%mul78_15_6 = fmul i32 %A_6_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1181 'fmul' 'mul78_15_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1182 [2/2] (8.46ns)   --->   "%mul78_15_7 = fmul i32 %A_7_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1182 'fmul' 'mul78_15_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1183 [1/2] (13.1ns)   --->   "%add84_16_1 = fadd i32 %add, i32 %z_427" [gemm_no_taffoin2.c:93]   --->   Operation 1183 'fadd' 'add84_16_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1184 [2/2] (13.1ns)   --->   "%add84_16_2 = fadd i32 %add84_16_1, i32 %z_2" [gemm_no_taffoin2.c:93]   --->   Operation 1184 'fadd' 'add84_16_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1185 [1/2] (8.46ns)   --->   "%z_428 = fmul i32 %mul78_16_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1185 'fmul' 'z_428' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1186 [2/2] (8.46ns)   --->   "%mul78_16_5 = fmul i32 %A_5_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1186 'fmul' 'mul78_16_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1187 [1/2] (8.46ns)   --->   "%z_443 = fmul i32 %mul78_17_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1187 'fmul' 'z_443' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1188 [2/2] (13.1ns)   --->   "%add84_17_1 = fadd i32 %add, i32 %z_443" [gemm_no_taffoin2.c:93]   --->   Operation 1188 'fadd' 'add84_17_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1189 [1/2] (8.46ns)   --->   "%mul78_17_3 = fmul i32 %A_3_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1189 'fmul' 'mul78_17_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1190 [2/2] (8.46ns)   --->   "%z_444 = fmul i32 %mul78_17_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1190 'fmul' 'z_444' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1191 [2/2] (8.46ns)   --->   "%mul78_17_5 = fmul i32 %A_5_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1191 'fmul' 'mul78_17_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1192 [1/2] (8.46ns)   --->   "%z_459 = fmul i32 %mul78_18_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1192 'fmul' 'z_459' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1193 [2/2] (13.1ns)   --->   "%add84_18_1 = fadd i32 %add, i32 %z_459" [gemm_no_taffoin2.c:93]   --->   Operation 1193 'fadd' 'add84_18_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1194 [2/2] (8.46ns)   --->   "%mul78_18_3 = fmul i32 %A_3_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1194 'fmul' 'mul78_18_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1195 [1/2] (8.46ns)   --->   "%mul78_19_1 = fmul i32 %A_1_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1195 'fmul' 'mul78_19_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1196 [2/2] (8.46ns)   --->   "%z_475 = fmul i32 %mul78_19_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1196 'fmul' 'z_475' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1197 [2/2] (8.46ns)   --->   "%mul78_19_3 = fmul i32 %A_3_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1197 'fmul' 'mul78_19_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1198 [2/2] (8.46ns)   --->   "%mul78_20_1 = fmul i32 %A_1_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1198 'fmul' 'mul78_20_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1199 [2/2] (8.46ns)   --->   "%mul78_21_1 = fmul i32 %A_1_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1199 'fmul' 'mul78_21_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 26.2>
ST_11 : Operation 1200 [1/2] (13.1ns)   --->   "%add84_5 = fadd i32 %add84_4, i32 %z_6" [gemm_no_taffoin2.c:93]   --->   Operation 1200 'fadd' 'add84_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1201 [2/2] (13.1ns)   --->   "%add84_6 = fadd i32 %add84_5, i32 %z_7" [gemm_no_taffoin2.c:93]   --->   Operation 1201 'fadd' 'add84_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1202 [1/2] (8.46ns)   --->   "%z_20 = fmul i32 %mul78_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1202 'fmul' 'z_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1203 [1/2] (8.46ns)   --->   "%z_21 = fmul i32 %mul78_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1203 'fmul' 'z_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1204 [1/2] (8.46ns)   --->   "%mul78_21 = fmul i32 %A_6_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1204 'fmul' 'mul78_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1205 [2/2] (8.46ns)   --->   "%z_22 = fmul i32 %mul78_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1205 'fmul' 'z_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1206 [2/2] (8.46ns)   --->   "%mul78_22 = fmul i32 %A_7_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1206 'fmul' 'mul78_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1207 [1/2] (13.1ns)   --->   "%add84_1_6 = fadd i32 %add84_1_5, i32 %z_37" [gemm_no_taffoin2.c:93]   --->   Operation 1207 'fadd' 'add84_1_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1208 [2/2] (13.1ns)   --->   "%add84_1_7 = fadd i32 %add84_1_6, i32 %z_38" [gemm_no_taffoin2.c:93]   --->   Operation 1208 'fadd' 'add84_1_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1209 [1/2] (8.46ns)   --->   "%z_50 = fmul i32 %mul78_1_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1209 'fmul' 'z_50' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1210 [2/2] (8.46ns)   --->   "%z_51 = fmul i32 %mul78_1_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1210 'fmul' 'z_51' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1211 [1/2] (8.46ns)   --->   "%mul78_1_20 = fmul i32 %A_5_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1211 'fmul' 'mul78_1_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1212 [2/2] (8.46ns)   --->   "%z_52 = fmul i32 %mul78_1_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1212 'fmul' 'z_52' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1213 [2/2] (8.46ns)   --->   "%mul78_1_21 = fmul i32 %A_6_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1213 'fmul' 'mul78_1_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1214 [1/2] (13.1ns)   --->   "%add84_2_6 = fadd i32 %add84_2_5, i32 %z_68" [gemm_no_taffoin2.c:93]   --->   Operation 1214 'fadd' 'add84_2_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1215 [2/2] (13.1ns)   --->   "%add84_2_7 = fadd i32 %add84_2_6, i32 %z_69" [gemm_no_taffoin2.c:93]   --->   Operation 1215 'fadd' 'add84_2_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1216 [1/2] (8.46ns)   --->   "%z_79 = fmul i32 %mul78_2_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1216 'fmul' 'z_79' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1217 [2/2] (8.46ns)   --->   "%z_80 = fmul i32 %mul78_2_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1217 'fmul' 'z_80' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1218 [1/2] (8.46ns)   --->   "%mul78_2_18 = fmul i32 %A_4_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1218 'fmul' 'mul78_2_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1219 [2/2] (8.46ns)   --->   "%z_81 = fmul i32 %mul78_2_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1219 'fmul' 'z_81' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1220 [2/2] (8.46ns)   --->   "%mul78_2_19 = fmul i32 %A_5_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1220 'fmul' 'mul78_2_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1221 [1/2] (13.1ns)   --->   "%add84_3_6 = fadd i32 %add84_3_5, i32 %z_98" [gemm_no_taffoin2.c:93]   --->   Operation 1221 'fadd' 'add84_3_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1222 [2/2] (13.1ns)   --->   "%add84_3_7 = fadd i32 %add84_3_6, i32 %z_99" [gemm_no_taffoin2.c:93]   --->   Operation 1222 'fadd' 'add84_3_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1223 [1/2] (8.46ns)   --->   "%z_108 = fmul i32 %mul78_3_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1223 'fmul' 'z_108' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1224 [1/2] (8.46ns)   --->   "%mul78_3_16 = fmul i32 %A_2_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1224 'fmul' 'mul78_3_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1225 [2/2] (8.46ns)   --->   "%z_109 = fmul i32 %mul78_3_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1225 'fmul' 'z_109' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1226 [1/2] (8.46ns)   --->   "%mul78_3_17 = fmul i32 %A_3_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1226 'fmul' 'mul78_3_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1227 [2/2] (8.46ns)   --->   "%z_110 = fmul i32 %mul78_3_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1227 'fmul' 'z_110' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1228 [2/2] (8.46ns)   --->   "%mul78_3_18 = fmul i32 %A_4_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1228 'fmul' 'mul78_3_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1229 [1/2] (13.1ns)   --->   "%add84_4_6 = fadd i32 %add84_4_5, i32 %z_128" [gemm_no_taffoin2.c:93]   --->   Operation 1229 'fadd' 'add84_4_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1230 [2/2] (13.1ns)   --->   "%add84_4_7 = fadd i32 %add84_4_6, i32 %z_129" [gemm_no_taffoin2.c:93]   --->   Operation 1230 'fadd' 'add84_4_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1231 [1/2] (8.46ns)   --->   "%mul78_4_14 = fmul i32 %A_1_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1231 'fmul' 'mul78_4_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1232 [2/2] (8.46ns)   --->   "%z_137 = fmul i32 %mul78_4_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1232 'fmul' 'z_137' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1233 [1/2] (8.46ns)   --->   "%mul78_4_15 = fmul i32 %A_2_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1233 'fmul' 'mul78_4_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1234 [2/2] (8.46ns)   --->   "%z_138 = fmul i32 %mul78_4_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1234 'fmul' 'z_138' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1235 [2/2] (8.46ns)   --->   "%mul78_4_16 = fmul i32 %A_3_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1235 'fmul' 'mul78_4_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1236 [1/2] (13.1ns)   --->   "%add84_5_6 = fadd i32 %add84_5_5, i32 %z_156" [gemm_no_taffoin2.c:93]   --->   Operation 1236 'fadd' 'add84_5_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1237 [2/2] (13.1ns)   --->   "%add84_5_7 = fadd i32 %add84_5_6, i32 %z_157" [gemm_no_taffoin2.c:93]   --->   Operation 1237 'fadd' 'add84_5_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1238 [1/2] (8.46ns)   --->   "%z_164 = fmul i32 %mul78_5_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1238 'fmul' 'z_164' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1239 [1/2] (8.46ns)   --->   "%mul78_5_14 = fmul i32 %A_1_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1239 'fmul' 'mul78_5_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1240 [2/2] (8.46ns)   --->   "%z_165 = fmul i32 %mul78_5_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1240 'fmul' 'z_165' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1241 [2/2] (8.46ns)   --->   "%mul78_5_15 = fmul i32 %A_2_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1241 'fmul' 'mul78_5_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1242 [1/2] (13.1ns)   --->   "%add84_6_6 = fadd i32 %add84_6_5, i32 %z_184" [gemm_no_taffoin2.c:93]   --->   Operation 1242 'fadd' 'add84_6_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1243 [2/2] (13.1ns)   --->   "%add84_6_7 = fadd i32 %add84_6_6, i32 %z_185" [gemm_no_taffoin2.c:93]   --->   Operation 1243 'fadd' 'add84_6_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1244 [1/2] (8.46ns)   --->   "%z_191 = fmul i32 %mul78_6_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1244 'fmul' 'z_191' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1245 [1/2] (8.46ns)   --->   "%mul78_6_13 = fmul i32 %A_15_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1245 'fmul' 'mul78_6_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1246 [2/2] (8.46ns)   --->   "%z_192 = fmul i32 %mul78_6_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1246 'fmul' 'z_192' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1247 [2/2] (8.46ns)   --->   "%mul78_6_14 = fmul i32 %A_1_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1247 'fmul' 'mul78_6_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1248 [1/2] (13.1ns)   --->   "%add84_7_6 = fadd i32 %add84_7_5, i32 %z_212" [gemm_no_taffoin2.c:93]   --->   Operation 1248 'fadd' 'add84_7_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1249 [2/2] (13.1ns)   --->   "%add84_7_7 = fadd i32 %add84_7_6, i32 %z_213" [gemm_no_taffoin2.c:93]   --->   Operation 1249 'fadd' 'add84_7_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1250 [1/2] (8.46ns)   --->   "%z_218 = fmul i32 %mul78_7_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1250 'fmul' 'z_218' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1251 [1/2] (8.46ns)   --->   "%mul78_7_12 = fmul i32 %A_14_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1251 'fmul' 'mul78_7_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1252 [2/2] (8.46ns)   --->   "%z_219 = fmul i32 %mul78_7_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1252 'fmul' 'z_219' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1253 [1/2] (8.46ns)   --->   "%mul78_7_13 = fmul i32 %A_15_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1253 'fmul' 'mul78_7_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1254 [2/2] (8.46ns)   --->   "%z_220 = fmul i32 %mul78_7_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1254 'fmul' 'z_220' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1255 [1/2] (13.1ns)   --->   "%add84_8_6 = fadd i32 %add84_8_5, i32 %z_239" [gemm_no_taffoin2.c:93]   --->   Operation 1255 'fadd' 'add84_8_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1256 [2/2] (13.1ns)   --->   "%add84_8_7 = fadd i32 %add84_8_6, i32 %z_240" [gemm_no_taffoin2.c:93]   --->   Operation 1256 'fadd' 'add84_8_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1257 [1/2] (8.46ns)   --->   "%mul78_8_8 = fmul i32 %A_13_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1257 'fmul' 'mul78_8_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1258 [2/2] (8.46ns)   --->   "%z_244 = fmul i32 %mul78_8_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1258 'fmul' 'z_244' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1259 [1/2] (8.46ns)   --->   "%mul78_8_10 = fmul i32 %A_14_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1259 'fmul' 'mul78_8_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1260 [2/2] (8.46ns)   --->   "%z_245 = fmul i32 %mul78_8_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1260 'fmul' 'z_245' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1261 [2/2] (8.46ns)   --->   "%mul78_8_11 = fmul i32 %A_15_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 1261 'fmul' 'mul78_8_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1262 [1/2] (13.1ns)   --->   "%add84_9_5 = fadd i32 %add84_9_4, i32 %z_262" [gemm_no_taffoin2.c:93]   --->   Operation 1262 'fadd' 'add84_9_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1263 [2/2] (13.1ns)   --->   "%add84_9_6 = fadd i32 %add84_9_5, i32 %z_263" [gemm_no_taffoin2.c:93]   --->   Operation 1263 'fadd' 'add84_9_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1264 [1/2] (8.46ns)   --->   "%z_267 = fmul i32 %mul78_9_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1264 'fmul' 'z_267' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1265 [1/2] (8.46ns)   --->   "%mul78_9_8 = fmul i32 %A_13_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1265 'fmul' 'mul78_9_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1266 [2/2] (8.46ns)   --->   "%z_268 = fmul i32 %mul78_9_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1266 'fmul' 'z_268' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1267 [2/2] (8.46ns)   --->   "%mul78_9_10 = fmul i32 %A_14_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1267 'fmul' 'mul78_9_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1268 [1/2] (13.1ns)   --->   "%add84_10_5 = fadd i32 %add84_10_4, i32 %z_286" [gemm_no_taffoin2.c:93]   --->   Operation 1268 'fadd' 'add84_10_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1269 [2/2] (13.1ns)   --->   "%add84_10_6 = fadd i32 %add84_10_5, i32 %z_287" [gemm_no_taffoin2.c:93]   --->   Operation 1269 'fadd' 'add84_10_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1270 [1/2] (8.46ns)   --->   "%z_290 = fmul i32 %mul78_10_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1270 'fmul' 'z_290' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1271 [1/2] (8.46ns)   --->   "%mul78_10_4 = fmul i32 %A_11_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1271 'fmul' 'mul78_10_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1272 [2/2] (8.46ns)   --->   "%z_291 = fmul i32 %mul78_10_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1272 'fmul' 'z_291' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1273 [2/2] (8.46ns)   --->   "%mul78_10_8 = fmul i32 %A_13_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 1273 'fmul' 'mul78_10_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1274 [1/2] (13.1ns)   --->   "%add84_11_5 = fadd i32 %add84_11_4, i32 %z_310" [gemm_no_taffoin2.c:93]   --->   Operation 1274 'fadd' 'add84_11_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1275 [2/2] (13.1ns)   --->   "%add84_11_6 = fadd i32 %add84_11_5, i32 %z_311" [gemm_no_taffoin2.c:93]   --->   Operation 1275 'fadd' 'add84_11_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1276 [1/2] (8.46ns)   --->   "%z_313 = fmul i32 %mul78_11_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1276 'fmul' 'z_313' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1277 [1/2] (8.46ns)   --->   "%mul78_11_s = fmul i32 %A_10_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1277 'fmul' 'mul78_11_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1278 [2/2] (8.46ns)   --->   "%z_314 = fmul i32 %mul78_11_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1278 'fmul' 'z_314' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1279 [1/2] (8.46ns)   --->   "%mul78_11_4 = fmul i32 %A_11_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1279 'fmul' 'mul78_11_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1280 [2/2] (8.46ns)   --->   "%z_315 = fmul i32 %mul78_11_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1280 'fmul' 'z_315' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1281 [1/2] (13.1ns)   --->   "%add84_12_4 = fadd i32 %add84_12_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 1281 'fadd' 'add84_12_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1282 [2/2] (13.1ns)   --->   "%add84_12_5 = fadd i32 %add84_12_4, i32 %z_334" [gemm_no_taffoin2.c:93]   --->   Operation 1282 'fadd' 'add84_12_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1283 [1/2] (8.46ns)   --->   "%mul78_12_9 = fmul i32 %A_9_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1283 'fmul' 'mul78_12_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1284 [2/2] (8.46ns)   --->   "%z_337 = fmul i32 %mul78_12_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1284 'fmul' 'z_337' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1285 [1/2] (8.46ns)   --->   "%mul78_12_s = fmul i32 %A_10_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1285 'fmul' 'mul78_12_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1286 [2/2] (8.46ns)   --->   "%z_338 = fmul i32 %mul78_12_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1286 'fmul' 'z_338' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1287 [2/2] (8.46ns)   --->   "%mul78_12_4 = fmul i32 %A_11_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 1287 'fmul' 'mul78_12_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1288 [1/2] (13.1ns)   --->   "%add84_13_4 = fadd i32 %add84_13_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 1288 'fadd' 'add84_13_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1289 [2/2] (13.1ns)   --->   "%add84_13_5 = fadd i32 %add84_13_4, i32 %z_358" [gemm_no_taffoin2.c:93]   --->   Operation 1289 'fadd' 'add84_13_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1290 [1/2] (8.46ns)   --->   "%z_360 = fmul i32 %mul78_13_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1290 'fmul' 'z_360' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1291 [1/2] (8.46ns)   --->   "%mul78_13_9 = fmul i32 %A_9_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1291 'fmul' 'mul78_13_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1292 [2/2] (8.46ns)   --->   "%z_361 = fmul i32 %mul78_13_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1292 'fmul' 'z_361' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1293 [2/2] (8.46ns)   --->   "%mul78_13_s = fmul i32 %A_10_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1293 'fmul' 'mul78_13_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1294 [1/2] (13.1ns)   --->   "%add84_14_3 = fadd i32 %add84_14_2, i32 %z_381" [gemm_no_taffoin2.c:93]   --->   Operation 1294 'fadd' 'add84_14_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1295 [2/2] (13.1ns)   --->   "%add84_14_4 = fadd i32 %add84_14_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 1295 'fadd' 'add84_14_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1296 [1/2] (8.46ns)   --->   "%z_383 = fmul i32 %mul78_14_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1296 'fmul' 'z_383' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1297 [1/2] (8.46ns)   --->   "%mul78_14_7 = fmul i32 %A_7_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1297 'fmul' 'mul78_14_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1298 [2/2] (8.46ns)   --->   "%z_384 = fmul i32 %mul78_14_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1298 'fmul' 'z_384' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1299 [2/2] (8.46ns)   --->   "%mul78_14_9 = fmul i32 %A_9_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 1299 'fmul' 'mul78_14_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1300 [1/2] (13.1ns)   --->   "%add84_15_2 = fadd i32 %add84_15_1, i32 %z_404" [gemm_no_taffoin2.c:93]   --->   Operation 1300 'fadd' 'add84_15_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1301 [2/2] (13.1ns)   --->   "%add84_15_3 = fadd i32 %add84_15_2, i32 %z_405" [gemm_no_taffoin2.c:93]   --->   Operation 1301 'fadd' 'add84_15_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1302 [1/2] (8.46ns)   --->   "%z_406 = fmul i32 %mul78_15_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1302 'fmul' 'z_406' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1303 [1/2] (8.46ns)   --->   "%mul78_15_6 = fmul i32 %A_6_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1303 'fmul' 'mul78_15_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1304 [2/2] (8.46ns)   --->   "%z_407 = fmul i32 %mul78_15_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1304 'fmul' 'z_407' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1305 [1/2] (8.46ns)   --->   "%mul78_15_7 = fmul i32 %A_7_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1305 'fmul' 'mul78_15_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1306 [2/2] (8.46ns)   --->   "%z_408 = fmul i32 %mul78_15_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1306 'fmul' 'z_408' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1307 [1/2] (13.1ns)   --->   "%add84_16_2 = fadd i32 %add84_16_1, i32 %z_2" [gemm_no_taffoin2.c:93]   --->   Operation 1307 'fadd' 'add84_16_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1308 [2/2] (13.1ns)   --->   "%add84_16_3 = fadd i32 %add84_16_2, i32 %z_428" [gemm_no_taffoin2.c:93]   --->   Operation 1308 'fadd' 'add84_16_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1309 [1/2] (8.46ns)   --->   "%mul78_16_5 = fmul i32 %A_5_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1309 'fmul' 'mul78_16_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1310 [2/2] (8.46ns)   --->   "%z_429 = fmul i32 %mul78_16_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1310 'fmul' 'z_429' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1311 [2/2] (8.46ns)   --->   "%mul78_16_7 = fmul i32 %A_7_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1311 'fmul' 'mul78_16_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1312 [1/2] (13.1ns)   --->   "%add84_17_1 = fadd i32 %add, i32 %z_443" [gemm_no_taffoin2.c:93]   --->   Operation 1312 'fadd' 'add84_17_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1313 [2/2] (13.1ns)   --->   "%add84_17_2 = fadd i32 %add84_17_1, i32 %z_33" [gemm_no_taffoin2.c:93]   --->   Operation 1313 'fadd' 'add84_17_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1314 [1/2] (8.46ns)   --->   "%z_444 = fmul i32 %mul78_17_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1314 'fmul' 'z_444' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1315 [1/2] (8.46ns)   --->   "%mul78_17_5 = fmul i32 %A_5_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1315 'fmul' 'mul78_17_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1316 [1/2] (13.1ns)   --->   "%add84_18_1 = fadd i32 %add, i32 %z_459" [gemm_no_taffoin2.c:93]   --->   Operation 1316 'fadd' 'add84_18_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1317 [2/2] (13.1ns)   --->   "%add84_18_2 = fadd i32 %add84_18_1, i32 %z_64" [gemm_no_taffoin2.c:93]   --->   Operation 1317 'fadd' 'add84_18_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1318 [1/2] (8.46ns)   --->   "%mul78_18_3 = fmul i32 %A_3_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1318 'fmul' 'mul78_18_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1319 [2/2] (8.46ns)   --->   "%z_460 = fmul i32 %mul78_18_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1319 'fmul' 'z_460' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1320 [2/2] (8.46ns)   --->   "%mul78_18_5 = fmul i32 %A_5_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1320 'fmul' 'mul78_18_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1321 [1/2] (8.46ns)   --->   "%z_475 = fmul i32 %mul78_19_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1321 'fmul' 'z_475' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1322 [2/2] (13.1ns)   --->   "%add84_19_1 = fadd i32 %add, i32 %z_475" [gemm_no_taffoin2.c:93]   --->   Operation 1322 'fadd' 'add84_19_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1323 [1/2] (8.46ns)   --->   "%mul78_19_3 = fmul i32 %A_3_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1323 'fmul' 'mul78_19_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1324 [1/2] (8.46ns)   --->   "%mul78_20_1 = fmul i32 %A_1_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 1324 'fmul' 'mul78_20_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1325 [2/2] (8.46ns)   --->   "%z_491 = fmul i32 %mul78_20_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1325 'fmul' 'z_491' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1326 [2/2] (8.46ns)   --->   "%mul78_20_3 = fmul i32 %A_3_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1326 'fmul' 'mul78_20_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1327 [1/2] (8.46ns)   --->   "%mul78_21_1 = fmul i32 %A_1_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1327 'fmul' 'mul78_21_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1328 [2/2] (8.46ns)   --->   "%mul78_22_1 = fmul i32 %A_1_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1328 'fmul' 'mul78_22_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 26.2>
ST_12 : Operation 1329 [1/2] (13.1ns)   --->   "%add84_6 = fadd i32 %add84_5, i32 %z_7" [gemm_no_taffoin2.c:93]   --->   Operation 1329 'fadd' 'add84_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1330 [2/2] (13.1ns)   --->   "%add84_7 = fadd i32 %add84_6, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1330 'fadd' 'add84_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1331 [1/2] (8.46ns)   --->   "%z_22 = fmul i32 %mul78_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1331 'fmul' 'z_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1332 [1/2] (8.46ns)   --->   "%mul78_22 = fmul i32 %A_7_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1332 'fmul' 'mul78_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1333 [2/2] (8.46ns)   --->   "%z_23 = fmul i32 %mul78_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1333 'fmul' 'z_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1334 [2/2] (8.46ns)   --->   "%mul78_23 = fmul i32 %A_8_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1334 'fmul' 'mul78_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1335 [2/2] (8.46ns)   --->   "%mul78_24 = fmul i32 %A_9_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1335 'fmul' 'mul78_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1336 [1/2] (13.1ns)   --->   "%add84_1_7 = fadd i32 %add84_1_6, i32 %z_38" [gemm_no_taffoin2.c:93]   --->   Operation 1336 'fadd' 'add84_1_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1337 [2/2] (13.1ns)   --->   "%add84_1_8 = fadd i32 %add84_1_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1337 'fadd' 'add84_1_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1338 [1/2] (8.46ns)   --->   "%z_51 = fmul i32 %mul78_1_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1338 'fmul' 'z_51' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1339 [1/2] (8.46ns)   --->   "%z_52 = fmul i32 %mul78_1_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1339 'fmul' 'z_52' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1340 [1/2] (8.46ns)   --->   "%mul78_1_21 = fmul i32 %A_6_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1340 'fmul' 'mul78_1_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1341 [2/2] (8.46ns)   --->   "%z_53 = fmul i32 %mul78_1_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1341 'fmul' 'z_53' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1342 [2/2] (8.46ns)   --->   "%mul78_1_22 = fmul i32 %A_7_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1342 'fmul' 'mul78_1_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1343 [2/2] (8.46ns)   --->   "%mul78_1_23 = fmul i32 %A_8_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1343 'fmul' 'mul78_1_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1344 [1/2] (13.1ns)   --->   "%add84_2_7 = fadd i32 %add84_2_6, i32 %z_69" [gemm_no_taffoin2.c:93]   --->   Operation 1344 'fadd' 'add84_2_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1345 [2/2] (13.1ns)   --->   "%add84_2_8 = fadd i32 %add84_2_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1345 'fadd' 'add84_2_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1346 [1/2] (8.46ns)   --->   "%z_80 = fmul i32 %mul78_2_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1346 'fmul' 'z_80' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1347 [1/2] (8.46ns)   --->   "%z_81 = fmul i32 %mul78_2_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1347 'fmul' 'z_81' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1348 [1/2] (8.46ns)   --->   "%mul78_2_19 = fmul i32 %A_5_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1348 'fmul' 'mul78_2_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1349 [2/2] (8.46ns)   --->   "%z_82 = fmul i32 %mul78_2_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1349 'fmul' 'z_82' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1350 [2/2] (8.46ns)   --->   "%mul78_2_20 = fmul i32 %A_6_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1350 'fmul' 'mul78_2_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1351 [2/2] (8.46ns)   --->   "%mul78_2_21 = fmul i32 %A_7_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1351 'fmul' 'mul78_2_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1352 [1/2] (13.1ns)   --->   "%add84_3_7 = fadd i32 %add84_3_6, i32 %z_99" [gemm_no_taffoin2.c:93]   --->   Operation 1352 'fadd' 'add84_3_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1353 [2/2] (13.1ns)   --->   "%add84_3_8 = fadd i32 %add84_3_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1353 'fadd' 'add84_3_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1354 [1/2] (8.46ns)   --->   "%z_109 = fmul i32 %mul78_3_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1354 'fmul' 'z_109' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1355 [1/2] (8.46ns)   --->   "%z_110 = fmul i32 %mul78_3_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1355 'fmul' 'z_110' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1356 [1/2] (8.46ns)   --->   "%mul78_3_18 = fmul i32 %A_4_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1356 'fmul' 'mul78_3_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1357 [2/2] (8.46ns)   --->   "%z_111 = fmul i32 %mul78_3_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1357 'fmul' 'z_111' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1358 [2/2] (8.46ns)   --->   "%mul78_3_19 = fmul i32 %A_5_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1358 'fmul' 'mul78_3_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1359 [2/2] (8.46ns)   --->   "%mul78_3_20 = fmul i32 %A_6_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1359 'fmul' 'mul78_3_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1360 [1/2] (13.1ns)   --->   "%add84_4_7 = fadd i32 %add84_4_6, i32 %z_129" [gemm_no_taffoin2.c:93]   --->   Operation 1360 'fadd' 'add84_4_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1361 [2/2] (13.1ns)   --->   "%add84_4_8 = fadd i32 %add84_4_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1361 'fadd' 'add84_4_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1362 [1/2] (8.46ns)   --->   "%z_137 = fmul i32 %mul78_4_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1362 'fmul' 'z_137' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1363 [1/2] (8.46ns)   --->   "%z_138 = fmul i32 %mul78_4_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1363 'fmul' 'z_138' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1364 [1/2] (8.46ns)   --->   "%mul78_4_16 = fmul i32 %A_3_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1364 'fmul' 'mul78_4_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1365 [2/2] (8.46ns)   --->   "%z_139 = fmul i32 %mul78_4_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1365 'fmul' 'z_139' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1366 [2/2] (8.46ns)   --->   "%mul78_4_17 = fmul i32 %A_4_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1366 'fmul' 'mul78_4_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1367 [2/2] (8.46ns)   --->   "%mul78_4_18 = fmul i32 %A_5_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1367 'fmul' 'mul78_4_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1368 [1/2] (13.1ns)   --->   "%add84_5_7 = fadd i32 %add84_5_6, i32 %z_157" [gemm_no_taffoin2.c:93]   --->   Operation 1368 'fadd' 'add84_5_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1369 [2/2] (13.1ns)   --->   "%add84_5_8 = fadd i32 %add84_5_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1369 'fadd' 'add84_5_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1370 [1/2] (8.46ns)   --->   "%z_165 = fmul i32 %mul78_5_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1370 'fmul' 'z_165' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1371 [1/2] (8.46ns)   --->   "%mul78_5_15 = fmul i32 %A_2_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1371 'fmul' 'mul78_5_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1372 [2/2] (8.46ns)   --->   "%z_166 = fmul i32 %mul78_5_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1372 'fmul' 'z_166' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1373 [2/2] (8.46ns)   --->   "%mul78_5_16 = fmul i32 %A_3_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1373 'fmul' 'mul78_5_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1374 [2/2] (8.46ns)   --->   "%mul78_5_17 = fmul i32 %A_4_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1374 'fmul' 'mul78_5_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1375 [1/2] (13.1ns)   --->   "%add84_6_7 = fadd i32 %add84_6_6, i32 %z_185" [gemm_no_taffoin2.c:93]   --->   Operation 1375 'fadd' 'add84_6_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1376 [2/2] (13.1ns)   --->   "%add84_6_8 = fadd i32 %add84_6_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1376 'fadd' 'add84_6_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1377 [1/2] (8.46ns)   --->   "%z_192 = fmul i32 %mul78_6_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1377 'fmul' 'z_192' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1378 [1/2] (8.46ns)   --->   "%mul78_6_14 = fmul i32 %A_1_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1378 'fmul' 'mul78_6_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1379 [2/2] (8.46ns)   --->   "%z_193 = fmul i32 %mul78_6_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1379 'fmul' 'z_193' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1380 [2/2] (8.46ns)   --->   "%mul78_6_15 = fmul i32 %A_2_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1380 'fmul' 'mul78_6_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1381 [2/2] (8.46ns)   --->   "%mul78_6_16 = fmul i32 %A_3_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1381 'fmul' 'mul78_6_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1382 [1/2] (13.1ns)   --->   "%add84_7_7 = fadd i32 %add84_7_6, i32 %z_213" [gemm_no_taffoin2.c:93]   --->   Operation 1382 'fadd' 'add84_7_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1383 [2/2] (13.1ns)   --->   "%add84_7_8 = fadd i32 %add84_7_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1383 'fadd' 'add84_7_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1384 [1/2] (8.46ns)   --->   "%z_219 = fmul i32 %mul78_7_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1384 'fmul' 'z_219' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1385 [1/2] (8.46ns)   --->   "%z_220 = fmul i32 %mul78_7_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1385 'fmul' 'z_220' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1386 [2/2] (8.46ns)   --->   "%mul78_7_14 = fmul i32 %A_1_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1386 'fmul' 'mul78_7_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1387 [1/2] (13.1ns)   --->   "%add84_8_7 = fadd i32 %add84_8_6, i32 %z_240" [gemm_no_taffoin2.c:93]   --->   Operation 1387 'fadd' 'add84_8_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1388 [2/2] (13.1ns)   --->   "%add84_8_8 = fadd i32 %add84_8_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1388 'fadd' 'add84_8_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1389 [1/2] (8.46ns)   --->   "%z_244 = fmul i32 %mul78_8_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1389 'fmul' 'z_244' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1390 [1/2] (8.46ns)   --->   "%z_245 = fmul i32 %mul78_8_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1390 'fmul' 'z_245' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1391 [1/2] (8.46ns)   --->   "%mul78_8_11 = fmul i32 %A_15_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 1391 'fmul' 'mul78_8_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1392 [2/2] (8.46ns)   --->   "%z_246 = fmul i32 %mul78_8_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1392 'fmul' 'z_246' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1393 [1/2] (13.1ns)   --->   "%add84_9_6 = fadd i32 %add84_9_5, i32 %z_263" [gemm_no_taffoin2.c:93]   --->   Operation 1393 'fadd' 'add84_9_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1394 [2/2] (13.1ns)   --->   "%add84_9_7 = fadd i32 %add84_9_6, i32 %z_264" [gemm_no_taffoin2.c:93]   --->   Operation 1394 'fadd' 'add84_9_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1395 [1/2] (8.46ns)   --->   "%z_268 = fmul i32 %mul78_9_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1395 'fmul' 'z_268' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1396 [1/2] (8.46ns)   --->   "%mul78_9_10 = fmul i32 %A_14_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1396 'fmul' 'mul78_9_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1397 [2/2] (8.46ns)   --->   "%z_269 = fmul i32 %mul78_9_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1397 'fmul' 'z_269' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1398 [2/2] (8.46ns)   --->   "%mul78_9_11 = fmul i32 %A_15_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1398 'fmul' 'mul78_9_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1399 [1/2] (13.1ns)   --->   "%add84_10_6 = fadd i32 %add84_10_5, i32 %z_287" [gemm_no_taffoin2.c:93]   --->   Operation 1399 'fadd' 'add84_10_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1400 [2/2] (13.1ns)   --->   "%add84_10_7 = fadd i32 %add84_10_6, i32 %z_288" [gemm_no_taffoin2.c:93]   --->   Operation 1400 'fadd' 'add84_10_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1401 [1/2] (8.46ns)   --->   "%z_291 = fmul i32 %mul78_10_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1401 'fmul' 'z_291' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1402 [1/2] (8.46ns)   --->   "%mul78_10_8 = fmul i32 %A_13_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 1402 'fmul' 'mul78_10_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1403 [2/2] (8.46ns)   --->   "%z_292 = fmul i32 %mul78_10_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1403 'fmul' 'z_292' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1404 [2/2] (8.46ns)   --->   "%mul78_10_10 = fmul i32 %A_14_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1404 'fmul' 'mul78_10_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1405 [1/2] (13.1ns)   --->   "%add84_11_6 = fadd i32 %add84_11_5, i32 %z_311" [gemm_no_taffoin2.c:93]   --->   Operation 1405 'fadd' 'add84_11_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1406 [2/2] (13.1ns)   --->   "%add84_11_7 = fadd i32 %add84_11_6, i32 %z_312" [gemm_no_taffoin2.c:93]   --->   Operation 1406 'fadd' 'add84_11_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1407 [1/2] (8.46ns)   --->   "%z_314 = fmul i32 %mul78_11_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1407 'fmul' 'z_314' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1408 [1/2] (8.46ns)   --->   "%z_315 = fmul i32 %mul78_11_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1408 'fmul' 'z_315' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1409 [2/2] (8.46ns)   --->   "%mul78_11_8 = fmul i32 %A_13_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1409 'fmul' 'mul78_11_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1410 [1/2] (13.1ns)   --->   "%add84_12_5 = fadd i32 %add84_12_4, i32 %z_334" [gemm_no_taffoin2.c:93]   --->   Operation 1410 'fadd' 'add84_12_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1411 [2/2] (13.1ns)   --->   "%add84_12_6 = fadd i32 %add84_12_5, i32 %z_335" [gemm_no_taffoin2.c:93]   --->   Operation 1411 'fadd' 'add84_12_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1412 [1/2] (8.46ns)   --->   "%z_337 = fmul i32 %mul78_12_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1412 'fmul' 'z_337' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1413 [1/2] (8.46ns)   --->   "%z_338 = fmul i32 %mul78_12_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1413 'fmul' 'z_338' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1414 [1/2] (8.46ns)   --->   "%mul78_12_4 = fmul i32 %A_11_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 1414 'fmul' 'mul78_12_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1415 [2/2] (8.46ns)   --->   "%z_339 = fmul i32 %mul78_12_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1415 'fmul' 'z_339' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1416 [1/2] (13.1ns)   --->   "%add84_13_5 = fadd i32 %add84_13_4, i32 %z_358" [gemm_no_taffoin2.c:93]   --->   Operation 1416 'fadd' 'add84_13_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1417 [2/2] (13.1ns)   --->   "%add84_13_6 = fadd i32 %add84_13_5, i32 %z_359" [gemm_no_taffoin2.c:93]   --->   Operation 1417 'fadd' 'add84_13_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1418 [1/2] (8.46ns)   --->   "%z_361 = fmul i32 %mul78_13_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1418 'fmul' 'z_361' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1419 [1/2] (8.46ns)   --->   "%mul78_13_s = fmul i32 %A_10_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1419 'fmul' 'mul78_13_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1420 [2/2] (8.46ns)   --->   "%z_362 = fmul i32 %mul78_13_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1420 'fmul' 'z_362' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1421 [2/2] (8.46ns)   --->   "%mul78_13_4 = fmul i32 %A_11_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1421 'fmul' 'mul78_13_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1422 [1/2] (13.1ns)   --->   "%add84_14_4 = fadd i32 %add84_14_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 1422 'fadd' 'add84_14_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1423 [2/2] (13.1ns)   --->   "%add84_14_5 = fadd i32 %add84_14_4, i32 %z_382" [gemm_no_taffoin2.c:93]   --->   Operation 1423 'fadd' 'add84_14_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1424 [1/2] (8.46ns)   --->   "%z_384 = fmul i32 %mul78_14_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1424 'fmul' 'z_384' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1425 [1/2] (8.46ns)   --->   "%mul78_14_9 = fmul i32 %A_9_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 1425 'fmul' 'mul78_14_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1426 [2/2] (8.46ns)   --->   "%z_385 = fmul i32 %mul78_14_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1426 'fmul' 'z_385' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1427 [2/2] (8.46ns)   --->   "%mul78_14_s = fmul i32 %A_10_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1427 'fmul' 'mul78_14_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1428 [1/2] (13.1ns)   --->   "%add84_15_3 = fadd i32 %add84_15_2, i32 %z_405" [gemm_no_taffoin2.c:93]   --->   Operation 1428 'fadd' 'add84_15_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1429 [2/2] (13.1ns)   --->   "%add84_15_4 = fadd i32 %add84_15_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 1429 'fadd' 'add84_15_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1430 [1/2] (8.46ns)   --->   "%z_407 = fmul i32 %mul78_15_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1430 'fmul' 'z_407' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1431 [1/2] (8.46ns)   --->   "%z_408 = fmul i32 %mul78_15_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1431 'fmul' 'z_408' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1432 [2/2] (8.46ns)   --->   "%mul78_15_9 = fmul i32 %A_9_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1432 'fmul' 'mul78_15_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1433 [1/2] (13.1ns)   --->   "%add84_16_3 = fadd i32 %add84_16_2, i32 %z_428" [gemm_no_taffoin2.c:93]   --->   Operation 1433 'fadd' 'add84_16_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1434 [2/2] (13.1ns)   --->   "%add84_16_4 = fadd i32 %add84_16_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 1434 'fadd' 'add84_16_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1435 [1/2] (8.46ns)   --->   "%z_429 = fmul i32 %mul78_16_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1435 'fmul' 'z_429' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1436 [1/2] (8.46ns)   --->   "%mul78_16_7 = fmul i32 %A_7_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1436 'fmul' 'mul78_16_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1437 [2/2] (8.46ns)   --->   "%z_430 = fmul i32 %mul78_16_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1437 'fmul' 'z_430' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1438 [1/2] (13.1ns)   --->   "%add84_17_2 = fadd i32 %add84_17_1, i32 %z_33" [gemm_no_taffoin2.c:93]   --->   Operation 1438 'fadd' 'add84_17_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1439 [2/2] (13.1ns)   --->   "%add84_17_3 = fadd i32 %add84_17_2, i32 %z_444" [gemm_no_taffoin2.c:93]   --->   Operation 1439 'fadd' 'add84_17_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1440 [2/2] (8.46ns)   --->   "%z_445 = fmul i32 %mul78_17_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1440 'fmul' 'z_445' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1441 [2/2] (8.46ns)   --->   "%mul78_17_7 = fmul i32 %A_7_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1441 'fmul' 'mul78_17_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1442 [1/2] (13.1ns)   --->   "%add84_18_2 = fadd i32 %add84_18_1, i32 %z_64" [gemm_no_taffoin2.c:93]   --->   Operation 1442 'fadd' 'add84_18_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1443 [1/2] (8.46ns)   --->   "%z_460 = fmul i32 %mul78_18_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1443 'fmul' 'z_460' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1444 [2/2] (13.1ns)   --->   "%add84_18_3 = fadd i32 %add84_18_2, i32 %z_460" [gemm_no_taffoin2.c:93]   --->   Operation 1444 'fadd' 'add84_18_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1445 [1/2] (8.46ns)   --->   "%mul78_18_5 = fmul i32 %A_5_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1445 'fmul' 'mul78_18_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1446 [2/2] (8.46ns)   --->   "%z_461 = fmul i32 %mul78_18_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1446 'fmul' 'z_461' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1447 [1/2] (13.1ns)   --->   "%add84_19_1 = fadd i32 %add, i32 %z_475" [gemm_no_taffoin2.c:93]   --->   Operation 1447 'fadd' 'add84_19_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1448 [2/2] (13.1ns)   --->   "%add84_19_2 = fadd i32 %add84_19_1, i32 %z_94" [gemm_no_taffoin2.c:93]   --->   Operation 1448 'fadd' 'add84_19_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1449 [2/2] (8.46ns)   --->   "%z_476 = fmul i32 %mul78_19_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1449 'fmul' 'z_476' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1450 [2/2] (8.46ns)   --->   "%mul78_19_5 = fmul i32 %A_5_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1450 'fmul' 'mul78_19_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1451 [1/2] (8.46ns)   --->   "%z_491 = fmul i32 %mul78_20_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1451 'fmul' 'z_491' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1452 [2/2] (13.1ns)   --->   "%add84_20_1 = fadd i32 %add, i32 %z_491" [gemm_no_taffoin2.c:93]   --->   Operation 1452 'fadd' 'add84_20_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1453 [1/2] (8.46ns)   --->   "%mul78_20_3 = fmul i32 %A_3_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 1453 'fmul' 'mul78_20_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1454 [2/2] (8.46ns)   --->   "%z_492 = fmul i32 %mul78_20_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1454 'fmul' 'z_492' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1455 [2/2] (8.46ns)   --->   "%z_507 = fmul i32 %mul78_21_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1455 'fmul' 'z_507' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1456 [2/2] (8.46ns)   --->   "%mul78_21_3 = fmul i32 %A_3_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1456 'fmul' 'mul78_21_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1457 [1/2] (8.46ns)   --->   "%mul78_22_1 = fmul i32 %A_1_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 1457 'fmul' 'mul78_22_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1458 [2/2] (8.46ns)   --->   "%z_523 = fmul i32 %mul78_22_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1458 'fmul' 'z_523' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1459 [2/2] (8.46ns)   --->   "%mul78_23_1 = fmul i32 %A_1_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1459 'fmul' 'mul78_23_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 26.2>
ST_13 : Operation 1460 [1/2] (13.1ns)   --->   "%add84_7 = fadd i32 %add84_6, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1460 'fadd' 'add84_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1461 [2/2] (13.1ns)   --->   "%add84_8 = fadd i32 %add84_7, i32 %z_9" [gemm_no_taffoin2.c:93]   --->   Operation 1461 'fadd' 'add84_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1462 [1/2] (8.46ns)   --->   "%z_23 = fmul i32 %mul78_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1462 'fmul' 'z_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1463 [1/2] (8.46ns)   --->   "%mul78_23 = fmul i32 %A_8_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1463 'fmul' 'mul78_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1464 [2/2] (8.46ns)   --->   "%z_24 = fmul i32 %mul78_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1464 'fmul' 'z_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1465 [1/2] (8.46ns)   --->   "%mul78_24 = fmul i32 %A_9_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1465 'fmul' 'mul78_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1466 [2/2] (8.46ns)   --->   "%mul78_25 = fmul i32 %A_10_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1466 'fmul' 'mul78_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1467 [1/2] (13.1ns)   --->   "%add84_1_8 = fadd i32 %add84_1_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1467 'fadd' 'add84_1_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1468 [2/2] (13.1ns)   --->   "%add84_1_9 = fadd i32 %add84_1_8, i32 %z_40" [gemm_no_taffoin2.c:93]   --->   Operation 1468 'fadd' 'add84_1_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1469 [1/2] (8.46ns)   --->   "%z_53 = fmul i32 %mul78_1_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1469 'fmul' 'z_53' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1470 [1/2] (8.46ns)   --->   "%mul78_1_22 = fmul i32 %A_7_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1470 'fmul' 'mul78_1_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1471 [2/2] (8.46ns)   --->   "%z_54 = fmul i32 %mul78_1_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1471 'fmul' 'z_54' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1472 [1/2] (8.46ns)   --->   "%mul78_1_23 = fmul i32 %A_8_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1472 'fmul' 'mul78_1_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1473 [2/2] (8.46ns)   --->   "%mul78_1_24 = fmul i32 %A_9_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1473 'fmul' 'mul78_1_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1474 [1/2] (13.1ns)   --->   "%add84_2_8 = fadd i32 %add84_2_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1474 'fadd' 'add84_2_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1475 [2/2] (13.1ns)   --->   "%add84_2_9 = fadd i32 %add84_2_8, i32 %z_71" [gemm_no_taffoin2.c:93]   --->   Operation 1475 'fadd' 'add84_2_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1476 [1/2] (8.46ns)   --->   "%z_82 = fmul i32 %mul78_2_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1476 'fmul' 'z_82' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1477 [1/2] (8.46ns)   --->   "%mul78_2_20 = fmul i32 %A_6_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1477 'fmul' 'mul78_2_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1478 [2/2] (8.46ns)   --->   "%z_83 = fmul i32 %mul78_2_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1478 'fmul' 'z_83' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1479 [1/2] (8.46ns)   --->   "%mul78_2_21 = fmul i32 %A_7_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1479 'fmul' 'mul78_2_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1480 [2/2] (8.46ns)   --->   "%mul78_2_22 = fmul i32 %A_8_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1480 'fmul' 'mul78_2_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1481 [1/2] (13.1ns)   --->   "%add84_3_8 = fadd i32 %add84_3_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1481 'fadd' 'add84_3_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1482 [2/2] (13.1ns)   --->   "%add84_3_9 = fadd i32 %add84_3_8, i32 %z_101" [gemm_no_taffoin2.c:93]   --->   Operation 1482 'fadd' 'add84_3_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1483 [1/2] (8.46ns)   --->   "%z_111 = fmul i32 %mul78_3_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1483 'fmul' 'z_111' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1484 [1/2] (8.46ns)   --->   "%mul78_3_19 = fmul i32 %A_5_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1484 'fmul' 'mul78_3_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1485 [2/2] (8.46ns)   --->   "%z_112 = fmul i32 %mul78_3_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1485 'fmul' 'z_112' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1486 [1/2] (8.46ns)   --->   "%mul78_3_20 = fmul i32 %A_6_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1486 'fmul' 'mul78_3_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1487 [2/2] (8.46ns)   --->   "%mul78_3_21 = fmul i32 %A_7_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1487 'fmul' 'mul78_3_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1488 [1/2] (13.1ns)   --->   "%add84_4_8 = fadd i32 %add84_4_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1488 'fadd' 'add84_4_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1489 [2/2] (13.1ns)   --->   "%add84_4_9 = fadd i32 %add84_4_8, i32 %z_130" [gemm_no_taffoin2.c:93]   --->   Operation 1489 'fadd' 'add84_4_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1490 [1/2] (8.46ns)   --->   "%z_139 = fmul i32 %mul78_4_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1490 'fmul' 'z_139' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1491 [1/2] (8.46ns)   --->   "%mul78_4_17 = fmul i32 %A_4_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1491 'fmul' 'mul78_4_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1492 [2/2] (8.46ns)   --->   "%z_140 = fmul i32 %mul78_4_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1492 'fmul' 'z_140' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1493 [1/2] (8.46ns)   --->   "%mul78_4_18 = fmul i32 %A_5_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1493 'fmul' 'mul78_4_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1494 [2/2] (8.46ns)   --->   "%mul78_4_19 = fmul i32 %A_6_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1494 'fmul' 'mul78_4_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1495 [1/2] (13.1ns)   --->   "%add84_5_8 = fadd i32 %add84_5_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1495 'fadd' 'add84_5_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1496 [2/2] (13.1ns)   --->   "%add84_5_9 = fadd i32 %add84_5_8, i32 %z_158" [gemm_no_taffoin2.c:93]   --->   Operation 1496 'fadd' 'add84_5_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1497 [1/2] (8.46ns)   --->   "%z_166 = fmul i32 %mul78_5_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1497 'fmul' 'z_166' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1498 [1/2] (8.46ns)   --->   "%mul78_5_16 = fmul i32 %A_3_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1498 'fmul' 'mul78_5_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1499 [2/2] (8.46ns)   --->   "%z_167 = fmul i32 %mul78_5_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1499 'fmul' 'z_167' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1500 [1/2] (8.46ns)   --->   "%mul78_5_17 = fmul i32 %A_4_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1500 'fmul' 'mul78_5_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1501 [2/2] (8.46ns)   --->   "%mul78_5_18 = fmul i32 %A_5_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1501 'fmul' 'mul78_5_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1502 [1/2] (13.1ns)   --->   "%add84_6_8 = fadd i32 %add84_6_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1502 'fadd' 'add84_6_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1503 [2/2] (13.1ns)   --->   "%add84_6_9 = fadd i32 %add84_6_8, i32 %z_186" [gemm_no_taffoin2.c:93]   --->   Operation 1503 'fadd' 'add84_6_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1504 [1/2] (8.46ns)   --->   "%z_193 = fmul i32 %mul78_6_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1504 'fmul' 'z_193' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1505 [1/2] (8.46ns)   --->   "%mul78_6_15 = fmul i32 %A_2_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1505 'fmul' 'mul78_6_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1506 [2/2] (8.46ns)   --->   "%z_194 = fmul i32 %mul78_6_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1506 'fmul' 'z_194' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1507 [1/2] (8.46ns)   --->   "%mul78_6_16 = fmul i32 %A_3_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1507 'fmul' 'mul78_6_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1508 [2/2] (8.46ns)   --->   "%mul78_6_17 = fmul i32 %A_4_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1508 'fmul' 'mul78_6_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1509 [1/2] (13.1ns)   --->   "%add84_7_8 = fadd i32 %add84_7_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1509 'fadd' 'add84_7_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1510 [2/2] (13.1ns)   --->   "%add84_7_9 = fadd i32 %add84_7_8, i32 %z_214" [gemm_no_taffoin2.c:93]   --->   Operation 1510 'fadd' 'add84_7_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1511 [1/2] (8.46ns)   --->   "%mul78_7_14 = fmul i32 %A_1_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1511 'fmul' 'mul78_7_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1512 [2/2] (8.46ns)   --->   "%z_221 = fmul i32 %mul78_7_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1512 'fmul' 'z_221' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1513 [2/2] (8.46ns)   --->   "%mul78_7_15 = fmul i32 %A_2_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1513 'fmul' 'mul78_7_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1514 [2/2] (8.46ns)   --->   "%mul78_7_16 = fmul i32 %A_3_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1514 'fmul' 'mul78_7_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1515 [1/2] (13.1ns)   --->   "%add84_8_8 = fadd i32 %add84_8_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1515 'fadd' 'add84_8_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1516 [2/2] (13.1ns)   --->   "%add84_8_9 = fadd i32 %add84_8_8, i32 %z_241" [gemm_no_taffoin2.c:93]   --->   Operation 1516 'fadd' 'add84_8_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1517 [1/2] (8.46ns)   --->   "%z_246 = fmul i32 %mul78_8_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1517 'fmul' 'z_246' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1518 [2/2] (8.46ns)   --->   "%mul78_8_12 = fmul i32 %A_1_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1518 'fmul' 'mul78_8_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1519 [2/2] (8.46ns)   --->   "%mul78_8_13 = fmul i32 %A_2_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1519 'fmul' 'mul78_8_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1520 [1/2] (13.1ns)   --->   "%add84_9_7 = fadd i32 %add84_9_6, i32 %z_264" [gemm_no_taffoin2.c:93]   --->   Operation 1520 'fadd' 'add84_9_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1521 [2/2] (13.1ns)   --->   "%add84_9_8 = fadd i32 %add84_9_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1521 'fadd' 'add84_9_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1522 [1/2] (8.46ns)   --->   "%z_269 = fmul i32 %mul78_9_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1522 'fmul' 'z_269' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1523 [1/2] (8.46ns)   --->   "%mul78_9_11 = fmul i32 %A_15_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1523 'fmul' 'mul78_9_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1524 [2/2] (8.46ns)   --->   "%z_270 = fmul i32 %mul78_9_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1524 'fmul' 'z_270' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1525 [2/2] (8.46ns)   --->   "%mul78_9_12 = fmul i32 %A_1_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1525 'fmul' 'mul78_9_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1526 [1/2] (13.1ns)   --->   "%add84_10_7 = fadd i32 %add84_10_6, i32 %z_288" [gemm_no_taffoin2.c:93]   --->   Operation 1526 'fadd' 'add84_10_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1527 [2/2] (13.1ns)   --->   "%add84_10_8 = fadd i32 %add84_10_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1527 'fadd' 'add84_10_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1528 [1/2] (8.46ns)   --->   "%z_292 = fmul i32 %mul78_10_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1528 'fmul' 'z_292' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1529 [1/2] (8.46ns)   --->   "%mul78_10_10 = fmul i32 %A_14_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1529 'fmul' 'mul78_10_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1530 [2/2] (8.46ns)   --->   "%z_293 = fmul i32 %mul78_10_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1530 'fmul' 'z_293' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1531 [2/2] (8.46ns)   --->   "%mul78_10_11 = fmul i32 %A_15_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1531 'fmul' 'mul78_10_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1532 [1/2] (13.1ns)   --->   "%add84_11_7 = fadd i32 %add84_11_6, i32 %z_312" [gemm_no_taffoin2.c:93]   --->   Operation 1532 'fadd' 'add84_11_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1533 [2/2] (13.1ns)   --->   "%add84_11_8 = fadd i32 %add84_11_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1533 'fadd' 'add84_11_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1534 [1/2] (8.46ns)   --->   "%mul78_11_8 = fmul i32 %A_13_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1534 'fmul' 'mul78_11_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1535 [2/2] (8.46ns)   --->   "%z_316 = fmul i32 %mul78_11_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1535 'fmul' 'z_316' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1536 [2/2] (8.46ns)   --->   "%mul78_11_10 = fmul i32 %A_14_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1536 'fmul' 'mul78_11_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1537 [2/2] (8.46ns)   --->   "%mul78_11_11 = fmul i32 %A_15_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1537 'fmul' 'mul78_11_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1538 [1/2] (13.1ns)   --->   "%add84_12_6 = fadd i32 %add84_12_5, i32 %z_335" [gemm_no_taffoin2.c:93]   --->   Operation 1538 'fadd' 'add84_12_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1539 [2/2] (13.1ns)   --->   "%add84_12_7 = fadd i32 %add84_12_6, i32 %z_336" [gemm_no_taffoin2.c:93]   --->   Operation 1539 'fadd' 'add84_12_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1540 [1/2] (8.46ns)   --->   "%z_339 = fmul i32 %mul78_12_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1540 'fmul' 'z_339' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1541 [2/2] (8.46ns)   --->   "%mul78_12_8 = fmul i32 %A_13_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1541 'fmul' 'mul78_12_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1542 [2/2] (8.46ns)   --->   "%mul78_12_10 = fmul i32 %A_14_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1542 'fmul' 'mul78_12_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1543 [1/2] (13.1ns)   --->   "%add84_13_6 = fadd i32 %add84_13_5, i32 %z_359" [gemm_no_taffoin2.c:93]   --->   Operation 1543 'fadd' 'add84_13_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1544 [2/2] (13.1ns)   --->   "%add84_13_7 = fadd i32 %add84_13_6, i32 %z_360" [gemm_no_taffoin2.c:93]   --->   Operation 1544 'fadd' 'add84_13_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1545 [1/2] (8.46ns)   --->   "%z_362 = fmul i32 %mul78_13_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1545 'fmul' 'z_362' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1546 [1/2] (8.46ns)   --->   "%mul78_13_4 = fmul i32 %A_11_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1546 'fmul' 'mul78_13_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1547 [2/2] (8.46ns)   --->   "%z_363 = fmul i32 %mul78_13_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1547 'fmul' 'z_363' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1548 [2/2] (8.46ns)   --->   "%mul78_13_8 = fmul i32 %A_13_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1548 'fmul' 'mul78_13_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1549 [1/2] (13.1ns)   --->   "%add84_14_5 = fadd i32 %add84_14_4, i32 %z_382" [gemm_no_taffoin2.c:93]   --->   Operation 1549 'fadd' 'add84_14_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1550 [2/2] (13.1ns)   --->   "%add84_14_6 = fadd i32 %add84_14_5, i32 %z_383" [gemm_no_taffoin2.c:93]   --->   Operation 1550 'fadd' 'add84_14_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1551 [1/2] (8.46ns)   --->   "%z_385 = fmul i32 %mul78_14_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1551 'fmul' 'z_385' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1552 [1/2] (8.46ns)   --->   "%mul78_14_s = fmul i32 %A_10_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1552 'fmul' 'mul78_14_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1553 [2/2] (8.46ns)   --->   "%z_386 = fmul i32 %mul78_14_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1553 'fmul' 'z_386' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1554 [2/2] (8.46ns)   --->   "%mul78_14_4 = fmul i32 %A_11_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1554 'fmul' 'mul78_14_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1555 [1/2] (13.1ns)   --->   "%add84_15_4 = fadd i32 %add84_15_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 1555 'fadd' 'add84_15_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1556 [2/2] (13.1ns)   --->   "%add84_15_5 = fadd i32 %add84_15_4, i32 %z_406" [gemm_no_taffoin2.c:93]   --->   Operation 1556 'fadd' 'add84_15_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1557 [1/2] (8.46ns)   --->   "%mul78_15_9 = fmul i32 %A_9_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1557 'fmul' 'mul78_15_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1558 [2/2] (8.46ns)   --->   "%z_409 = fmul i32 %mul78_15_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1558 'fmul' 'z_409' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1559 [2/2] (8.46ns)   --->   "%mul78_15_s = fmul i32 %A_10_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1559 'fmul' 'mul78_15_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1560 [2/2] (8.46ns)   --->   "%mul78_15_4 = fmul i32 %A_11_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1560 'fmul' 'mul78_15_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1561 [1/2] (13.1ns)   --->   "%add84_16_4 = fadd i32 %add84_16_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 1561 'fadd' 'add84_16_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1562 [2/2] (13.1ns)   --->   "%add84_16_5 = fadd i32 %add84_16_4, i32 %z_429" [gemm_no_taffoin2.c:93]   --->   Operation 1562 'fadd' 'add84_16_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1563 [1/2] (8.46ns)   --->   "%z_430 = fmul i32 %mul78_16_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1563 'fmul' 'z_430' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1564 [2/2] (8.46ns)   --->   "%mul78_16_9 = fmul i32 %A_9_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1564 'fmul' 'mul78_16_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1565 [1/2] (13.1ns)   --->   "%add84_17_3 = fadd i32 %add84_17_2, i32 %z_444" [gemm_no_taffoin2.c:93]   --->   Operation 1565 'fadd' 'add84_17_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1566 [2/2] (13.1ns)   --->   "%add84_17_4 = fadd i32 %add84_17_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 1566 'fadd' 'add84_17_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1567 [1/2] (8.46ns)   --->   "%z_445 = fmul i32 %mul78_17_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1567 'fmul' 'z_445' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1568 [1/2] (8.46ns)   --->   "%mul78_17_7 = fmul i32 %A_7_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1568 'fmul' 'mul78_17_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1569 [2/2] (8.46ns)   --->   "%z_446 = fmul i32 %mul78_17_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1569 'fmul' 'z_446' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1570 [2/2] (8.46ns)   --->   "%mul78_17_9 = fmul i32 %A_9_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1570 'fmul' 'mul78_17_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1571 [1/2] (13.1ns)   --->   "%add84_18_3 = fadd i32 %add84_18_2, i32 %z_460" [gemm_no_taffoin2.c:93]   --->   Operation 1571 'fadd' 'add84_18_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1572 [2/2] (13.1ns)   --->   "%add84_18_4 = fadd i32 %add84_18_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 1572 'fadd' 'add84_18_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1573 [1/2] (8.46ns)   --->   "%z_461 = fmul i32 %mul78_18_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1573 'fmul' 'z_461' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1574 [2/2] (8.46ns)   --->   "%mul78_18_7 = fmul i32 %A_7_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1574 'fmul' 'mul78_18_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1575 [1/2] (13.1ns)   --->   "%add84_19_2 = fadd i32 %add84_19_1, i32 %z_94" [gemm_no_taffoin2.c:93]   --->   Operation 1575 'fadd' 'add84_19_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1576 [1/2] (8.46ns)   --->   "%z_476 = fmul i32 %mul78_19_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1576 'fmul' 'z_476' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1577 [2/2] (13.1ns)   --->   "%add84_19_3 = fadd i32 %add84_19_2, i32 %z_476" [gemm_no_taffoin2.c:93]   --->   Operation 1577 'fadd' 'add84_19_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1578 [1/2] (8.46ns)   --->   "%mul78_19_5 = fmul i32 %A_5_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1578 'fmul' 'mul78_19_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1579 [2/2] (8.46ns)   --->   "%z_477 = fmul i32 %mul78_19_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1579 'fmul' 'z_477' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1580 [1/2] (13.1ns)   --->   "%add84_20_1 = fadd i32 %add, i32 %z_491" [gemm_no_taffoin2.c:93]   --->   Operation 1580 'fadd' 'add84_20_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1581 [2/2] (13.1ns)   --->   "%add84_20_2 = fadd i32 %add84_20_1, i32 %z_124" [gemm_no_taffoin2.c:93]   --->   Operation 1581 'fadd' 'add84_20_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1582 [1/2] (8.46ns)   --->   "%z_492 = fmul i32 %mul78_20_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1582 'fmul' 'z_492' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1583 [2/2] (8.46ns)   --->   "%mul78_20_5 = fmul i32 %A_5_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1583 'fmul' 'mul78_20_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1584 [1/2] (8.46ns)   --->   "%z_507 = fmul i32 %mul78_21_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1584 'fmul' 'z_507' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1585 [2/2] (13.1ns)   --->   "%add84_21_1 = fadd i32 %add, i32 %z_507" [gemm_no_taffoin2.c:93]   --->   Operation 1585 'fadd' 'add84_21_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1586 [1/2] (8.46ns)   --->   "%mul78_21_3 = fmul i32 %A_3_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1586 'fmul' 'mul78_21_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1587 [2/2] (8.46ns)   --->   "%z_508 = fmul i32 %mul78_21_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1587 'fmul' 'z_508' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1588 [1/2] (8.46ns)   --->   "%z_523 = fmul i32 %mul78_22_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1588 'fmul' 'z_523' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1589 [2/2] (13.1ns)   --->   "%add84_22_1 = fadd i32 %add, i32 %z_523" [gemm_no_taffoin2.c:93]   --->   Operation 1589 'fadd' 'add84_22_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1590 [2/2] (8.46ns)   --->   "%mul78_22_3 = fmul i32 %A_3_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1590 'fmul' 'mul78_22_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1591 [1/2] (8.46ns)   --->   "%mul78_23_1 = fmul i32 %A_1_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1591 'fmul' 'mul78_23_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1592 [2/2] (8.46ns)   --->   "%z_539 = fmul i32 %mul78_23_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1592 'fmul' 'z_539' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1593 [2/2] (8.46ns)   --->   "%mul78_24_1 = fmul i32 %A_1_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1593 'fmul' 'mul78_24_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 26.2>
ST_14 : Operation 1594 [1/2] (13.1ns)   --->   "%add84_8 = fadd i32 %add84_7, i32 %z_9" [gemm_no_taffoin2.c:93]   --->   Operation 1594 'fadd' 'add84_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1595 [2/2] (13.1ns)   --->   "%add84_9 = fadd i32 %add84_8, i32 %z_10" [gemm_no_taffoin2.c:93]   --->   Operation 1595 'fadd' 'add84_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1596 [1/2] (8.46ns)   --->   "%z_24 = fmul i32 %mul78_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1596 'fmul' 'z_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1597 [2/2] (8.46ns)   --->   "%z_25 = fmul i32 %mul78_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1597 'fmul' 'z_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1598 [1/2] (8.46ns)   --->   "%mul78_25 = fmul i32 %A_10_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1598 'fmul' 'mul78_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1599 [2/2] (8.46ns)   --->   "%z_26 = fmul i32 %mul78_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1599 'fmul' 'z_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1600 [2/2] (8.46ns)   --->   "%mul78_26 = fmul i32 %A_11_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1600 'fmul' 'mul78_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1601 [1/2] (13.1ns)   --->   "%add84_1_9 = fadd i32 %add84_1_8, i32 %z_40" [gemm_no_taffoin2.c:93]   --->   Operation 1601 'fadd' 'add84_1_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1602 [2/2] (13.1ns)   --->   "%add84_1_s = fadd i32 %add84_1_9, i32 %z_41" [gemm_no_taffoin2.c:93]   --->   Operation 1602 'fadd' 'add84_1_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1603 [1/2] (8.46ns)   --->   "%z_54 = fmul i32 %mul78_1_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1603 'fmul' 'z_54' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1604 [2/2] (8.46ns)   --->   "%z_55 = fmul i32 %mul78_1_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1604 'fmul' 'z_55' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1605 [1/2] (8.46ns)   --->   "%mul78_1_24 = fmul i32 %A_9_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1605 'fmul' 'mul78_1_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1606 [2/2] (8.46ns)   --->   "%z_56 = fmul i32 %mul78_1_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1606 'fmul' 'z_56' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1607 [2/2] (8.46ns)   --->   "%mul78_1_25 = fmul i32 %A_10_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1607 'fmul' 'mul78_1_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1608 [1/2] (13.1ns)   --->   "%add84_2_9 = fadd i32 %add84_2_8, i32 %z_71" [gemm_no_taffoin2.c:93]   --->   Operation 1608 'fadd' 'add84_2_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1609 [2/2] (13.1ns)   --->   "%add84_2_s = fadd i32 %add84_2_9, i32 %z_72" [gemm_no_taffoin2.c:93]   --->   Operation 1609 'fadd' 'add84_2_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1610 [1/2] (8.46ns)   --->   "%z_83 = fmul i32 %mul78_2_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1610 'fmul' 'z_83' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1611 [2/2] (8.46ns)   --->   "%z_84 = fmul i32 %mul78_2_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1611 'fmul' 'z_84' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1612 [1/2] (8.46ns)   --->   "%mul78_2_22 = fmul i32 %A_8_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1612 'fmul' 'mul78_2_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1613 [2/2] (8.46ns)   --->   "%mul78_2_23 = fmul i32 %A_9_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1613 'fmul' 'mul78_2_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1614 [1/2] (13.1ns)   --->   "%add84_3_9 = fadd i32 %add84_3_8, i32 %z_101" [gemm_no_taffoin2.c:93]   --->   Operation 1614 'fadd' 'add84_3_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1615 [2/2] (13.1ns)   --->   "%add84_3_s = fadd i32 %add84_3_9, i32 %z_102" [gemm_no_taffoin2.c:93]   --->   Operation 1615 'fadd' 'add84_3_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1616 [1/2] (8.46ns)   --->   "%z_112 = fmul i32 %mul78_3_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1616 'fmul' 'z_112' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1617 [2/2] (8.46ns)   --->   "%z_113 = fmul i32 %mul78_3_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1617 'fmul' 'z_113' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1618 [1/2] (8.46ns)   --->   "%mul78_3_21 = fmul i32 %A_7_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1618 'fmul' 'mul78_3_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1619 [2/2] (8.46ns)   --->   "%mul78_3_22 = fmul i32 %A_8_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1619 'fmul' 'mul78_3_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1620 [1/2] (13.1ns)   --->   "%add84_4_9 = fadd i32 %add84_4_8, i32 %z_130" [gemm_no_taffoin2.c:93]   --->   Operation 1620 'fadd' 'add84_4_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1621 [2/2] (13.1ns)   --->   "%add84_4_s = fadd i32 %add84_4_9, i32 %z_131" [gemm_no_taffoin2.c:93]   --->   Operation 1621 'fadd' 'add84_4_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1622 [1/2] (8.46ns)   --->   "%z_140 = fmul i32 %mul78_4_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1622 'fmul' 'z_140' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1623 [2/2] (8.46ns)   --->   "%z_141 = fmul i32 %mul78_4_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1623 'fmul' 'z_141' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1624 [1/2] (8.46ns)   --->   "%mul78_4_19 = fmul i32 %A_6_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1624 'fmul' 'mul78_4_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1625 [2/2] (8.46ns)   --->   "%mul78_4_20 = fmul i32 %A_7_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1625 'fmul' 'mul78_4_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1626 [1/2] (13.1ns)   --->   "%add84_5_9 = fadd i32 %add84_5_8, i32 %z_158" [gemm_no_taffoin2.c:93]   --->   Operation 1626 'fadd' 'add84_5_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1627 [2/2] (13.1ns)   --->   "%add84_5_s = fadd i32 %add84_5_9, i32 %z_159" [gemm_no_taffoin2.c:93]   --->   Operation 1627 'fadd' 'add84_5_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1628 [1/2] (8.46ns)   --->   "%z_167 = fmul i32 %mul78_5_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1628 'fmul' 'z_167' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1629 [2/2] (8.46ns)   --->   "%z_168 = fmul i32 %mul78_5_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1629 'fmul' 'z_168' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1630 [1/2] (8.46ns)   --->   "%mul78_5_18 = fmul i32 %A_5_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1630 'fmul' 'mul78_5_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1631 [2/2] (8.46ns)   --->   "%mul78_5_19 = fmul i32 %A_6_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1631 'fmul' 'mul78_5_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1632 [1/2] (13.1ns)   --->   "%add84_6_9 = fadd i32 %add84_6_8, i32 %z_186" [gemm_no_taffoin2.c:93]   --->   Operation 1632 'fadd' 'add84_6_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1633 [2/2] (13.1ns)   --->   "%add84_6_s = fadd i32 %add84_6_9, i32 %z_187" [gemm_no_taffoin2.c:93]   --->   Operation 1633 'fadd' 'add84_6_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1634 [1/2] (8.46ns)   --->   "%z_194 = fmul i32 %mul78_6_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1634 'fmul' 'z_194' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1635 [2/2] (8.46ns)   --->   "%z_195 = fmul i32 %mul78_6_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1635 'fmul' 'z_195' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1636 [1/2] (8.46ns)   --->   "%mul78_6_17 = fmul i32 %A_4_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1636 'fmul' 'mul78_6_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1637 [2/2] (8.46ns)   --->   "%mul78_6_18 = fmul i32 %A_5_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1637 'fmul' 'mul78_6_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1638 [1/2] (13.1ns)   --->   "%add84_7_9 = fadd i32 %add84_7_8, i32 %z_214" [gemm_no_taffoin2.c:93]   --->   Operation 1638 'fadd' 'add84_7_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1639 [2/2] (13.1ns)   --->   "%add84_7_s = fadd i32 %add84_7_9, i32 %z_215" [gemm_no_taffoin2.c:93]   --->   Operation 1639 'fadd' 'add84_7_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1640 [1/2] (8.46ns)   --->   "%z_221 = fmul i32 %mul78_7_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1640 'fmul' 'z_221' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1641 [1/2] (8.46ns)   --->   "%mul78_7_15 = fmul i32 %A_2_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1641 'fmul' 'mul78_7_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1642 [2/2] (8.46ns)   --->   "%z_222 = fmul i32 %mul78_7_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1642 'fmul' 'z_222' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1643 [1/2] (8.46ns)   --->   "%mul78_7_16 = fmul i32 %A_3_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1643 'fmul' 'mul78_7_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1644 [2/2] (8.46ns)   --->   "%mul78_7_17 = fmul i32 %A_4_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1644 'fmul' 'mul78_7_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1645 [1/2] (13.1ns)   --->   "%add84_8_9 = fadd i32 %add84_8_8, i32 %z_241" [gemm_no_taffoin2.c:93]   --->   Operation 1645 'fadd' 'add84_8_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1646 [2/2] (13.1ns)   --->   "%add84_8_s = fadd i32 %add84_8_9, i32 %z_242" [gemm_no_taffoin2.c:93]   --->   Operation 1646 'fadd' 'add84_8_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1647 [1/2] (8.46ns)   --->   "%mul78_8_12 = fmul i32 %A_1_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1647 'fmul' 'mul78_8_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1648 [2/2] (8.46ns)   --->   "%z_247 = fmul i32 %mul78_8_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1648 'fmul' 'z_247' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1649 [1/2] (8.46ns)   --->   "%mul78_8_13 = fmul i32 %A_2_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1649 'fmul' 'mul78_8_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1650 [2/2] (8.46ns)   --->   "%mul78_8_14 = fmul i32 %A_3_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1650 'fmul' 'mul78_8_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1651 [1/2] (13.1ns)   --->   "%add84_9_8 = fadd i32 %add84_9_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1651 'fadd' 'add84_9_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1652 [2/2] (13.1ns)   --->   "%add84_9_9 = fadd i32 %add84_9_8, i32 %z_265" [gemm_no_taffoin2.c:93]   --->   Operation 1652 'fadd' 'add84_9_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1653 [1/2] (8.46ns)   --->   "%z_270 = fmul i32 %mul78_9_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1653 'fmul' 'z_270' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1654 [1/2] (8.46ns)   --->   "%mul78_9_12 = fmul i32 %A_1_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1654 'fmul' 'mul78_9_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1655 [2/2] (8.46ns)   --->   "%mul78_9_13 = fmul i32 %A_2_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1655 'fmul' 'mul78_9_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1656 [1/2] (13.1ns)   --->   "%add84_10_8 = fadd i32 %add84_10_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1656 'fadd' 'add84_10_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1657 [2/2] (13.1ns)   --->   "%add84_10_9 = fadd i32 %add84_10_8, i32 %z_289" [gemm_no_taffoin2.c:93]   --->   Operation 1657 'fadd' 'add84_10_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1658 [1/2] (8.46ns)   --->   "%z_293 = fmul i32 %mul78_10_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1658 'fmul' 'z_293' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1659 [1/2] (8.46ns)   --->   "%mul78_10_11 = fmul i32 %A_15_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1659 'fmul' 'mul78_10_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1660 [2/2] (8.46ns)   --->   "%z_294 = fmul i32 %mul78_10_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1660 'fmul' 'z_294' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1661 [2/2] (8.46ns)   --->   "%mul78_10_12 = fmul i32 %A_1_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1661 'fmul' 'mul78_10_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1662 [1/2] (13.1ns)   --->   "%add84_11_8 = fadd i32 %add84_11_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1662 'fadd' 'add84_11_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1663 [2/2] (13.1ns)   --->   "%add84_11_9 = fadd i32 %add84_11_8, i32 %z_313" [gemm_no_taffoin2.c:93]   --->   Operation 1663 'fadd' 'add84_11_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1664 [1/2] (8.46ns)   --->   "%z_316 = fmul i32 %mul78_11_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1664 'fmul' 'z_316' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1665 [1/2] (8.46ns)   --->   "%mul78_11_10 = fmul i32 %A_14_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1665 'fmul' 'mul78_11_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1666 [2/2] (8.46ns)   --->   "%z_317 = fmul i32 %mul78_11_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1666 'fmul' 'z_317' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1667 [1/2] (8.46ns)   --->   "%mul78_11_11 = fmul i32 %A_15_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1667 'fmul' 'mul78_11_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1668 [1/2] (13.1ns)   --->   "%add84_12_7 = fadd i32 %add84_12_6, i32 %z_336" [gemm_no_taffoin2.c:93]   --->   Operation 1668 'fadd' 'add84_12_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1669 [2/2] (13.1ns)   --->   "%add84_12_8 = fadd i32 %add84_12_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1669 'fadd' 'add84_12_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1670 [1/2] (8.46ns)   --->   "%mul78_12_8 = fmul i32 %A_13_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1670 'fmul' 'mul78_12_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1671 [2/2] (8.46ns)   --->   "%z_340 = fmul i32 %mul78_12_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1671 'fmul' 'z_340' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1672 [1/2] (8.46ns)   --->   "%mul78_12_10 = fmul i32 %A_14_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1672 'fmul' 'mul78_12_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1673 [2/2] (8.46ns)   --->   "%mul78_12_11 = fmul i32 %A_15_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1673 'fmul' 'mul78_12_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1674 [1/2] (13.1ns)   --->   "%add84_13_7 = fadd i32 %add84_13_6, i32 %z_360" [gemm_no_taffoin2.c:93]   --->   Operation 1674 'fadd' 'add84_13_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1675 [2/2] (13.1ns)   --->   "%add84_13_8 = fadd i32 %add84_13_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1675 'fadd' 'add84_13_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1676 [1/2] (8.46ns)   --->   "%z_363 = fmul i32 %mul78_13_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1676 'fmul' 'z_363' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1677 [1/2] (8.46ns)   --->   "%mul78_13_8 = fmul i32 %A_13_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1677 'fmul' 'mul78_13_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1678 [2/2] (8.46ns)   --->   "%mul78_13_10 = fmul i32 %A_14_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1678 'fmul' 'mul78_13_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1679 [1/2] (13.1ns)   --->   "%add84_14_6 = fadd i32 %add84_14_5, i32 %z_383" [gemm_no_taffoin2.c:93]   --->   Operation 1679 'fadd' 'add84_14_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1680 [2/2] (13.1ns)   --->   "%add84_14_7 = fadd i32 %add84_14_6, i32 %z_384" [gemm_no_taffoin2.c:93]   --->   Operation 1680 'fadd' 'add84_14_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1681 [1/2] (8.46ns)   --->   "%z_386 = fmul i32 %mul78_14_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1681 'fmul' 'z_386' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1682 [1/2] (8.46ns)   --->   "%mul78_14_4 = fmul i32 %A_11_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1682 'fmul' 'mul78_14_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1683 [2/2] (8.46ns)   --->   "%z_387 = fmul i32 %mul78_14_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1683 'fmul' 'z_387' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1684 [2/2] (8.46ns)   --->   "%mul78_14_8 = fmul i32 %A_13_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1684 'fmul' 'mul78_14_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1685 [1/2] (13.1ns)   --->   "%add84_15_5 = fadd i32 %add84_15_4, i32 %z_406" [gemm_no_taffoin2.c:93]   --->   Operation 1685 'fadd' 'add84_15_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1686 [2/2] (13.1ns)   --->   "%add84_15_6 = fadd i32 %add84_15_5, i32 %z_407" [gemm_no_taffoin2.c:93]   --->   Operation 1686 'fadd' 'add84_15_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1687 [1/2] (8.46ns)   --->   "%z_409 = fmul i32 %mul78_15_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1687 'fmul' 'z_409' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1688 [1/2] (8.46ns)   --->   "%mul78_15_s = fmul i32 %A_10_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1688 'fmul' 'mul78_15_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1689 [2/2] (8.46ns)   --->   "%z_410 = fmul i32 %mul78_15_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1689 'fmul' 'z_410' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1690 [1/2] (8.46ns)   --->   "%mul78_15_4 = fmul i32 %A_11_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1690 'fmul' 'mul78_15_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1691 [1/2] (13.1ns)   --->   "%add84_16_5 = fadd i32 %add84_16_4, i32 %z_429" [gemm_no_taffoin2.c:93]   --->   Operation 1691 'fadd' 'add84_16_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1692 [2/2] (13.1ns)   --->   "%add84_16_6 = fadd i32 %add84_16_5, i32 %z_6" [gemm_no_taffoin2.c:93]   --->   Operation 1692 'fadd' 'add84_16_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1693 [1/2] (8.46ns)   --->   "%mul78_16_9 = fmul i32 %A_9_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1693 'fmul' 'mul78_16_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1694 [2/2] (8.46ns)   --->   "%z_431 = fmul i32 %mul78_16_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1694 'fmul' 'z_431' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1695 [2/2] (8.46ns)   --->   "%mul78_16_s = fmul i32 %A_11_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1695 'fmul' 'mul78_16_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1696 [1/2] (13.1ns)   --->   "%add84_17_4 = fadd i32 %add84_17_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 1696 'fadd' 'add84_17_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1697 [2/2] (13.1ns)   --->   "%add84_17_5 = fadd i32 %add84_17_4, i32 %z_445" [gemm_no_taffoin2.c:93]   --->   Operation 1697 'fadd' 'add84_17_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1698 [1/2] (8.46ns)   --->   "%z_446 = fmul i32 %mul78_17_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1698 'fmul' 'z_446' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1699 [1/2] (8.46ns)   --->   "%mul78_17_9 = fmul i32 %A_9_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 1699 'fmul' 'mul78_17_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1700 [1/2] (13.1ns)   --->   "%add84_18_4 = fadd i32 %add84_18_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 1700 'fadd' 'add84_18_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1701 [2/2] (13.1ns)   --->   "%add84_18_5 = fadd i32 %add84_18_4, i32 %z_461" [gemm_no_taffoin2.c:93]   --->   Operation 1701 'fadd' 'add84_18_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1702 [1/2] (8.46ns)   --->   "%mul78_18_7 = fmul i32 %A_7_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1702 'fmul' 'mul78_18_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1703 [2/2] (8.46ns)   --->   "%z_462 = fmul i32 %mul78_18_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1703 'fmul' 'z_462' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1704 [2/2] (8.46ns)   --->   "%mul78_18_9 = fmul i32 %A_9_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1704 'fmul' 'mul78_18_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1705 [1/2] (13.1ns)   --->   "%add84_19_3 = fadd i32 %add84_19_2, i32 %z_476" [gemm_no_taffoin2.c:93]   --->   Operation 1705 'fadd' 'add84_19_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1706 [2/2] (13.1ns)   --->   "%add84_19_4 = fadd i32 %add84_19_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 1706 'fadd' 'add84_19_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1707 [1/2] (8.46ns)   --->   "%z_477 = fmul i32 %mul78_19_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1707 'fmul' 'z_477' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1708 [2/2] (8.46ns)   --->   "%mul78_19_7 = fmul i32 %A_7_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1708 'fmul' 'mul78_19_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1709 [1/2] (13.1ns)   --->   "%add84_20_2 = fadd i32 %add84_20_1, i32 %z_124" [gemm_no_taffoin2.c:93]   --->   Operation 1709 'fadd' 'add84_20_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1710 [2/2] (13.1ns)   --->   "%add84_20_3 = fadd i32 %add84_20_2, i32 %z_492" [gemm_no_taffoin2.c:93]   --->   Operation 1710 'fadd' 'add84_20_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1711 [1/2] (8.46ns)   --->   "%mul78_20_5 = fmul i32 %A_5_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 1711 'fmul' 'mul78_20_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1712 [2/2] (8.46ns)   --->   "%z_493 = fmul i32 %mul78_20_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1712 'fmul' 'z_493' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1713 [2/2] (8.46ns)   --->   "%mul78_20_7 = fmul i32 %A_7_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1713 'fmul' 'mul78_20_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1714 [1/2] (13.1ns)   --->   "%add84_21_1 = fadd i32 %add, i32 %z_507" [gemm_no_taffoin2.c:93]   --->   Operation 1714 'fadd' 'add84_21_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1715 [2/2] (13.1ns)   --->   "%add84_21_2 = fadd i32 %add84_21_1, i32 %z_152" [gemm_no_taffoin2.c:93]   --->   Operation 1715 'fadd' 'add84_21_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1716 [1/2] (8.46ns)   --->   "%z_508 = fmul i32 %mul78_21_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1716 'fmul' 'z_508' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1717 [2/2] (8.46ns)   --->   "%mul78_21_5 = fmul i32 %A_5_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1717 'fmul' 'mul78_21_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1718 [1/2] (13.1ns)   --->   "%add84_22_1 = fadd i32 %add, i32 %z_523" [gemm_no_taffoin2.c:93]   --->   Operation 1718 'fadd' 'add84_22_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1719 [2/2] (13.1ns)   --->   "%add84_22_2 = fadd i32 %add84_22_1, i32 %z_180" [gemm_no_taffoin2.c:93]   --->   Operation 1719 'fadd' 'add84_22_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1720 [1/2] (8.46ns)   --->   "%mul78_22_3 = fmul i32 %A_3_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 1720 'fmul' 'mul78_22_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1721 [2/2] (8.46ns)   --->   "%z_524 = fmul i32 %mul78_22_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1721 'fmul' 'z_524' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1722 [2/2] (8.46ns)   --->   "%mul78_22_5 = fmul i32 %A_5_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1722 'fmul' 'mul78_22_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1723 [1/2] (8.46ns)   --->   "%z_539 = fmul i32 %mul78_23_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1723 'fmul' 'z_539' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1724 [2/2] (13.1ns)   --->   "%add84_23_1 = fadd i32 %add, i32 %z_539" [gemm_no_taffoin2.c:93]   --->   Operation 1724 'fadd' 'add84_23_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1725 [2/2] (8.46ns)   --->   "%mul78_23_3 = fmul i32 %A_3_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1725 'fmul' 'mul78_23_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1726 [1/2] (8.46ns)   --->   "%mul78_24_1 = fmul i32 %A_1_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 1726 'fmul' 'mul78_24_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1727 [2/2] (8.46ns)   --->   "%z_555 = fmul i32 %mul78_24_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1727 'fmul' 'z_555' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1728 [2/2] (8.46ns)   --->   "%mul78_24_3 = fmul i32 %A_3_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1728 'fmul' 'mul78_24_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1729 [2/2] (8.46ns)   --->   "%mul78_25_1 = fmul i32 %A_1_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1729 'fmul' 'mul78_25_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1730 [2/2] (8.46ns)   --->   "%mul78_26_1 = fmul i32 %A_1_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1730 'fmul' 'mul78_26_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 26.2>
ST_15 : Operation 1731 [1/2] (13.1ns)   --->   "%add84_9 = fadd i32 %add84_8, i32 %z_10" [gemm_no_taffoin2.c:93]   --->   Operation 1731 'fadd' 'add84_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1732 [2/2] (13.1ns)   --->   "%add84_10 = fadd i32 %add84_9, i32 %z_11" [gemm_no_taffoin2.c:93]   --->   Operation 1732 'fadd' 'add84_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1733 [1/2] (8.46ns)   --->   "%z_25 = fmul i32 %mul78_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1733 'fmul' 'z_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1734 [1/2] (8.46ns)   --->   "%z_26 = fmul i32 %mul78_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1734 'fmul' 'z_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1735 [1/2] (8.46ns)   --->   "%mul78_26 = fmul i32 %A_11_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1735 'fmul' 'mul78_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1736 [2/2] (8.46ns)   --->   "%z_27 = fmul i32 %mul78_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1736 'fmul' 'z_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1737 [2/2] (8.46ns)   --->   "%mul78_27 = fmul i32 %A_12_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1737 'fmul' 'mul78_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1738 [1/2] (13.1ns)   --->   "%add84_1_s = fadd i32 %add84_1_9, i32 %z_41" [gemm_no_taffoin2.c:93]   --->   Operation 1738 'fadd' 'add84_1_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1739 [2/2] (13.1ns)   --->   "%add84_1_10 = fadd i32 %add84_1_s, i32 %z_42" [gemm_no_taffoin2.c:93]   --->   Operation 1739 'fadd' 'add84_1_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1740 [1/2] (8.46ns)   --->   "%z_55 = fmul i32 %mul78_1_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1740 'fmul' 'z_55' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1741 [1/2] (8.46ns)   --->   "%z_56 = fmul i32 %mul78_1_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1741 'fmul' 'z_56' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1742 [1/2] (8.46ns)   --->   "%mul78_1_25 = fmul i32 %A_10_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1742 'fmul' 'mul78_1_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1743 [2/2] (8.46ns)   --->   "%z_57 = fmul i32 %mul78_1_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1743 'fmul' 'z_57' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1744 [2/2] (8.46ns)   --->   "%mul78_1_26 = fmul i32 %A_11_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1744 'fmul' 'mul78_1_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1745 [1/2] (13.1ns)   --->   "%add84_2_s = fadd i32 %add84_2_9, i32 %z_72" [gemm_no_taffoin2.c:93]   --->   Operation 1745 'fadd' 'add84_2_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1746 [2/2] (13.1ns)   --->   "%add84_2_10 = fadd i32 %add84_2_s, i32 %z_73" [gemm_no_taffoin2.c:93]   --->   Operation 1746 'fadd' 'add84_2_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1747 [1/2] (8.46ns)   --->   "%z_84 = fmul i32 %mul78_2_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1747 'fmul' 'z_84' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1748 [2/2] (8.46ns)   --->   "%z_85 = fmul i32 %mul78_2_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1748 'fmul' 'z_85' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1749 [1/2] (8.46ns)   --->   "%mul78_2_23 = fmul i32 %A_9_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1749 'fmul' 'mul78_2_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1750 [2/2] (8.46ns)   --->   "%z_86 = fmul i32 %mul78_2_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1750 'fmul' 'z_86' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1751 [2/2] (8.46ns)   --->   "%mul78_2_24 = fmul i32 %A_10_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1751 'fmul' 'mul78_2_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1752 [1/2] (13.1ns)   --->   "%add84_3_s = fadd i32 %add84_3_9, i32 %z_102" [gemm_no_taffoin2.c:93]   --->   Operation 1752 'fadd' 'add84_3_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1753 [2/2] (13.1ns)   --->   "%add84_3_10 = fadd i32 %add84_3_s, i32 %z_103" [gemm_no_taffoin2.c:93]   --->   Operation 1753 'fadd' 'add84_3_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1754 [1/2] (8.46ns)   --->   "%z_113 = fmul i32 %mul78_3_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1754 'fmul' 'z_113' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1755 [2/2] (8.46ns)   --->   "%z_114 = fmul i32 %mul78_3_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1755 'fmul' 'z_114' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1756 [1/2] (8.46ns)   --->   "%mul78_3_22 = fmul i32 %A_8_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1756 'fmul' 'mul78_3_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1757 [2/2] (8.46ns)   --->   "%z_115 = fmul i32 %mul78_3_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1757 'fmul' 'z_115' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1758 [2/2] (8.46ns)   --->   "%mul78_3_23 = fmul i32 %A_9_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1758 'fmul' 'mul78_3_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1759 [1/2] (13.1ns)   --->   "%add84_4_s = fadd i32 %add84_4_9, i32 %z_131" [gemm_no_taffoin2.c:93]   --->   Operation 1759 'fadd' 'add84_4_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1760 [2/2] (13.1ns)   --->   "%add84_4_10 = fadd i32 %add84_4_s, i32 %z_132" [gemm_no_taffoin2.c:93]   --->   Operation 1760 'fadd' 'add84_4_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1761 [1/2] (8.46ns)   --->   "%z_141 = fmul i32 %mul78_4_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1761 'fmul' 'z_141' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1762 [2/2] (8.46ns)   --->   "%z_142 = fmul i32 %mul78_4_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1762 'fmul' 'z_142' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1763 [1/2] (8.46ns)   --->   "%mul78_4_20 = fmul i32 %A_7_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1763 'fmul' 'mul78_4_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1764 [2/2] (8.46ns)   --->   "%z_143 = fmul i32 %mul78_4_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1764 'fmul' 'z_143' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1765 [1/2] (13.1ns)   --->   "%add84_5_s = fadd i32 %add84_5_9, i32 %z_159" [gemm_no_taffoin2.c:93]   --->   Operation 1765 'fadd' 'add84_5_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1766 [2/2] (13.1ns)   --->   "%add84_5_10 = fadd i32 %add84_5_s, i32 %z_160" [gemm_no_taffoin2.c:93]   --->   Operation 1766 'fadd' 'add84_5_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1767 [1/2] (8.46ns)   --->   "%z_168 = fmul i32 %mul78_5_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1767 'fmul' 'z_168' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1768 [2/2] (8.46ns)   --->   "%z_169 = fmul i32 %mul78_5_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1768 'fmul' 'z_169' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1769 [1/2] (8.46ns)   --->   "%mul78_5_19 = fmul i32 %A_6_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1769 'fmul' 'mul78_5_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1770 [2/2] (8.46ns)   --->   "%z_170 = fmul i32 %mul78_5_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1770 'fmul' 'z_170' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1771 [2/2] (8.46ns)   --->   "%mul78_5_20 = fmul i32 %A_7_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1771 'fmul' 'mul78_5_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1772 [1/2] (13.1ns)   --->   "%add84_6_s = fadd i32 %add84_6_9, i32 %z_187" [gemm_no_taffoin2.c:93]   --->   Operation 1772 'fadd' 'add84_6_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1773 [2/2] (13.1ns)   --->   "%add84_6_10 = fadd i32 %add84_6_s, i32 %z_188" [gemm_no_taffoin2.c:93]   --->   Operation 1773 'fadd' 'add84_6_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1774 [1/2] (8.46ns)   --->   "%z_195 = fmul i32 %mul78_6_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1774 'fmul' 'z_195' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1775 [2/2] (8.46ns)   --->   "%z_196 = fmul i32 %mul78_6_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1775 'fmul' 'z_196' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1776 [1/2] (8.46ns)   --->   "%mul78_6_18 = fmul i32 %A_5_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1776 'fmul' 'mul78_6_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1777 [2/2] (8.46ns)   --->   "%z_197 = fmul i32 %mul78_6_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1777 'fmul' 'z_197' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1778 [2/2] (8.46ns)   --->   "%mul78_6_19 = fmul i32 %A_6_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1778 'fmul' 'mul78_6_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1779 [1/2] (13.1ns)   --->   "%add84_7_s = fadd i32 %add84_7_9, i32 %z_215" [gemm_no_taffoin2.c:93]   --->   Operation 1779 'fadd' 'add84_7_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1780 [2/2] (13.1ns)   --->   "%add84_7_10 = fadd i32 %add84_7_s, i32 %z_216" [gemm_no_taffoin2.c:93]   --->   Operation 1780 'fadd' 'add84_7_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1781 [1/2] (8.46ns)   --->   "%z_222 = fmul i32 %mul78_7_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1781 'fmul' 'z_222' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1782 [2/2] (8.46ns)   --->   "%z_223 = fmul i32 %mul78_7_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1782 'fmul' 'z_223' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1783 [1/2] (8.46ns)   --->   "%mul78_7_17 = fmul i32 %A_4_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1783 'fmul' 'mul78_7_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1784 [2/2] (8.46ns)   --->   "%z_224 = fmul i32 %mul78_7_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1784 'fmul' 'z_224' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1785 [2/2] (8.46ns)   --->   "%mul78_7_18 = fmul i32 %A_5_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1785 'fmul' 'mul78_7_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1786 [1/2] (13.1ns)   --->   "%add84_8_s = fadd i32 %add84_8_9, i32 %z_242" [gemm_no_taffoin2.c:93]   --->   Operation 1786 'fadd' 'add84_8_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1787 [2/2] (13.1ns)   --->   "%add84_8_10 = fadd i32 %add84_8_s, i32 %z_243" [gemm_no_taffoin2.c:93]   --->   Operation 1787 'fadd' 'add84_8_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1788 [1/2] (8.46ns)   --->   "%z_247 = fmul i32 %mul78_8_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1788 'fmul' 'z_247' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1789 [2/2] (8.46ns)   --->   "%z_248 = fmul i32 %mul78_8_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1789 'fmul' 'z_248' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1790 [1/2] (8.46ns)   --->   "%mul78_8_14 = fmul i32 %A_3_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1790 'fmul' 'mul78_8_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1791 [2/2] (8.46ns)   --->   "%z_249 = fmul i32 %mul78_8_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1791 'fmul' 'z_249' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1792 [1/2] (13.1ns)   --->   "%add84_9_9 = fadd i32 %add84_9_8, i32 %z_265" [gemm_no_taffoin2.c:93]   --->   Operation 1792 'fadd' 'add84_9_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1793 [2/2] (13.1ns)   --->   "%add84_9_s = fadd i32 %add84_9_9, i32 %z_266" [gemm_no_taffoin2.c:93]   --->   Operation 1793 'fadd' 'add84_9_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1794 [2/2] (8.46ns)   --->   "%z_271 = fmul i32 %mul78_9_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1794 'fmul' 'z_271' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1795 [1/2] (8.46ns)   --->   "%mul78_9_13 = fmul i32 %A_2_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1795 'fmul' 'mul78_9_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1796 [2/2] (8.46ns)   --->   "%mul78_9_14 = fmul i32 %A_3_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1796 'fmul' 'mul78_9_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1797 [1/2] (13.1ns)   --->   "%add84_10_9 = fadd i32 %add84_10_8, i32 %z_289" [gemm_no_taffoin2.c:93]   --->   Operation 1797 'fadd' 'add84_10_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1798 [2/2] (13.1ns)   --->   "%add84_10_s = fadd i32 %add84_10_9, i32 %z_290" [gemm_no_taffoin2.c:93]   --->   Operation 1798 'fadd' 'add84_10_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1799 [1/2] (8.46ns)   --->   "%z_294 = fmul i32 %mul78_10_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1799 'fmul' 'z_294' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1800 [1/2] (8.46ns)   --->   "%mul78_10_12 = fmul i32 %A_1_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1800 'fmul' 'mul78_10_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1801 [2/2] (8.46ns)   --->   "%mul78_10_13 = fmul i32 %A_2_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1801 'fmul' 'mul78_10_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1802 [1/2] (13.1ns)   --->   "%add84_11_9 = fadd i32 %add84_11_8, i32 %z_313" [gemm_no_taffoin2.c:93]   --->   Operation 1802 'fadd' 'add84_11_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1803 [2/2] (13.1ns)   --->   "%add84_11_s = fadd i32 %add84_11_9, i32 %z_314" [gemm_no_taffoin2.c:93]   --->   Operation 1803 'fadd' 'add84_11_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1804 [1/2] (8.46ns)   --->   "%z_317 = fmul i32 %mul78_11_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1804 'fmul' 'z_317' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1805 [2/2] (8.46ns)   --->   "%z_318 = fmul i32 %mul78_11_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1805 'fmul' 'z_318' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1806 [2/2] (8.46ns)   --->   "%mul78_11_12 = fmul i32 %A_1_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1806 'fmul' 'mul78_11_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1807 [1/2] (13.1ns)   --->   "%add84_12_8 = fadd i32 %add84_12_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1807 'fadd' 'add84_12_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1808 [2/2] (13.1ns)   --->   "%add84_12_9 = fadd i32 %add84_12_8, i32 %z_337" [gemm_no_taffoin2.c:93]   --->   Operation 1808 'fadd' 'add84_12_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1809 [1/2] (8.46ns)   --->   "%z_340 = fmul i32 %mul78_12_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1809 'fmul' 'z_340' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1810 [2/2] (8.46ns)   --->   "%z_341 = fmul i32 %mul78_12_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1810 'fmul' 'z_341' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1811 [1/2] (8.46ns)   --->   "%mul78_12_11 = fmul i32 %A_15_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1811 'fmul' 'mul78_12_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1812 [1/2] (13.1ns)   --->   "%add84_13_8 = fadd i32 %add84_13_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 1812 'fadd' 'add84_13_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1813 [2/2] (13.1ns)   --->   "%add84_13_9 = fadd i32 %add84_13_8, i32 %z_361" [gemm_no_taffoin2.c:93]   --->   Operation 1813 'fadd' 'add84_13_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1814 [2/2] (8.46ns)   --->   "%z_364 = fmul i32 %mul78_13_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1814 'fmul' 'z_364' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1815 [1/2] (8.46ns)   --->   "%mul78_13_10 = fmul i32 %A_14_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1815 'fmul' 'mul78_13_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1816 [2/2] (8.46ns)   --->   "%mul78_13_11 = fmul i32 %A_15_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1816 'fmul' 'mul78_13_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1817 [1/2] (13.1ns)   --->   "%add84_14_7 = fadd i32 %add84_14_6, i32 %z_384" [gemm_no_taffoin2.c:93]   --->   Operation 1817 'fadd' 'add84_14_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1818 [2/2] (13.1ns)   --->   "%add84_14_8 = fadd i32 %add84_14_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1818 'fadd' 'add84_14_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1819 [1/2] (8.46ns)   --->   "%z_387 = fmul i32 %mul78_14_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1819 'fmul' 'z_387' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1820 [1/2] (8.46ns)   --->   "%mul78_14_8 = fmul i32 %A_13_load, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 1820 'fmul' 'mul78_14_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1821 [2/2] (8.46ns)   --->   "%mul78_14_10 = fmul i32 %A_14_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1821 'fmul' 'mul78_14_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1822 [1/2] (13.1ns)   --->   "%add84_15_6 = fadd i32 %add84_15_5, i32 %z_407" [gemm_no_taffoin2.c:93]   --->   Operation 1822 'fadd' 'add84_15_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1823 [2/2] (13.1ns)   --->   "%add84_15_7 = fadd i32 %add84_15_6, i32 %z_408" [gemm_no_taffoin2.c:93]   --->   Operation 1823 'fadd' 'add84_15_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1824 [1/2] (8.46ns)   --->   "%z_410 = fmul i32 %mul78_15_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1824 'fmul' 'z_410' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1825 [2/2] (8.46ns)   --->   "%z_411 = fmul i32 %mul78_15_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1825 'fmul' 'z_411' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1826 [2/2] (8.46ns)   --->   "%mul78_15_8 = fmul i32 %A_13_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1826 'fmul' 'mul78_15_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1827 [1/2] (13.1ns)   --->   "%add84_16_6 = fadd i32 %add84_16_5, i32 %z_6" [gemm_no_taffoin2.c:93]   --->   Operation 1827 'fadd' 'add84_16_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1828 [2/2] (13.1ns)   --->   "%add84_16_7 = fadd i32 %add84_16_6, i32 %z_430" [gemm_no_taffoin2.c:93]   --->   Operation 1828 'fadd' 'add84_16_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1829 [1/2] (8.46ns)   --->   "%z_431 = fmul i32 %mul78_16_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1829 'fmul' 'z_431' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1830 [1/2] (8.46ns)   --->   "%mul78_16_s = fmul i32 %A_11_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1830 'fmul' 'mul78_16_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1831 [1/2] (13.1ns)   --->   "%add84_17_5 = fadd i32 %add84_17_4, i32 %z_445" [gemm_no_taffoin2.c:93]   --->   Operation 1831 'fadd' 'add84_17_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1832 [2/2] (13.1ns)   --->   "%add84_17_6 = fadd i32 %add84_17_5, i32 %z_37" [gemm_no_taffoin2.c:93]   --->   Operation 1832 'fadd' 'add84_17_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1833 [2/2] (8.46ns)   --->   "%z_447 = fmul i32 %mul78_17_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1833 'fmul' 'z_447' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1834 [2/2] (8.46ns)   --->   "%mul78_17_s = fmul i32 %A_11_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1834 'fmul' 'mul78_17_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1835 [1/2] (13.1ns)   --->   "%add84_18_5 = fadd i32 %add84_18_4, i32 %z_461" [gemm_no_taffoin2.c:93]   --->   Operation 1835 'fadd' 'add84_18_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1836 [2/2] (13.1ns)   --->   "%add84_18_6 = fadd i32 %add84_18_5, i32 %z_68" [gemm_no_taffoin2.c:93]   --->   Operation 1836 'fadd' 'add84_18_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1837 [1/2] (8.46ns)   --->   "%z_462 = fmul i32 %mul78_18_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1837 'fmul' 'z_462' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1838 [1/2] (8.46ns)   --->   "%mul78_18_9 = fmul i32 %A_9_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1838 'fmul' 'mul78_18_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1839 [1/2] (13.1ns)   --->   "%add84_19_4 = fadd i32 %add84_19_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 1839 'fadd' 'add84_19_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1840 [2/2] (13.1ns)   --->   "%add84_19_5 = fadd i32 %add84_19_4, i32 %z_477" [gemm_no_taffoin2.c:93]   --->   Operation 1840 'fadd' 'add84_19_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1841 [1/2] (8.46ns)   --->   "%mul78_19_7 = fmul i32 %A_7_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1841 'fmul' 'mul78_19_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1842 [2/2] (8.46ns)   --->   "%z_478 = fmul i32 %mul78_19_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1842 'fmul' 'z_478' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1843 [2/2] (8.46ns)   --->   "%mul78_19_9 = fmul i32 %A_9_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1843 'fmul' 'mul78_19_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1844 [1/2] (13.1ns)   --->   "%add84_20_3 = fadd i32 %add84_20_2, i32 %z_492" [gemm_no_taffoin2.c:93]   --->   Operation 1844 'fadd' 'add84_20_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1845 [2/2] (13.1ns)   --->   "%add84_20_4 = fadd i32 %add84_20_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 1845 'fadd' 'add84_20_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1846 [1/2] (8.46ns)   --->   "%z_493 = fmul i32 %mul78_20_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1846 'fmul' 'z_493' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1847 [1/2] (8.46ns)   --->   "%mul78_20_7 = fmul i32 %A_7_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1847 'fmul' 'mul78_20_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1848 [1/2] (13.1ns)   --->   "%add84_21_2 = fadd i32 %add84_21_1, i32 %z_152" [gemm_no_taffoin2.c:93]   --->   Operation 1848 'fadd' 'add84_21_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1849 [2/2] (13.1ns)   --->   "%add84_21_3 = fadd i32 %add84_21_2, i32 %z_508" [gemm_no_taffoin2.c:93]   --->   Operation 1849 'fadd' 'add84_21_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1850 [1/2] (8.46ns)   --->   "%mul78_21_5 = fmul i32 %A_5_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1850 'fmul' 'mul78_21_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1851 [2/2] (8.46ns)   --->   "%z_509 = fmul i32 %mul78_21_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1851 'fmul' 'z_509' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1852 [2/2] (8.46ns)   --->   "%mul78_21_7 = fmul i32 %A_7_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1852 'fmul' 'mul78_21_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1853 [1/2] (13.1ns)   --->   "%add84_22_2 = fadd i32 %add84_22_1, i32 %z_180" [gemm_no_taffoin2.c:93]   --->   Operation 1853 'fadd' 'add84_22_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1854 [1/2] (8.46ns)   --->   "%z_524 = fmul i32 %mul78_22_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1854 'fmul' 'z_524' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1855 [2/2] (13.1ns)   --->   "%add84_22_3 = fadd i32 %add84_22_2, i32 %z_524" [gemm_no_taffoin2.c:93]   --->   Operation 1855 'fadd' 'add84_22_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1856 [1/2] (8.46ns)   --->   "%mul78_22_5 = fmul i32 %A_5_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 1856 'fmul' 'mul78_22_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1857 [1/2] (13.1ns)   --->   "%add84_23_1 = fadd i32 %add, i32 %z_539" [gemm_no_taffoin2.c:93]   --->   Operation 1857 'fadd' 'add84_23_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1858 [2/2] (13.1ns)   --->   "%add84_23_2 = fadd i32 %add84_23_1, i32 %z_208" [gemm_no_taffoin2.c:93]   --->   Operation 1858 'fadd' 'add84_23_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1859 [1/2] (8.46ns)   --->   "%mul78_23_3 = fmul i32 %A_3_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1859 'fmul' 'mul78_23_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1860 [2/2] (8.46ns)   --->   "%z_540 = fmul i32 %mul78_23_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1860 'fmul' 'z_540' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1861 [2/2] (8.46ns)   --->   "%mul78_23_5 = fmul i32 %A_5_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1861 'fmul' 'mul78_23_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1862 [1/2] (8.46ns)   --->   "%z_555 = fmul i32 %mul78_24_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1862 'fmul' 'z_555' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1863 [2/2] (13.1ns)   --->   "%add84_24_1 = fadd i32 %add, i32 %z_555" [gemm_no_taffoin2.c:93]   --->   Operation 1863 'fadd' 'add84_24_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1864 [1/2] (8.46ns)   --->   "%mul78_24_3 = fmul i32 %A_3_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 1864 'fmul' 'mul78_24_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1865 [1/2] (8.46ns)   --->   "%mul78_25_1 = fmul i32 %A_1_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1865 'fmul' 'mul78_25_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1866 [2/2] (8.46ns)   --->   "%z_571 = fmul i32 %mul78_25_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1866 'fmul' 'z_571' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1867 [2/2] (8.46ns)   --->   "%mul78_25_3 = fmul i32 %A_3_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1867 'fmul' 'mul78_25_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1868 [1/2] (8.46ns)   --->   "%mul78_26_1 = fmul i32 %A_1_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 1868 'fmul' 'mul78_26_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1869 [2/2] (8.46ns)   --->   "%mul78_27_1 = fmul i32 %A_1_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1869 'fmul' 'mul78_27_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 26.2>
ST_16 : Operation 1870 [1/2] (13.1ns)   --->   "%add84_10 = fadd i32 %add84_9, i32 %z_11" [gemm_no_taffoin2.c:93]   --->   Operation 1870 'fadd' 'add84_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1871 [2/2] (13.1ns)   --->   "%add84_11 = fadd i32 %add84_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 1871 'fadd' 'add84_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1872 [1/2] (8.46ns)   --->   "%z_27 = fmul i32 %mul78_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1872 'fmul' 'z_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1873 [1/2] (8.46ns)   --->   "%mul78_27 = fmul i32 %A_12_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 1873 'fmul' 'mul78_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1874 [2/2] (8.46ns)   --->   "%z_28 = fmul i32 %mul78_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1874 'fmul' 'z_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1875 [2/2] (8.46ns)   --->   "%mul78_28 = fmul i32 %A_13_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1875 'fmul' 'mul78_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1876 [1/2] (13.1ns)   --->   "%add84_1_10 = fadd i32 %add84_1_s, i32 %z_42" [gemm_no_taffoin2.c:93]   --->   Operation 1876 'fadd' 'add84_1_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1877 [2/2] (13.1ns)   --->   "%add84_1_11 = fadd i32 %add84_1_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 1877 'fadd' 'add84_1_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1878 [1/2] (8.46ns)   --->   "%z_57 = fmul i32 %mul78_1_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1878 'fmul' 'z_57' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1879 [1/2] (8.46ns)   --->   "%mul78_1_26 = fmul i32 %A_11_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 1879 'fmul' 'mul78_1_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1880 [2/2] (8.46ns)   --->   "%z_58 = fmul i32 %mul78_1_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1880 'fmul' 'z_58' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1881 [2/2] (8.46ns)   --->   "%mul78_1_27 = fmul i32 %A_12_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1881 'fmul' 'mul78_1_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1882 [1/2] (13.1ns)   --->   "%add84_2_10 = fadd i32 %add84_2_s, i32 %z_73" [gemm_no_taffoin2.c:93]   --->   Operation 1882 'fadd' 'add84_2_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1883 [2/2] (13.1ns)   --->   "%add84_2_11 = fadd i32 %add84_2_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 1883 'fadd' 'add84_2_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1884 [1/2] (8.46ns)   --->   "%z_85 = fmul i32 %mul78_2_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1884 'fmul' 'z_85' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1885 [1/2] (8.46ns)   --->   "%z_86 = fmul i32 %mul78_2_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1885 'fmul' 'z_86' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1886 [1/2] (8.46ns)   --->   "%mul78_2_24 = fmul i32 %A_10_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 1886 'fmul' 'mul78_2_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1887 [2/2] (8.46ns)   --->   "%z_87 = fmul i32 %mul78_2_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1887 'fmul' 'z_87' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1888 [2/2] (8.46ns)   --->   "%mul78_2_25 = fmul i32 %A_11_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 1888 'fmul' 'mul78_2_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1889 [1/2] (13.1ns)   --->   "%add84_3_10 = fadd i32 %add84_3_s, i32 %z_103" [gemm_no_taffoin2.c:93]   --->   Operation 1889 'fadd' 'add84_3_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1890 [2/2] (13.1ns)   --->   "%add84_3_11 = fadd i32 %add84_3_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 1890 'fadd' 'add84_3_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1891 [1/2] (8.46ns)   --->   "%z_114 = fmul i32 %mul78_3_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1891 'fmul' 'z_114' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1892 [1/2] (8.46ns)   --->   "%z_115 = fmul i32 %mul78_3_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1892 'fmul' 'z_115' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1893 [1/2] (8.46ns)   --->   "%mul78_3_23 = fmul i32 %A_9_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 1893 'fmul' 'mul78_3_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1894 [2/2] (8.46ns)   --->   "%z_116 = fmul i32 %mul78_3_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1894 'fmul' 'z_116' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1895 [2/2] (8.46ns)   --->   "%mul78_3_24 = fmul i32 %A_10_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1895 'fmul' 'mul78_3_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1896 [1/2] (13.1ns)   --->   "%add84_4_10 = fadd i32 %add84_4_s, i32 %z_132" [gemm_no_taffoin2.c:93]   --->   Operation 1896 'fadd' 'add84_4_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1897 [2/2] (13.1ns)   --->   "%add84_4_11 = fadd i32 %add84_4_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 1897 'fadd' 'add84_4_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1898 [1/2] (8.46ns)   --->   "%z_142 = fmul i32 %mul78_4_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1898 'fmul' 'z_142' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1899 [1/2] (8.46ns)   --->   "%z_143 = fmul i32 %mul78_4_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1899 'fmul' 'z_143' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1900 [2/2] (8.46ns)   --->   "%mul78_4_21 = fmul i32 %A_9_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1900 'fmul' 'mul78_4_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1901 [1/2] (13.1ns)   --->   "%add84_5_10 = fadd i32 %add84_5_s, i32 %z_160" [gemm_no_taffoin2.c:93]   --->   Operation 1901 'fadd' 'add84_5_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1902 [2/2] (13.1ns)   --->   "%add84_5_11 = fadd i32 %add84_5_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 1902 'fadd' 'add84_5_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1903 [1/2] (8.46ns)   --->   "%z_169 = fmul i32 %mul78_5_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1903 'fmul' 'z_169' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1904 [1/2] (8.46ns)   --->   "%z_170 = fmul i32 %mul78_5_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1904 'fmul' 'z_170' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1905 [1/2] (8.46ns)   --->   "%mul78_5_20 = fmul i32 %A_7_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 1905 'fmul' 'mul78_5_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1906 [2/2] (8.46ns)   --->   "%z_171 = fmul i32 %mul78_5_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1906 'fmul' 'z_171' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1907 [1/2] (13.1ns)   --->   "%add84_6_10 = fadd i32 %add84_6_s, i32 %z_188" [gemm_no_taffoin2.c:93]   --->   Operation 1907 'fadd' 'add84_6_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1908 [2/2] (13.1ns)   --->   "%add84_6_11 = fadd i32 %add84_6_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 1908 'fadd' 'add84_6_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1909 [1/2] (8.46ns)   --->   "%z_196 = fmul i32 %mul78_6_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1909 'fmul' 'z_196' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1910 [1/2] (8.46ns)   --->   "%z_197 = fmul i32 %mul78_6_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1910 'fmul' 'z_197' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1911 [1/2] (8.46ns)   --->   "%mul78_6_19 = fmul i32 %A_6_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1911 'fmul' 'mul78_6_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1912 [2/2] (8.46ns)   --->   "%z_198 = fmul i32 %mul78_6_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1912 'fmul' 'z_198' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1913 [2/2] (8.46ns)   --->   "%mul78_6_20 = fmul i32 %A_7_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 1913 'fmul' 'mul78_6_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1914 [1/2] (13.1ns)   --->   "%add84_7_10 = fadd i32 %add84_7_s, i32 %z_216" [gemm_no_taffoin2.c:93]   --->   Operation 1914 'fadd' 'add84_7_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1915 [2/2] (13.1ns)   --->   "%add84_7_11 = fadd i32 %add84_7_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 1915 'fadd' 'add84_7_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1916 [1/2] (8.46ns)   --->   "%z_223 = fmul i32 %mul78_7_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1916 'fmul' 'z_223' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1917 [1/2] (8.46ns)   --->   "%z_224 = fmul i32 %mul78_7_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1917 'fmul' 'z_224' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1918 [1/2] (8.46ns)   --->   "%mul78_7_18 = fmul i32 %A_5_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 1918 'fmul' 'mul78_7_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1919 [2/2] (8.46ns)   --->   "%z_225 = fmul i32 %mul78_7_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1919 'fmul' 'z_225' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1920 [2/2] (8.46ns)   --->   "%mul78_7_19 = fmul i32 %A_6_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1920 'fmul' 'mul78_7_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1921 [1/2] (13.1ns)   --->   "%add84_8_10 = fadd i32 %add84_8_s, i32 %z_243" [gemm_no_taffoin2.c:93]   --->   Operation 1921 'fadd' 'add84_8_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1922 [2/2] (13.1ns)   --->   "%add84_8_11 = fadd i32 %add84_8_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 1922 'fadd' 'add84_8_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1923 [1/2] (8.46ns)   --->   "%z_248 = fmul i32 %mul78_8_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1923 'fmul' 'z_248' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1924 [1/2] (8.46ns)   --->   "%z_249 = fmul i32 %mul78_8_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1924 'fmul' 'z_249' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1925 [2/2] (8.46ns)   --->   "%mul78_8_15 = fmul i32 %A_5_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1925 'fmul' 'mul78_8_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1926 [1/2] (13.1ns)   --->   "%add84_9_s = fadd i32 %add84_9_9, i32 %z_266" [gemm_no_taffoin2.c:93]   --->   Operation 1926 'fadd' 'add84_9_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1927 [2/2] (13.1ns)   --->   "%add84_9_10 = fadd i32 %add84_9_s, i32 %z_267" [gemm_no_taffoin2.c:93]   --->   Operation 1927 'fadd' 'add84_9_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1928 [1/2] (8.46ns)   --->   "%z_271 = fmul i32 %mul78_9_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1928 'fmul' 'z_271' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1929 [2/2] (8.46ns)   --->   "%z_272 = fmul i32 %mul78_9_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1929 'fmul' 'z_272' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1930 [1/2] (8.46ns)   --->   "%mul78_9_14 = fmul i32 %A_3_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 1930 'fmul' 'mul78_9_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1931 [2/2] (8.46ns)   --->   "%z_273 = fmul i32 %mul78_9_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1931 'fmul' 'z_273' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1932 [1/2] (13.1ns)   --->   "%add84_10_s = fadd i32 %add84_10_9, i32 %z_290" [gemm_no_taffoin2.c:93]   --->   Operation 1932 'fadd' 'add84_10_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1933 [2/2] (13.1ns)   --->   "%add84_10_10 = fadd i32 %add84_10_s, i32 %z_291" [gemm_no_taffoin2.c:93]   --->   Operation 1933 'fadd' 'add84_10_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1934 [2/2] (8.46ns)   --->   "%z_295 = fmul i32 %mul78_10_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1934 'fmul' 'z_295' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1935 [1/2] (8.46ns)   --->   "%mul78_10_13 = fmul i32 %A_2_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1935 'fmul' 'mul78_10_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1936 [2/2] (8.46ns)   --->   "%z_296 = fmul i32 %mul78_10_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1936 'fmul' 'z_296' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1937 [2/2] (8.46ns)   --->   "%mul78_10_14 = fmul i32 %A_3_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 1937 'fmul' 'mul78_10_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1938 [1/2] (13.1ns)   --->   "%add84_11_s = fadd i32 %add84_11_9, i32 %z_314" [gemm_no_taffoin2.c:93]   --->   Operation 1938 'fadd' 'add84_11_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1939 [2/2] (13.1ns)   --->   "%add84_11_10 = fadd i32 %add84_11_s, i32 %z_315" [gemm_no_taffoin2.c:93]   --->   Operation 1939 'fadd' 'add84_11_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1940 [1/2] (8.46ns)   --->   "%z_318 = fmul i32 %mul78_11_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1940 'fmul' 'z_318' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1941 [1/2] (8.46ns)   --->   "%mul78_11_12 = fmul i32 %A_1_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 1941 'fmul' 'mul78_11_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1942 [2/2] (8.46ns)   --->   "%z_319 = fmul i32 %mul78_11_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1942 'fmul' 'z_319' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1943 [2/2] (8.46ns)   --->   "%mul78_11_13 = fmul i32 %A_2_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1943 'fmul' 'mul78_11_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1944 [1/2] (13.1ns)   --->   "%add84_12_9 = fadd i32 %add84_12_8, i32 %z_337" [gemm_no_taffoin2.c:93]   --->   Operation 1944 'fadd' 'add84_12_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1945 [2/2] (13.1ns)   --->   "%add84_12_s = fadd i32 %add84_12_9, i32 %z_338" [gemm_no_taffoin2.c:93]   --->   Operation 1945 'fadd' 'add84_12_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1946 [1/2] (8.46ns)   --->   "%z_341 = fmul i32 %mul78_12_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1946 'fmul' 'z_341' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1947 [2/2] (8.46ns)   --->   "%z_342 = fmul i32 %mul78_12_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1947 'fmul' 'z_342' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1948 [2/2] (8.46ns)   --->   "%mul78_12_12 = fmul i32 %A_1_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1948 'fmul' 'mul78_12_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1949 [1/2] (13.1ns)   --->   "%add84_13_9 = fadd i32 %add84_13_8, i32 %z_361" [gemm_no_taffoin2.c:93]   --->   Operation 1949 'fadd' 'add84_13_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1950 [2/2] (13.1ns)   --->   "%add84_13_s = fadd i32 %add84_13_9, i32 %z_362" [gemm_no_taffoin2.c:93]   --->   Operation 1950 'fadd' 'add84_13_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1951 [1/2] (8.46ns)   --->   "%z_364 = fmul i32 %mul78_13_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1951 'fmul' 'z_364' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1952 [2/2] (8.46ns)   --->   "%z_365 = fmul i32 %mul78_13_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1952 'fmul' 'z_365' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1953 [1/2] (8.46ns)   --->   "%mul78_13_11 = fmul i32 %A_15_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1953 'fmul' 'mul78_13_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1954 [2/2] (8.46ns)   --->   "%z_366 = fmul i32 %mul78_13_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1954 'fmul' 'z_366' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1955 [1/2] (13.1ns)   --->   "%add84_14_8 = fadd i32 %add84_14_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 1955 'fadd' 'add84_14_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1956 [2/2] (13.1ns)   --->   "%add84_14_9 = fadd i32 %add84_14_8, i32 %z_385" [gemm_no_taffoin2.c:93]   --->   Operation 1956 'fadd' 'add84_14_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1957 [2/2] (8.46ns)   --->   "%z_388 = fmul i32 %mul78_14_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1957 'fmul' 'z_388' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1958 [1/2] (8.46ns)   --->   "%mul78_14_10 = fmul i32 %A_14_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 1958 'fmul' 'mul78_14_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1959 [2/2] (8.46ns)   --->   "%z_389 = fmul i32 %mul78_14_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1959 'fmul' 'z_389' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1960 [2/2] (8.46ns)   --->   "%mul78_14_11 = fmul i32 %A_15_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 1960 'fmul' 'mul78_14_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1961 [1/2] (13.1ns)   --->   "%add84_15_7 = fadd i32 %add84_15_6, i32 %z_408" [gemm_no_taffoin2.c:93]   --->   Operation 1961 'fadd' 'add84_15_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1962 [2/2] (13.1ns)   --->   "%add84_15_8 = fadd i32 %add84_15_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 1962 'fadd' 'add84_15_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1963 [1/2] (8.46ns)   --->   "%z_411 = fmul i32 %mul78_15_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1963 'fmul' 'z_411' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1964 [1/2] (8.46ns)   --->   "%mul78_15_8 = fmul i32 %A_13_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1964 'fmul' 'mul78_15_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1965 [2/2] (8.46ns)   --->   "%z_412 = fmul i32 %mul78_15_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1965 'fmul' 'z_412' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1966 [2/2] (8.46ns)   --->   "%mul78_15_10 = fmul i32 %A_14_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 1966 'fmul' 'mul78_15_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1967 [1/2] (13.1ns)   --->   "%add84_16_7 = fadd i32 %add84_16_6, i32 %z_430" [gemm_no_taffoin2.c:93]   --->   Operation 1967 'fadd' 'add84_16_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1968 [2/2] (13.1ns)   --->   "%add84_16_8 = fadd i32 %add84_16_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 1968 'fadd' 'add84_16_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1969 [2/2] (8.46ns)   --->   "%z_432 = fmul i32 %mul78_16_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1969 'fmul' 'z_432' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1970 [2/2] (8.46ns)   --->   "%mul78_16_2 = fmul i32 %A_13_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1970 'fmul' 'mul78_16_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1971 [1/2] (13.1ns)   --->   "%add84_17_6 = fadd i32 %add84_17_5, i32 %z_37" [gemm_no_taffoin2.c:93]   --->   Operation 1971 'fadd' 'add84_17_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1972 [2/2] (13.1ns)   --->   "%add84_17_7 = fadd i32 %add84_17_6, i32 %z_446" [gemm_no_taffoin2.c:93]   --->   Operation 1972 'fadd' 'add84_17_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1973 [1/2] (8.46ns)   --->   "%z_447 = fmul i32 %mul78_17_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1973 'fmul' 'z_447' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1974 [1/2] (8.46ns)   --->   "%mul78_17_s = fmul i32 %A_11_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 1974 'fmul' 'mul78_17_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1975 [2/2] (8.46ns)   --->   "%z_448 = fmul i32 %mul78_17_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1975 'fmul' 'z_448' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1976 [1/2] (13.1ns)   --->   "%add84_18_6 = fadd i32 %add84_18_5, i32 %z_68" [gemm_no_taffoin2.c:93]   --->   Operation 1976 'fadd' 'add84_18_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1977 [2/2] (13.1ns)   --->   "%add84_18_7 = fadd i32 %add84_18_6, i32 %z_462" [gemm_no_taffoin2.c:93]   --->   Operation 1977 'fadd' 'add84_18_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1978 [2/2] (8.46ns)   --->   "%z_463 = fmul i32 %mul78_18_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1978 'fmul' 'z_463' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1979 [2/2] (8.46ns)   --->   "%mul78_18_s = fmul i32 %A_11_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 1979 'fmul' 'mul78_18_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1980 [1/2] (13.1ns)   --->   "%add84_19_5 = fadd i32 %add84_19_4, i32 %z_477" [gemm_no_taffoin2.c:93]   --->   Operation 1980 'fadd' 'add84_19_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1981 [2/2] (13.1ns)   --->   "%add84_19_6 = fadd i32 %add84_19_5, i32 %z_98" [gemm_no_taffoin2.c:93]   --->   Operation 1981 'fadd' 'add84_19_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1982 [1/2] (8.46ns)   --->   "%z_478 = fmul i32 %mul78_19_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1982 'fmul' 'z_478' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1983 [1/2] (8.46ns)   --->   "%mul78_19_9 = fmul i32 %A_9_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 1983 'fmul' 'mul78_19_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1984 [1/2] (13.1ns)   --->   "%add84_20_4 = fadd i32 %add84_20_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 1984 'fadd' 'add84_20_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1985 [2/2] (13.1ns)   --->   "%add84_20_5 = fadd i32 %add84_20_4, i32 %z_493" [gemm_no_taffoin2.c:93]   --->   Operation 1985 'fadd' 'add84_20_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1986 [2/2] (8.46ns)   --->   "%z_494 = fmul i32 %mul78_20_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1986 'fmul' 'z_494' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1987 [2/2] (8.46ns)   --->   "%mul78_20_9 = fmul i32 %A_9_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 1987 'fmul' 'mul78_20_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1988 [1/2] (13.1ns)   --->   "%add84_21_3 = fadd i32 %add84_21_2, i32 %z_508" [gemm_no_taffoin2.c:93]   --->   Operation 1988 'fadd' 'add84_21_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1989 [2/2] (13.1ns)   --->   "%add84_21_4 = fadd i32 %add84_21_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 1989 'fadd' 'add84_21_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1990 [1/2] (8.46ns)   --->   "%z_509 = fmul i32 %mul78_21_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1990 'fmul' 'z_509' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1991 [1/2] (8.46ns)   --->   "%mul78_21_7 = fmul i32 %A_7_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 1991 'fmul' 'mul78_21_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1992 [1/2] (13.1ns)   --->   "%add84_22_3 = fadd i32 %add84_22_2, i32 %z_524" [gemm_no_taffoin2.c:93]   --->   Operation 1992 'fadd' 'add84_22_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1993 [2/2] (13.1ns)   --->   "%add84_22_4 = fadd i32 %add84_22_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 1993 'fadd' 'add84_22_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1994 [2/2] (8.46ns)   --->   "%z_525 = fmul i32 %mul78_22_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1994 'fmul' 'z_525' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1995 [2/2] (8.46ns)   --->   "%mul78_22_7 = fmul i32 %A_7_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 1995 'fmul' 'mul78_22_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1996 [1/2] (13.1ns)   --->   "%add84_23_2 = fadd i32 %add84_23_1, i32 %z_208" [gemm_no_taffoin2.c:93]   --->   Operation 1996 'fadd' 'add84_23_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1997 [1/2] (8.46ns)   --->   "%z_540 = fmul i32 %mul78_23_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 1997 'fmul' 'z_540' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1998 [2/2] (13.1ns)   --->   "%add84_23_3 = fadd i32 %add84_23_2, i32 %z_540" [gemm_no_taffoin2.c:93]   --->   Operation 1998 'fadd' 'add84_23_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1999 [1/2] (8.46ns)   --->   "%mul78_23_5 = fmul i32 %A_5_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 1999 'fmul' 'mul78_23_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2000 [1/2] (13.1ns)   --->   "%add84_24_1 = fadd i32 %add, i32 %z_555" [gemm_no_taffoin2.c:93]   --->   Operation 2000 'fadd' 'add84_24_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2001 [2/2] (13.1ns)   --->   "%add84_24_2 = fadd i32 %add84_24_1, i32 %z_236" [gemm_no_taffoin2.c:93]   --->   Operation 2001 'fadd' 'add84_24_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2002 [2/2] (8.46ns)   --->   "%z_556 = fmul i32 %mul78_24_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2002 'fmul' 'z_556' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2003 [2/2] (8.46ns)   --->   "%mul78_24_5 = fmul i32 %A_5_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2003 'fmul' 'mul78_24_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2004 [1/2] (8.46ns)   --->   "%z_571 = fmul i32 %mul78_25_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2004 'fmul' 'z_571' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2005 [2/2] (13.1ns)   --->   "%add84_25_1 = fadd i32 %add, i32 %z_571" [gemm_no_taffoin2.c:93]   --->   Operation 2005 'fadd' 'add84_25_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2006 [1/2] (8.46ns)   --->   "%mul78_25_3 = fmul i32 %A_3_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2006 'fmul' 'mul78_25_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2007 [2/2] (8.46ns)   --->   "%z_587 = fmul i32 %mul78_26_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2007 'fmul' 'z_587' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2008 [2/2] (8.46ns)   --->   "%mul78_26_3 = fmul i32 %A_3_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2008 'fmul' 'mul78_26_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2009 [1/2] (8.46ns)   --->   "%mul78_27_1 = fmul i32 %A_1_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2009 'fmul' 'mul78_27_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2010 [2/2] (8.46ns)   --->   "%mul78_28_1 = fmul i32 %A_1_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2010 'fmul' 'mul78_28_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 26.2>
ST_17 : Operation 2011 [1/2] (13.1ns)   --->   "%add84_11 = fadd i32 %add84_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 2011 'fadd' 'add84_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2012 [2/2] (13.1ns)   --->   "%add84_12 = fadd i32 %add84_11, i32 %z_13" [gemm_no_taffoin2.c:93]   --->   Operation 2012 'fadd' 'add84_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2013 [1/2] (8.46ns)   --->   "%z_28 = fmul i32 %mul78_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2013 'fmul' 'z_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2014 [1/2] (8.46ns)   --->   "%mul78_28 = fmul i32 %A_13_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2014 'fmul' 'mul78_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2015 [2/2] (8.46ns)   --->   "%z_29 = fmul i32 %mul78_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2015 'fmul' 'z_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2016 [2/2] (8.46ns)   --->   "%mul78_29 = fmul i32 %A_14_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2016 'fmul' 'mul78_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2017 [1/2] (13.1ns)   --->   "%add84_1_11 = fadd i32 %add84_1_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 2017 'fadd' 'add84_1_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2018 [2/2] (13.1ns)   --->   "%add84_1_12 = fadd i32 %add84_1_11, i32 %z_44" [gemm_no_taffoin2.c:93]   --->   Operation 2018 'fadd' 'add84_1_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2019 [1/2] (8.46ns)   --->   "%z_58 = fmul i32 %mul78_1_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2019 'fmul' 'z_58' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2020 [1/2] (8.46ns)   --->   "%mul78_1_27 = fmul i32 %A_12_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2020 'fmul' 'mul78_1_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2021 [2/2] (8.46ns)   --->   "%z_59 = fmul i32 %mul78_1_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2021 'fmul' 'z_59' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2022 [2/2] (8.46ns)   --->   "%mul78_1_28 = fmul i32 %A_13_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2022 'fmul' 'mul78_1_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2023 [1/2] (13.1ns)   --->   "%add84_2_11 = fadd i32 %add84_2_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 2023 'fadd' 'add84_2_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2024 [2/2] (13.1ns)   --->   "%add84_2_12 = fadd i32 %add84_2_11, i32 %z_75" [gemm_no_taffoin2.c:93]   --->   Operation 2024 'fadd' 'add84_2_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2025 [1/2] (8.46ns)   --->   "%z_87 = fmul i32 %mul78_2_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2025 'fmul' 'z_87' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2026 [1/2] (8.46ns)   --->   "%mul78_2_25 = fmul i32 %A_11_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2026 'fmul' 'mul78_2_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2027 [2/2] (8.46ns)   --->   "%z_88 = fmul i32 %mul78_2_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2027 'fmul' 'z_88' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2028 [2/2] (8.46ns)   --->   "%mul78_2_26 = fmul i32 %A_12_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2028 'fmul' 'mul78_2_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2029 [1/2] (13.1ns)   --->   "%add84_3_11 = fadd i32 %add84_3_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 2029 'fadd' 'add84_3_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2030 [2/2] (13.1ns)   --->   "%add84_3_12 = fadd i32 %add84_3_11, i32 %z_105" [gemm_no_taffoin2.c:93]   --->   Operation 2030 'fadd' 'add84_3_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2031 [1/2] (8.46ns)   --->   "%z_116 = fmul i32 %mul78_3_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2031 'fmul' 'z_116' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2032 [1/2] (8.46ns)   --->   "%mul78_3_24 = fmul i32 %A_10_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2032 'fmul' 'mul78_3_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2033 [2/2] (8.46ns)   --->   "%z_117 = fmul i32 %mul78_3_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2033 'fmul' 'z_117' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2034 [2/2] (8.46ns)   --->   "%mul78_3_25 = fmul i32 %A_11_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2034 'fmul' 'mul78_3_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2035 [1/2] (13.1ns)   --->   "%add84_4_11 = fadd i32 %add84_4_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 2035 'fadd' 'add84_4_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2036 [2/2] (13.1ns)   --->   "%add84_4_12 = fadd i32 %add84_4_11, i32 %z_134" [gemm_no_taffoin2.c:93]   --->   Operation 2036 'fadd' 'add84_4_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2037 [1/2] (8.46ns)   --->   "%mul78_4_21 = fmul i32 %A_9_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2037 'fmul' 'mul78_4_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2038 [2/2] (8.46ns)   --->   "%z_144 = fmul i32 %mul78_4_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2038 'fmul' 'z_144' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2039 [2/2] (8.46ns)   --->   "%mul78_4_22 = fmul i32 %A_10_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2039 'fmul' 'mul78_4_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2040 [1/2] (13.1ns)   --->   "%add84_5_11 = fadd i32 %add84_5_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 2040 'fadd' 'add84_5_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2041 [2/2] (13.1ns)   --->   "%add84_5_12 = fadd i32 %add84_5_11, i32 %z_162" [gemm_no_taffoin2.c:93]   --->   Operation 2041 'fadd' 'add84_5_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2042 [1/2] (8.46ns)   --->   "%z_171 = fmul i32 %mul78_5_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2042 'fmul' 'z_171' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2043 [2/2] (8.46ns)   --->   "%mul78_5_21 = fmul i32 %A_9_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2043 'fmul' 'mul78_5_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2044 [1/2] (13.1ns)   --->   "%add84_6_11 = fadd i32 %add84_6_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 2044 'fadd' 'add84_6_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2045 [2/2] (13.1ns)   --->   "%add84_6_12 = fadd i32 %add84_6_11, i32 %z_190" [gemm_no_taffoin2.c:93]   --->   Operation 2045 'fadd' 'add84_6_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2046 [1/2] (8.46ns)   --->   "%z_198 = fmul i32 %mul78_6_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2046 'fmul' 'z_198' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2047 [1/2] (8.46ns)   --->   "%mul78_6_20 = fmul i32 %A_7_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2047 'fmul' 'mul78_6_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2048 [2/2] (8.46ns)   --->   "%z_199 = fmul i32 %mul78_6_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2048 'fmul' 'z_199' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2049 [1/2] (13.1ns)   --->   "%add84_7_11 = fadd i32 %add84_7_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 2049 'fadd' 'add84_7_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2050 [2/2] (13.1ns)   --->   "%add84_7_12 = fadd i32 %add84_7_11, i32 %z_218" [gemm_no_taffoin2.c:93]   --->   Operation 2050 'fadd' 'add84_7_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2051 [1/2] (8.46ns)   --->   "%z_225 = fmul i32 %mul78_7_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2051 'fmul' 'z_225' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2052 [1/2] (8.46ns)   --->   "%mul78_7_19 = fmul i32 %A_6_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2052 'fmul' 'mul78_7_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2053 [2/2] (8.46ns)   --->   "%z_226 = fmul i32 %mul78_7_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2053 'fmul' 'z_226' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2054 [2/2] (8.46ns)   --->   "%mul78_7_20 = fmul i32 %A_7_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2054 'fmul' 'mul78_7_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2055 [1/2] (13.1ns)   --->   "%add84_8_11 = fadd i32 %add84_8_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 2055 'fadd' 'add84_8_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2056 [2/2] (13.1ns)   --->   "%add84_8_12 = fadd i32 %add84_8_11, i32 %z_244" [gemm_no_taffoin2.c:93]   --->   Operation 2056 'fadd' 'add84_8_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2057 [1/2] (8.46ns)   --->   "%mul78_8_15 = fmul i32 %A_5_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2057 'fmul' 'mul78_8_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2058 [2/2] (8.46ns)   --->   "%z_250 = fmul i32 %mul78_8_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2058 'fmul' 'z_250' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2059 [2/2] (8.46ns)   --->   "%mul78_8_16 = fmul i32 %A_6_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2059 'fmul' 'mul78_8_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2060 [1/2] (13.1ns)   --->   "%add84_9_10 = fadd i32 %add84_9_s, i32 %z_267" [gemm_no_taffoin2.c:93]   --->   Operation 2060 'fadd' 'add84_9_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2061 [2/2] (13.1ns)   --->   "%add84_9_11 = fadd i32 %add84_9_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 2061 'fadd' 'add84_9_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2062 [1/2] (8.46ns)   --->   "%z_272 = fmul i32 %mul78_9_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2062 'fmul' 'z_272' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2063 [1/2] (8.46ns)   --->   "%z_273 = fmul i32 %mul78_9_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2063 'fmul' 'z_273' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2064 [2/2] (8.46ns)   --->   "%mul78_9_15 = fmul i32 %A_5_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2064 'fmul' 'mul78_9_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2065 [1/2] (13.1ns)   --->   "%add84_10_10 = fadd i32 %add84_10_s, i32 %z_291" [gemm_no_taffoin2.c:93]   --->   Operation 2065 'fadd' 'add84_10_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2066 [2/2] (13.1ns)   --->   "%add84_10_11 = fadd i32 %add84_10_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 2066 'fadd' 'add84_10_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2067 [1/2] (8.46ns)   --->   "%z_295 = fmul i32 %mul78_10_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2067 'fmul' 'z_295' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2068 [1/2] (8.46ns)   --->   "%z_296 = fmul i32 %mul78_10_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2068 'fmul' 'z_296' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2069 [1/2] (8.46ns)   --->   "%mul78_10_14 = fmul i32 %A_3_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2069 'fmul' 'mul78_10_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2070 [2/2] (8.46ns)   --->   "%z_297 = fmul i32 %mul78_10_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2070 'fmul' 'z_297' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2071 [1/2] (13.1ns)   --->   "%add84_11_10 = fadd i32 %add84_11_s, i32 %z_315" [gemm_no_taffoin2.c:93]   --->   Operation 2071 'fadd' 'add84_11_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2072 [2/2] (13.1ns)   --->   "%add84_11_11 = fadd i32 %add84_11_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 2072 'fadd' 'add84_11_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2073 [1/2] (8.46ns)   --->   "%z_319 = fmul i32 %mul78_11_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2073 'fmul' 'z_319' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2074 [1/2] (8.46ns)   --->   "%mul78_11_13 = fmul i32 %A_2_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2074 'fmul' 'mul78_11_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2075 [2/2] (8.46ns)   --->   "%z_320 = fmul i32 %mul78_11_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2075 'fmul' 'z_320' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2076 [2/2] (8.46ns)   --->   "%mul78_11_14 = fmul i32 %A_3_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2076 'fmul' 'mul78_11_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2077 [1/2] (13.1ns)   --->   "%add84_12_s = fadd i32 %add84_12_9, i32 %z_338" [gemm_no_taffoin2.c:93]   --->   Operation 2077 'fadd' 'add84_12_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2078 [2/2] (13.1ns)   --->   "%add84_12_10 = fadd i32 %add84_12_s, i32 %z_339" [gemm_no_taffoin2.c:93]   --->   Operation 2078 'fadd' 'add84_12_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2079 [1/2] (8.46ns)   --->   "%z_342 = fmul i32 %mul78_12_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2079 'fmul' 'z_342' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2080 [1/2] (8.46ns)   --->   "%mul78_12_12 = fmul i32 %A_1_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2080 'fmul' 'mul78_12_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2081 [2/2] (8.46ns)   --->   "%z_343 = fmul i32 %mul78_12_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2081 'fmul' 'z_343' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2082 [2/2] (8.46ns)   --->   "%mul78_12_13 = fmul i32 %A_2_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2082 'fmul' 'mul78_12_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2083 [1/2] (13.1ns)   --->   "%add84_13_s = fadd i32 %add84_13_9, i32 %z_362" [gemm_no_taffoin2.c:93]   --->   Operation 2083 'fadd' 'add84_13_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2084 [2/2] (13.1ns)   --->   "%add84_13_10 = fadd i32 %add84_13_s, i32 %z_363" [gemm_no_taffoin2.c:93]   --->   Operation 2084 'fadd' 'add84_13_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2085 [1/2] (8.46ns)   --->   "%z_365 = fmul i32 %mul78_13_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2085 'fmul' 'z_365' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2086 [1/2] (8.46ns)   --->   "%z_366 = fmul i32 %mul78_13_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2086 'fmul' 'z_366' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2087 [2/2] (8.46ns)   --->   "%mul78_13_12 = fmul i32 %A_1_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2087 'fmul' 'mul78_13_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2088 [1/2] (13.1ns)   --->   "%add84_14_9 = fadd i32 %add84_14_8, i32 %z_385" [gemm_no_taffoin2.c:93]   --->   Operation 2088 'fadd' 'add84_14_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2089 [2/2] (13.1ns)   --->   "%add84_14_s = fadd i32 %add84_14_9, i32 %z_386" [gemm_no_taffoin2.c:93]   --->   Operation 2089 'fadd' 'add84_14_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2090 [1/2] (8.46ns)   --->   "%z_388 = fmul i32 %mul78_14_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2090 'fmul' 'z_388' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2091 [1/2] (8.46ns)   --->   "%z_389 = fmul i32 %mul78_14_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2091 'fmul' 'z_389' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2092 [1/2] (8.46ns)   --->   "%mul78_14_11 = fmul i32 %A_15_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2092 'fmul' 'mul78_14_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2093 [2/2] (8.46ns)   --->   "%z_390 = fmul i32 %mul78_14_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2093 'fmul' 'z_390' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2094 [1/2] (13.1ns)   --->   "%add84_15_8 = fadd i32 %add84_15_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 2094 'fadd' 'add84_15_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2095 [2/2] (13.1ns)   --->   "%add84_15_9 = fadd i32 %add84_15_8, i32 %z_409" [gemm_no_taffoin2.c:93]   --->   Operation 2095 'fadd' 'add84_15_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2096 [1/2] (8.46ns)   --->   "%z_412 = fmul i32 %mul78_15_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2096 'fmul' 'z_412' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2097 [1/2] (8.46ns)   --->   "%mul78_15_10 = fmul i32 %A_14_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2097 'fmul' 'mul78_15_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2098 [2/2] (8.46ns)   --->   "%z_413 = fmul i32 %mul78_15_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2098 'fmul' 'z_413' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2099 [2/2] (8.46ns)   --->   "%mul78_15_11 = fmul i32 %A_15_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2099 'fmul' 'mul78_15_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2100 [1/2] (13.1ns)   --->   "%add84_16_8 = fadd i32 %add84_16_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 2100 'fadd' 'add84_16_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2101 [2/2] (13.1ns)   --->   "%add84_16_9 = fadd i32 %add84_16_8, i32 %z_431" [gemm_no_taffoin2.c:93]   --->   Operation 2101 'fadd' 'add84_16_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2102 [1/2] (8.46ns)   --->   "%z_432 = fmul i32 %mul78_16_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2102 'fmul' 'z_432' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2103 [1/2] (8.46ns)   --->   "%mul78_16_2 = fmul i32 %A_13_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2103 'fmul' 'mul78_16_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2104 [2/2] (8.46ns)   --->   "%z_433 = fmul i32 %mul78_16_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2104 'fmul' 'z_433' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2105 [1/2] (13.1ns)   --->   "%add84_17_7 = fadd i32 %add84_17_6, i32 %z_446" [gemm_no_taffoin2.c:93]   --->   Operation 2105 'fadd' 'add84_17_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2106 [2/2] (13.1ns)   --->   "%add84_17_8 = fadd i32 %add84_17_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 2106 'fadd' 'add84_17_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2107 [1/2] (8.46ns)   --->   "%z_448 = fmul i32 %mul78_17_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2107 'fmul' 'z_448' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2108 [2/2] (8.46ns)   --->   "%mul78_17_2 = fmul i32 %A_13_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2108 'fmul' 'mul78_17_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2109 [1/2] (13.1ns)   --->   "%add84_18_7 = fadd i32 %add84_18_6, i32 %z_462" [gemm_no_taffoin2.c:93]   --->   Operation 2109 'fadd' 'add84_18_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2110 [2/2] (13.1ns)   --->   "%add84_18_8 = fadd i32 %add84_18_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 2110 'fadd' 'add84_18_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2111 [1/2] (8.46ns)   --->   "%z_463 = fmul i32 %mul78_18_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2111 'fmul' 'z_463' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2112 [1/2] (8.46ns)   --->   "%mul78_18_s = fmul i32 %A_11_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2112 'fmul' 'mul78_18_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2113 [2/2] (8.46ns)   --->   "%z_464 = fmul i32 %mul78_18_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2113 'fmul' 'z_464' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2114 [1/2] (13.1ns)   --->   "%add84_19_6 = fadd i32 %add84_19_5, i32 %z_98" [gemm_no_taffoin2.c:93]   --->   Operation 2114 'fadd' 'add84_19_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2115 [2/2] (13.1ns)   --->   "%add84_19_7 = fadd i32 %add84_19_6, i32 %z_478" [gemm_no_taffoin2.c:93]   --->   Operation 2115 'fadd' 'add84_19_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2116 [2/2] (8.46ns)   --->   "%z_479 = fmul i32 %mul78_19_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2116 'fmul' 'z_479' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2117 [2/2] (8.46ns)   --->   "%mul78_19_s = fmul i32 %A_11_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2117 'fmul' 'mul78_19_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2118 [1/2] (13.1ns)   --->   "%add84_20_5 = fadd i32 %add84_20_4, i32 %z_493" [gemm_no_taffoin2.c:93]   --->   Operation 2118 'fadd' 'add84_20_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2119 [2/2] (13.1ns)   --->   "%add84_20_6 = fadd i32 %add84_20_5, i32 %z_128" [gemm_no_taffoin2.c:93]   --->   Operation 2119 'fadd' 'add84_20_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2120 [1/2] (8.46ns)   --->   "%z_494 = fmul i32 %mul78_20_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2120 'fmul' 'z_494' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2121 [1/2] (8.46ns)   --->   "%mul78_20_9 = fmul i32 %A_9_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2121 'fmul' 'mul78_20_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2122 [2/2] (8.46ns)   --->   "%z_495 = fmul i32 %mul78_20_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2122 'fmul' 'z_495' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2123 [1/2] (13.1ns)   --->   "%add84_21_4 = fadd i32 %add84_21_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 2123 'fadd' 'add84_21_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2124 [2/2] (13.1ns)   --->   "%add84_21_5 = fadd i32 %add84_21_4, i32 %z_509" [gemm_no_taffoin2.c:93]   --->   Operation 2124 'fadd' 'add84_21_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2125 [2/2] (8.46ns)   --->   "%z_510 = fmul i32 %mul78_21_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2125 'fmul' 'z_510' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2126 [2/2] (8.46ns)   --->   "%mul78_21_9 = fmul i32 %A_9_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2126 'fmul' 'mul78_21_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2127 [1/2] (13.1ns)   --->   "%add84_22_4 = fadd i32 %add84_22_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 2127 'fadd' 'add84_22_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2128 [1/2] (8.46ns)   --->   "%z_525 = fmul i32 %mul78_22_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2128 'fmul' 'z_525' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2129 [2/2] (13.1ns)   --->   "%add84_22_5 = fadd i32 %add84_22_4, i32 %z_525" [gemm_no_taffoin2.c:93]   --->   Operation 2129 'fadd' 'add84_22_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2130 [1/2] (8.46ns)   --->   "%mul78_22_7 = fmul i32 %A_7_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2130 'fmul' 'mul78_22_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2131 [2/2] (8.46ns)   --->   "%z_526 = fmul i32 %mul78_22_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2131 'fmul' 'z_526' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2132 [1/2] (13.1ns)   --->   "%add84_23_3 = fadd i32 %add84_23_2, i32 %z_540" [gemm_no_taffoin2.c:93]   --->   Operation 2132 'fadd' 'add84_23_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2133 [2/2] (13.1ns)   --->   "%add84_23_4 = fadd i32 %add84_23_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 2133 'fadd' 'add84_23_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2134 [2/2] (8.46ns)   --->   "%z_541 = fmul i32 %mul78_23_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2134 'fmul' 'z_541' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2135 [2/2] (8.46ns)   --->   "%mul78_23_7 = fmul i32 %A_7_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2135 'fmul' 'mul78_23_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2136 [1/2] (13.1ns)   --->   "%add84_24_2 = fadd i32 %add84_24_1, i32 %z_236" [gemm_no_taffoin2.c:93]   --->   Operation 2136 'fadd' 'add84_24_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2137 [1/2] (8.46ns)   --->   "%z_556 = fmul i32 %mul78_24_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2137 'fmul' 'z_556' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2138 [2/2] (13.1ns)   --->   "%add84_24_3 = fadd i32 %add84_24_2, i32 %z_556" [gemm_no_taffoin2.c:93]   --->   Operation 2138 'fadd' 'add84_24_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2139 [1/2] (8.46ns)   --->   "%mul78_24_5 = fmul i32 %A_5_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2139 'fmul' 'mul78_24_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2140 [2/2] (8.46ns)   --->   "%z_557 = fmul i32 %mul78_24_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2140 'fmul' 'z_557' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2141 [1/2] (13.1ns)   --->   "%add84_25_1 = fadd i32 %add, i32 %z_571" [gemm_no_taffoin2.c:93]   --->   Operation 2141 'fadd' 'add84_25_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2142 [2/2] (13.1ns)   --->   "%add84_25_2 = fadd i32 %add84_25_1, i32 %z_260" [gemm_no_taffoin2.c:93]   --->   Operation 2142 'fadd' 'add84_25_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2143 [2/2] (8.46ns)   --->   "%z_572 = fmul i32 %mul78_25_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2143 'fmul' 'z_572' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2144 [2/2] (8.46ns)   --->   "%mul78_25_5 = fmul i32 %A_5_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2144 'fmul' 'mul78_25_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2145 [1/2] (8.46ns)   --->   "%z_587 = fmul i32 %mul78_26_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2145 'fmul' 'z_587' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2146 [2/2] (13.1ns)   --->   "%add84_26_1 = fadd i32 %add, i32 %z_587" [gemm_no_taffoin2.c:93]   --->   Operation 2146 'fadd' 'add84_26_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2147 [1/2] (8.46ns)   --->   "%mul78_26_3 = fmul i32 %A_3_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2147 'fmul' 'mul78_26_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2148 [2/2] (8.46ns)   --->   "%z_588 = fmul i32 %mul78_26_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2148 'fmul' 'z_588' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2149 [2/2] (8.46ns)   --->   "%z_603 = fmul i32 %mul78_27_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2149 'fmul' 'z_603' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2150 [2/2] (8.46ns)   --->   "%mul78_27_3 = fmul i32 %A_3_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2150 'fmul' 'mul78_27_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2151 [1/2] (8.46ns)   --->   "%mul78_28_1 = fmul i32 %A_1_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2151 'fmul' 'mul78_28_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2152 [2/2] (8.46ns)   --->   "%z_619 = fmul i32 %mul78_28_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2152 'fmul' 'z_619' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2153 [2/2] (8.46ns)   --->   "%mul78_29_1 = fmul i32 %A_1_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2153 'fmul' 'mul78_29_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 26.2>
ST_18 : Operation 2154 [1/2] (13.1ns)   --->   "%add84_12 = fadd i32 %add84_11, i32 %z_13" [gemm_no_taffoin2.c:93]   --->   Operation 2154 'fadd' 'add84_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2155 [2/2] (13.1ns)   --->   "%add84_13 = fadd i32 %add84_12, i32 %z_14" [gemm_no_taffoin2.c:93]   --->   Operation 2155 'fadd' 'add84_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2156 [1/2] (8.46ns)   --->   "%z_29 = fmul i32 %mul78_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2156 'fmul' 'z_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2157 [1/2] (8.46ns)   --->   "%mul78_29 = fmul i32 %A_14_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2157 'fmul' 'mul78_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2158 [2/2] (8.46ns)   --->   "%z_30 = fmul i32 %mul78_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2158 'fmul' 'z_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2159 [2/2] (8.46ns)   --->   "%mul78_30 = fmul i32 %A_15_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2159 'fmul' 'mul78_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2160 [1/2] (13.1ns)   --->   "%add84_1_12 = fadd i32 %add84_1_11, i32 %z_44" [gemm_no_taffoin2.c:93]   --->   Operation 2160 'fadd' 'add84_1_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2161 [2/2] (13.1ns)   --->   "%add84_1_13 = fadd i32 %add84_1_12, i32 %z_45" [gemm_no_taffoin2.c:93]   --->   Operation 2161 'fadd' 'add84_1_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2162 [1/2] (8.46ns)   --->   "%z_59 = fmul i32 %mul78_1_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2162 'fmul' 'z_59' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2163 [1/2] (8.46ns)   --->   "%mul78_1_28 = fmul i32 %A_13_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2163 'fmul' 'mul78_1_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2164 [2/2] (8.46ns)   --->   "%z_60 = fmul i32 %mul78_1_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2164 'fmul' 'z_60' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2165 [2/2] (8.46ns)   --->   "%mul78_1_29 = fmul i32 %A_14_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2165 'fmul' 'mul78_1_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2166 [2/2] (8.46ns)   --->   "%mul78_1_30 = fmul i32 %A_15_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2166 'fmul' 'mul78_1_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2167 [1/2] (13.1ns)   --->   "%add84_2_12 = fadd i32 %add84_2_11, i32 %z_75" [gemm_no_taffoin2.c:93]   --->   Operation 2167 'fadd' 'add84_2_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2168 [2/2] (13.1ns)   --->   "%add84_2_13 = fadd i32 %add84_2_12, i32 %z_76" [gemm_no_taffoin2.c:93]   --->   Operation 2168 'fadd' 'add84_2_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2169 [1/2] (8.46ns)   --->   "%z_88 = fmul i32 %mul78_2_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2169 'fmul' 'z_88' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2170 [1/2] (8.46ns)   --->   "%mul78_2_26 = fmul i32 %A_12_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2170 'fmul' 'mul78_2_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2171 [2/2] (8.46ns)   --->   "%z_89 = fmul i32 %mul78_2_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2171 'fmul' 'z_89' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2172 [2/2] (8.46ns)   --->   "%mul78_2_27 = fmul i32 %A_13_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2172 'fmul' 'mul78_2_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2173 [2/2] (8.46ns)   --->   "%mul78_2_28 = fmul i32 %A_14_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2173 'fmul' 'mul78_2_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2174 [1/2] (13.1ns)   --->   "%add84_3_12 = fadd i32 %add84_3_11, i32 %z_105" [gemm_no_taffoin2.c:93]   --->   Operation 2174 'fadd' 'add84_3_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2175 [2/2] (13.1ns)   --->   "%add84_3_13 = fadd i32 %add84_3_12, i32 %z_106" [gemm_no_taffoin2.c:93]   --->   Operation 2175 'fadd' 'add84_3_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2176 [1/2] (8.46ns)   --->   "%z_117 = fmul i32 %mul78_3_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2176 'fmul' 'z_117' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2177 [1/2] (8.46ns)   --->   "%mul78_3_25 = fmul i32 %A_11_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2177 'fmul' 'mul78_3_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2178 [2/2] (8.46ns)   --->   "%z_118 = fmul i32 %mul78_3_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2178 'fmul' 'z_118' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2179 [2/2] (8.46ns)   --->   "%mul78_3_26 = fmul i32 %A_12_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2179 'fmul' 'mul78_3_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2180 [2/2] (8.46ns)   --->   "%mul78_3_27 = fmul i32 %A_13_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2180 'fmul' 'mul78_3_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2181 [1/2] (13.1ns)   --->   "%add84_4_12 = fadd i32 %add84_4_11, i32 %z_134" [gemm_no_taffoin2.c:93]   --->   Operation 2181 'fadd' 'add84_4_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2182 [2/2] (13.1ns)   --->   "%add84_4_13 = fadd i32 %add84_4_12, i32 %z_135" [gemm_no_taffoin2.c:93]   --->   Operation 2182 'fadd' 'add84_4_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2183 [1/2] (8.46ns)   --->   "%z_144 = fmul i32 %mul78_4_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2183 'fmul' 'z_144' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2184 [1/2] (8.46ns)   --->   "%mul78_4_22 = fmul i32 %A_10_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2184 'fmul' 'mul78_4_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2185 [2/2] (8.46ns)   --->   "%z_145 = fmul i32 %mul78_4_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2185 'fmul' 'z_145' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2186 [2/2] (8.46ns)   --->   "%mul78_4_23 = fmul i32 %A_11_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2186 'fmul' 'mul78_4_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2187 [2/2] (8.46ns)   --->   "%mul78_4_24 = fmul i32 %A_12_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2187 'fmul' 'mul78_4_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2188 [1/2] (13.1ns)   --->   "%add84_5_12 = fadd i32 %add84_5_11, i32 %z_162" [gemm_no_taffoin2.c:93]   --->   Operation 2188 'fadd' 'add84_5_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2189 [2/2] (13.1ns)   --->   "%add84_5_13 = fadd i32 %add84_5_12, i32 %z_163" [gemm_no_taffoin2.c:93]   --->   Operation 2189 'fadd' 'add84_5_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2190 [1/2] (8.46ns)   --->   "%mul78_5_21 = fmul i32 %A_9_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2190 'fmul' 'mul78_5_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2191 [2/2] (8.46ns)   --->   "%z_172 = fmul i32 %mul78_5_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2191 'fmul' 'z_172' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2192 [2/2] (8.46ns)   --->   "%mul78_5_22 = fmul i32 %A_10_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2192 'fmul' 'mul78_5_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2193 [1/2] (13.1ns)   --->   "%add84_6_12 = fadd i32 %add84_6_11, i32 %z_190" [gemm_no_taffoin2.c:93]   --->   Operation 2193 'fadd' 'add84_6_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2194 [2/2] (13.1ns)   --->   "%add84_6_13 = fadd i32 %add84_6_12, i32 %z_191" [gemm_no_taffoin2.c:93]   --->   Operation 2194 'fadd' 'add84_6_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2195 [1/2] (8.46ns)   --->   "%z_199 = fmul i32 %mul78_6_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2195 'fmul' 'z_199' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2196 [2/2] (8.46ns)   --->   "%mul78_6_21 = fmul i32 %A_9_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2196 'fmul' 'mul78_6_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2197 [1/2] (13.1ns)   --->   "%add84_7_12 = fadd i32 %add84_7_11, i32 %z_218" [gemm_no_taffoin2.c:93]   --->   Operation 2197 'fadd' 'add84_7_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2198 [2/2] (13.1ns)   --->   "%add84_7_13 = fadd i32 %add84_7_12, i32 %z_219" [gemm_no_taffoin2.c:93]   --->   Operation 2198 'fadd' 'add84_7_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2199 [1/2] (8.46ns)   --->   "%z_226 = fmul i32 %mul78_7_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2199 'fmul' 'z_226' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2200 [1/2] (8.46ns)   --->   "%mul78_7_20 = fmul i32 %A_7_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2200 'fmul' 'mul78_7_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2201 [2/2] (8.46ns)   --->   "%z_227 = fmul i32 %mul78_7_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2201 'fmul' 'z_227' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2202 [1/2] (13.1ns)   --->   "%add84_8_12 = fadd i32 %add84_8_11, i32 %z_244" [gemm_no_taffoin2.c:93]   --->   Operation 2202 'fadd' 'add84_8_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2203 [2/2] (13.1ns)   --->   "%add84_8_13 = fadd i32 %add84_8_12, i32 %z_245" [gemm_no_taffoin2.c:93]   --->   Operation 2203 'fadd' 'add84_8_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2204 [1/2] (8.46ns)   --->   "%z_250 = fmul i32 %mul78_8_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2204 'fmul' 'z_250' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2205 [1/2] (8.46ns)   --->   "%mul78_8_16 = fmul i32 %A_6_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2205 'fmul' 'mul78_8_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2206 [2/2] (8.46ns)   --->   "%z_251 = fmul i32 %mul78_8_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2206 'fmul' 'z_251' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2207 [2/2] (8.46ns)   --->   "%mul78_8_17 = fmul i32 %A_7_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2207 'fmul' 'mul78_8_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2208 [1/2] (13.1ns)   --->   "%add84_9_11 = fadd i32 %add84_9_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 2208 'fadd' 'add84_9_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2209 [2/2] (13.1ns)   --->   "%add84_9_12 = fadd i32 %add84_9_11, i32 %z_268" [gemm_no_taffoin2.c:93]   --->   Operation 2209 'fadd' 'add84_9_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2210 [1/2] (8.46ns)   --->   "%mul78_9_15 = fmul i32 %A_5_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2210 'fmul' 'mul78_9_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2211 [2/2] (8.46ns)   --->   "%z_274 = fmul i32 %mul78_9_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2211 'fmul' 'z_274' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2212 [2/2] (8.46ns)   --->   "%mul78_9_16 = fmul i32 %A_6_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2212 'fmul' 'mul78_9_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2213 [1/2] (13.1ns)   --->   "%add84_10_11 = fadd i32 %add84_10_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 2213 'fadd' 'add84_10_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2214 [2/2] (13.1ns)   --->   "%add84_10_12 = fadd i32 %add84_10_11, i32 %z_292" [gemm_no_taffoin2.c:93]   --->   Operation 2214 'fadd' 'add84_10_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2215 [1/2] (8.46ns)   --->   "%z_297 = fmul i32 %mul78_10_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2215 'fmul' 'z_297' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2216 [2/2] (8.46ns)   --->   "%mul78_10_15 = fmul i32 %A_5_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2216 'fmul' 'mul78_10_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2217 [1/2] (13.1ns)   --->   "%add84_11_11 = fadd i32 %add84_11_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 2217 'fadd' 'add84_11_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2218 [2/2] (13.1ns)   --->   "%add84_11_12 = fadd i32 %add84_11_11, i32 %z_316" [gemm_no_taffoin2.c:93]   --->   Operation 2218 'fadd' 'add84_11_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2219 [1/2] (8.46ns)   --->   "%z_320 = fmul i32 %mul78_11_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2219 'fmul' 'z_320' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2220 [1/2] (8.46ns)   --->   "%mul78_11_14 = fmul i32 %A_3_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2220 'fmul' 'mul78_11_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2221 [2/2] (8.46ns)   --->   "%z_321 = fmul i32 %mul78_11_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2221 'fmul' 'z_321' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2222 [1/2] (13.1ns)   --->   "%add84_12_10 = fadd i32 %add84_12_s, i32 %z_339" [gemm_no_taffoin2.c:93]   --->   Operation 2222 'fadd' 'add84_12_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2223 [2/2] (13.1ns)   --->   "%add84_12_11 = fadd i32 %add84_12_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 2223 'fadd' 'add84_12_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2224 [1/2] (8.46ns)   --->   "%z_343 = fmul i32 %mul78_12_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2224 'fmul' 'z_343' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2225 [1/2] (8.46ns)   --->   "%mul78_12_13 = fmul i32 %A_2_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2225 'fmul' 'mul78_12_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2226 [2/2] (8.46ns)   --->   "%z_344 = fmul i32 %mul78_12_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2226 'fmul' 'z_344' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2227 [2/2] (8.46ns)   --->   "%mul78_12_14 = fmul i32 %A_3_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2227 'fmul' 'mul78_12_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2228 [1/2] (13.1ns)   --->   "%add84_13_10 = fadd i32 %add84_13_s, i32 %z_363" [gemm_no_taffoin2.c:93]   --->   Operation 2228 'fadd' 'add84_13_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2229 [2/2] (13.1ns)   --->   "%add84_13_11 = fadd i32 %add84_13_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 2229 'fadd' 'add84_13_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2230 [1/2] (8.46ns)   --->   "%mul78_13_12 = fmul i32 %A_1_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2230 'fmul' 'mul78_13_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2231 [2/2] (8.46ns)   --->   "%z_367 = fmul i32 %mul78_13_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2231 'fmul' 'z_367' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2232 [2/2] (8.46ns)   --->   "%mul78_13_13 = fmul i32 %A_2_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2232 'fmul' 'mul78_13_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2233 [1/2] (13.1ns)   --->   "%add84_14_s = fadd i32 %add84_14_9, i32 %z_386" [gemm_no_taffoin2.c:93]   --->   Operation 2233 'fadd' 'add84_14_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2234 [2/2] (13.1ns)   --->   "%add84_14_10 = fadd i32 %add84_14_s, i32 %z_387" [gemm_no_taffoin2.c:93]   --->   Operation 2234 'fadd' 'add84_14_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2235 [1/2] (8.46ns)   --->   "%z_390 = fmul i32 %mul78_14_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2235 'fmul' 'z_390' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2236 [2/2] (8.46ns)   --->   "%mul78_14_12 = fmul i32 %A_1_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2236 'fmul' 'mul78_14_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2237 [1/2] (13.1ns)   --->   "%add84_15_9 = fadd i32 %add84_15_8, i32 %z_409" [gemm_no_taffoin2.c:93]   --->   Operation 2237 'fadd' 'add84_15_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2238 [2/2] (13.1ns)   --->   "%add84_15_s = fadd i32 %add84_15_9, i32 %z_410" [gemm_no_taffoin2.c:93]   --->   Operation 2238 'fadd' 'add84_15_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2239 [1/2] (8.46ns)   --->   "%z_413 = fmul i32 %mul78_15_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2239 'fmul' 'z_413' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2240 [1/2] (8.46ns)   --->   "%mul78_15_11 = fmul i32 %A_15_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2240 'fmul' 'mul78_15_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2241 [2/2] (8.46ns)   --->   "%z_414 = fmul i32 %mul78_15_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2241 'fmul' 'z_414' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2242 [1/2] (13.1ns)   --->   "%add84_16_9 = fadd i32 %add84_16_8, i32 %z_431" [gemm_no_taffoin2.c:93]   --->   Operation 2242 'fadd' 'add84_16_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2243 [2/2] (13.1ns)   --->   "%add84_16_s = fadd i32 %add84_16_9, i32 %z_10" [gemm_no_taffoin2.c:93]   --->   Operation 2243 'fadd' 'add84_16_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2244 [1/2] (8.46ns)   --->   "%z_433 = fmul i32 %mul78_16_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2244 'fmul' 'z_433' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2245 [2/2] (8.46ns)   --->   "%mul78_16_4 = fmul i32 %A_15_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2245 'fmul' 'mul78_16_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2246 [1/2] (13.1ns)   --->   "%add84_17_8 = fadd i32 %add84_17_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 2246 'fadd' 'add84_17_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2247 [2/2] (13.1ns)   --->   "%add84_17_9 = fadd i32 %add84_17_8, i32 %z_447" [gemm_no_taffoin2.c:93]   --->   Operation 2247 'fadd' 'add84_17_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2248 [1/2] (8.46ns)   --->   "%mul78_17_2 = fmul i32 %A_13_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2248 'fmul' 'mul78_17_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2249 [2/2] (8.46ns)   --->   "%z_449 = fmul i32 %mul78_17_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2249 'fmul' 'z_449' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2250 [1/2] (13.1ns)   --->   "%add84_18_8 = fadd i32 %add84_18_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 2250 'fadd' 'add84_18_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2251 [2/2] (13.1ns)   --->   "%add84_18_9 = fadd i32 %add84_18_8, i32 %z_463" [gemm_no_taffoin2.c:93]   --->   Operation 2251 'fadd' 'add84_18_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2252 [1/2] (8.46ns)   --->   "%z_464 = fmul i32 %mul78_18_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2252 'fmul' 'z_464' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2253 [2/2] (8.46ns)   --->   "%mul78_18_2 = fmul i32 %A_13_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2253 'fmul' 'mul78_18_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2254 [1/2] (13.1ns)   --->   "%add84_19_7 = fadd i32 %add84_19_6, i32 %z_478" [gemm_no_taffoin2.c:93]   --->   Operation 2254 'fadd' 'add84_19_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2255 [2/2] (13.1ns)   --->   "%add84_19_8 = fadd i32 %add84_19_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 2255 'fadd' 'add84_19_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2256 [1/2] (8.46ns)   --->   "%z_479 = fmul i32 %mul78_19_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2256 'fmul' 'z_479' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2257 [1/2] (8.46ns)   --->   "%mul78_19_s = fmul i32 %A_11_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2257 'fmul' 'mul78_19_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2258 [2/2] (8.46ns)   --->   "%z_480 = fmul i32 %mul78_19_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2258 'fmul' 'z_480' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2259 [1/2] (13.1ns)   --->   "%add84_20_6 = fadd i32 %add84_20_5, i32 %z_128" [gemm_no_taffoin2.c:93]   --->   Operation 2259 'fadd' 'add84_20_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2260 [2/2] (13.1ns)   --->   "%add84_20_7 = fadd i32 %add84_20_6, i32 %z_494" [gemm_no_taffoin2.c:93]   --->   Operation 2260 'fadd' 'add84_20_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2261 [1/2] (8.46ns)   --->   "%z_495 = fmul i32 %mul78_20_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2261 'fmul' 'z_495' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2262 [2/2] (8.46ns)   --->   "%mul78_20_s = fmul i32 %A_11_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2262 'fmul' 'mul78_20_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2263 [1/2] (13.1ns)   --->   "%add84_21_5 = fadd i32 %add84_21_4, i32 %z_509" [gemm_no_taffoin2.c:93]   --->   Operation 2263 'fadd' 'add84_21_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2264 [2/2] (13.1ns)   --->   "%add84_21_6 = fadd i32 %add84_21_5, i32 %z_156" [gemm_no_taffoin2.c:93]   --->   Operation 2264 'fadd' 'add84_21_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2265 [1/2] (8.46ns)   --->   "%z_510 = fmul i32 %mul78_21_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2265 'fmul' 'z_510' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2266 [1/2] (8.46ns)   --->   "%mul78_21_9 = fmul i32 %A_9_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2266 'fmul' 'mul78_21_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2267 [2/2] (8.46ns)   --->   "%z_511 = fmul i32 %mul78_21_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2267 'fmul' 'z_511' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2268 [1/2] (13.1ns)   --->   "%add84_22_5 = fadd i32 %add84_22_4, i32 %z_525" [gemm_no_taffoin2.c:93]   --->   Operation 2268 'fadd' 'add84_22_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2269 [2/2] (13.1ns)   --->   "%add84_22_6 = fadd i32 %add84_22_5, i32 %z_184" [gemm_no_taffoin2.c:93]   --->   Operation 2269 'fadd' 'add84_22_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2270 [1/2] (8.46ns)   --->   "%z_526 = fmul i32 %mul78_22_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2270 'fmul' 'z_526' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2271 [2/2] (8.46ns)   --->   "%mul78_22_9 = fmul i32 %A_9_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2271 'fmul' 'mul78_22_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2272 [1/2] (13.1ns)   --->   "%add84_23_4 = fadd i32 %add84_23_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 2272 'fadd' 'add84_23_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2273 [1/2] (8.46ns)   --->   "%z_541 = fmul i32 %mul78_23_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2273 'fmul' 'z_541' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2274 [2/2] (13.1ns)   --->   "%add84_23_5 = fadd i32 %add84_23_4, i32 %z_541" [gemm_no_taffoin2.c:93]   --->   Operation 2274 'fadd' 'add84_23_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2275 [1/2] (8.46ns)   --->   "%mul78_23_7 = fmul i32 %A_7_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2275 'fmul' 'mul78_23_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2276 [2/2] (8.46ns)   --->   "%z_542 = fmul i32 %mul78_23_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2276 'fmul' 'z_542' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2277 [1/2] (13.1ns)   --->   "%add84_24_3 = fadd i32 %add84_24_2, i32 %z_556" [gemm_no_taffoin2.c:93]   --->   Operation 2277 'fadd' 'add84_24_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2278 [2/2] (13.1ns)   --->   "%add84_24_4 = fadd i32 %add84_24_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 2278 'fadd' 'add84_24_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2279 [1/2] (8.46ns)   --->   "%z_557 = fmul i32 %mul78_24_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2279 'fmul' 'z_557' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2280 [2/2] (8.46ns)   --->   "%mul78_24_7 = fmul i32 %A_7_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2280 'fmul' 'mul78_24_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2281 [1/2] (13.1ns)   --->   "%add84_25_2 = fadd i32 %add84_25_1, i32 %z_260" [gemm_no_taffoin2.c:93]   --->   Operation 2281 'fadd' 'add84_25_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2282 [1/2] (8.46ns)   --->   "%z_572 = fmul i32 %mul78_25_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2282 'fmul' 'z_572' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2283 [2/2] (13.1ns)   --->   "%add84_25_3 = fadd i32 %add84_25_2, i32 %z_572" [gemm_no_taffoin2.c:93]   --->   Operation 2283 'fadd' 'add84_25_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2284 [1/2] (8.46ns)   --->   "%mul78_25_5 = fmul i32 %A_5_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2284 'fmul' 'mul78_25_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2285 [2/2] (8.46ns)   --->   "%z_573 = fmul i32 %mul78_25_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2285 'fmul' 'z_573' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2286 [1/2] (13.1ns)   --->   "%add84_26_1 = fadd i32 %add, i32 %z_587" [gemm_no_taffoin2.c:93]   --->   Operation 2286 'fadd' 'add84_26_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2287 [2/2] (13.1ns)   --->   "%add84_26_2 = fadd i32 %add84_26_1, i32 %z_284" [gemm_no_taffoin2.c:93]   --->   Operation 2287 'fadd' 'add84_26_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2288 [1/2] (8.46ns)   --->   "%z_588 = fmul i32 %mul78_26_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2288 'fmul' 'z_588' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2289 [2/2] (8.46ns)   --->   "%mul78_26_5 = fmul i32 %A_5_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2289 'fmul' 'mul78_26_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2290 [1/2] (8.46ns)   --->   "%z_603 = fmul i32 %mul78_27_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2290 'fmul' 'z_603' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2291 [2/2] (13.1ns)   --->   "%add84_27_1 = fadd i32 %add, i32 %z_603" [gemm_no_taffoin2.c:93]   --->   Operation 2291 'fadd' 'add84_27_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2292 [1/2] (8.46ns)   --->   "%mul78_27_3 = fmul i32 %A_3_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2292 'fmul' 'mul78_27_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2293 [2/2] (8.46ns)   --->   "%z_604 = fmul i32 %mul78_27_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2293 'fmul' 'z_604' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2294 [1/2] (8.46ns)   --->   "%z_619 = fmul i32 %mul78_28_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2294 'fmul' 'z_619' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2295 [2/2] (13.1ns)   --->   "%add84_28_1 = fadd i32 %add, i32 %z_619" [gemm_no_taffoin2.c:93]   --->   Operation 2295 'fadd' 'add84_28_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2296 [2/2] (8.46ns)   --->   "%mul78_28_3 = fmul i32 %A_3_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2296 'fmul' 'mul78_28_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2297 [1/2] (8.46ns)   --->   "%mul78_29_1 = fmul i32 %A_1_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2297 'fmul' 'mul78_29_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2298 [2/2] (8.46ns)   --->   "%z_635 = fmul i32 %mul78_29_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2298 'fmul' 'z_635' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2299 [2/2] (8.46ns)   --->   "%mul78_30_1 = fmul i32 %A_1_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2299 'fmul' 'mul78_30_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 26.2>
ST_19 : Operation 2300 [1/2] (13.1ns)   --->   "%add84_13 = fadd i32 %add84_12, i32 %z_14" [gemm_no_taffoin2.c:93]   --->   Operation 2300 'fadd' 'add84_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2301 [2/2] (13.1ns)   --->   "%add84_14 = fadd i32 %add84_13, i32 %z_15" [gemm_no_taffoin2.c:93]   --->   Operation 2301 'fadd' 'add84_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2302 [1/2] (8.46ns)   --->   "%z_30 = fmul i32 %mul78_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2302 'fmul' 'z_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2303 [1/2] (8.46ns)   --->   "%mul78_30 = fmul i32 %A_15_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2303 'fmul' 'mul78_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2304 [2/2] (8.46ns)   --->   "%z_31 = fmul i32 %mul78_30, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2304 'fmul' 'z_31' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2305 [2/2] (8.46ns)   --->   "%mul3 = fmul i32 %D_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2305 'fmul' 'mul3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2306 [1/2] (13.1ns)   --->   "%add84_1_13 = fadd i32 %add84_1_12, i32 %z_45" [gemm_no_taffoin2.c:93]   --->   Operation 2306 'fadd' 'add84_1_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2307 [2/2] (13.1ns)   --->   "%add84_1_14 = fadd i32 %add84_1_13, i32 %z_46" [gemm_no_taffoin2.c:93]   --->   Operation 2307 'fadd' 'add84_1_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2308 [1/2] (8.46ns)   --->   "%z_60 = fmul i32 %mul78_1_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2308 'fmul' 'z_60' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2309 [1/2] (8.46ns)   --->   "%mul78_1_29 = fmul i32 %A_14_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2309 'fmul' 'mul78_1_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2310 [2/2] (8.46ns)   --->   "%z_61 = fmul i32 %mul78_1_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2310 'fmul' 'z_61' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2311 [1/2] (8.46ns)   --->   "%mul78_1_30 = fmul i32 %A_15_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2311 'fmul' 'mul78_1_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2312 [1/2] (13.1ns)   --->   "%add84_2_13 = fadd i32 %add84_2_12, i32 %z_76" [gemm_no_taffoin2.c:93]   --->   Operation 2312 'fadd' 'add84_2_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2313 [2/2] (13.1ns)   --->   "%add84_2_14 = fadd i32 %add84_2_13, i32 %z_77" [gemm_no_taffoin2.c:93]   --->   Operation 2313 'fadd' 'add84_2_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2314 [1/2] (8.46ns)   --->   "%z_89 = fmul i32 %mul78_2_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2314 'fmul' 'z_89' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2315 [1/2] (8.46ns)   --->   "%mul78_2_27 = fmul i32 %A_13_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2315 'fmul' 'mul78_2_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2316 [2/2] (8.46ns)   --->   "%z_90 = fmul i32 %mul78_2_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2316 'fmul' 'z_90' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2317 [1/2] (8.46ns)   --->   "%mul78_2_28 = fmul i32 %A_14_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2317 'fmul' 'mul78_2_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2318 [2/2] (8.46ns)   --->   "%mul78_2_29 = fmul i32 %A_15_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2318 'fmul' 'mul78_2_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2319 [1/2] (13.1ns)   --->   "%add84_3_13 = fadd i32 %add84_3_12, i32 %z_106" [gemm_no_taffoin2.c:93]   --->   Operation 2319 'fadd' 'add84_3_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2320 [2/2] (13.1ns)   --->   "%add84_3_14 = fadd i32 %add84_3_13, i32 %z_107" [gemm_no_taffoin2.c:93]   --->   Operation 2320 'fadd' 'add84_3_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2321 [1/2] (8.46ns)   --->   "%z_118 = fmul i32 %mul78_3_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2321 'fmul' 'z_118' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2322 [1/2] (8.46ns)   --->   "%mul78_3_26 = fmul i32 %A_12_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2322 'fmul' 'mul78_3_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2323 [2/2] (8.46ns)   --->   "%z_119 = fmul i32 %mul78_3_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2323 'fmul' 'z_119' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2324 [1/2] (8.46ns)   --->   "%mul78_3_27 = fmul i32 %A_13_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2324 'fmul' 'mul78_3_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2325 [2/2] (8.46ns)   --->   "%mul78_3_28 = fmul i32 %A_14_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2325 'fmul' 'mul78_3_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2326 [1/2] (13.1ns)   --->   "%add84_4_13 = fadd i32 %add84_4_12, i32 %z_135" [gemm_no_taffoin2.c:93]   --->   Operation 2326 'fadd' 'add84_4_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2327 [2/2] (13.1ns)   --->   "%add84_4_14 = fadd i32 %add84_4_13, i32 %z_136" [gemm_no_taffoin2.c:93]   --->   Operation 2327 'fadd' 'add84_4_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2328 [1/2] (8.46ns)   --->   "%z_145 = fmul i32 %mul78_4_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2328 'fmul' 'z_145' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2329 [1/2] (8.46ns)   --->   "%mul78_4_23 = fmul i32 %A_11_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2329 'fmul' 'mul78_4_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2330 [2/2] (8.46ns)   --->   "%z_146 = fmul i32 %mul78_4_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2330 'fmul' 'z_146' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2331 [1/2] (8.46ns)   --->   "%mul78_4_24 = fmul i32 %A_12_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2331 'fmul' 'mul78_4_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2332 [2/2] (8.46ns)   --->   "%mul78_4_25 = fmul i32 %A_13_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2332 'fmul' 'mul78_4_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2333 [1/2] (13.1ns)   --->   "%add84_5_13 = fadd i32 %add84_5_12, i32 %z_163" [gemm_no_taffoin2.c:93]   --->   Operation 2333 'fadd' 'add84_5_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2334 [2/2] (13.1ns)   --->   "%add84_5_14 = fadd i32 %add84_5_13, i32 %z_164" [gemm_no_taffoin2.c:93]   --->   Operation 2334 'fadd' 'add84_5_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2335 [1/2] (8.46ns)   --->   "%z_172 = fmul i32 %mul78_5_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2335 'fmul' 'z_172' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2336 [1/2] (8.46ns)   --->   "%mul78_5_22 = fmul i32 %A_10_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2336 'fmul' 'mul78_5_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2337 [2/2] (8.46ns)   --->   "%z_173 = fmul i32 %mul78_5_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2337 'fmul' 'z_173' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2338 [2/2] (8.46ns)   --->   "%mul78_5_23 = fmul i32 %A_11_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2338 'fmul' 'mul78_5_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2339 [2/2] (8.46ns)   --->   "%mul78_5_24 = fmul i32 %A_12_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2339 'fmul' 'mul78_5_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2340 [1/2] (13.1ns)   --->   "%add84_6_13 = fadd i32 %add84_6_12, i32 %z_191" [gemm_no_taffoin2.c:93]   --->   Operation 2340 'fadd' 'add84_6_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2341 [2/2] (13.1ns)   --->   "%add84_6_14 = fadd i32 %add84_6_13, i32 %z_192" [gemm_no_taffoin2.c:93]   --->   Operation 2341 'fadd' 'add84_6_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2342 [1/2] (8.46ns)   --->   "%mul78_6_21 = fmul i32 %A_9_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2342 'fmul' 'mul78_6_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2343 [2/2] (8.46ns)   --->   "%z_200 = fmul i32 %mul78_6_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2343 'fmul' 'z_200' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2344 [2/2] (8.46ns)   --->   "%mul78_6_22 = fmul i32 %A_10_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2344 'fmul' 'mul78_6_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2345 [2/2] (8.46ns)   --->   "%mul78_6_23 = fmul i32 %A_11_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2345 'fmul' 'mul78_6_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2346 [1/2] (13.1ns)   --->   "%add84_7_13 = fadd i32 %add84_7_12, i32 %z_219" [gemm_no_taffoin2.c:93]   --->   Operation 2346 'fadd' 'add84_7_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2347 [2/2] (13.1ns)   --->   "%add84_7_14 = fadd i32 %add84_7_13, i32 %z_220" [gemm_no_taffoin2.c:93]   --->   Operation 2347 'fadd' 'add84_7_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2348 [1/2] (8.46ns)   --->   "%z_227 = fmul i32 %mul78_7_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2348 'fmul' 'z_227' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2349 [2/2] (8.46ns)   --->   "%mul78_7_21 = fmul i32 %A_9_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2349 'fmul' 'mul78_7_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2350 [2/2] (8.46ns)   --->   "%mul78_7_22 = fmul i32 %A_10_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2350 'fmul' 'mul78_7_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2351 [1/2] (13.1ns)   --->   "%add84_8_13 = fadd i32 %add84_8_12, i32 %z_245" [gemm_no_taffoin2.c:93]   --->   Operation 2351 'fadd' 'add84_8_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2352 [2/2] (13.1ns)   --->   "%add84_8_14 = fadd i32 %add84_8_13, i32 %z_246" [gemm_no_taffoin2.c:93]   --->   Operation 2352 'fadd' 'add84_8_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2353 [1/2] (8.46ns)   --->   "%z_251 = fmul i32 %mul78_8_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2353 'fmul' 'z_251' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2354 [1/2] (8.46ns)   --->   "%mul78_8_17 = fmul i32 %A_7_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2354 'fmul' 'mul78_8_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2355 [2/2] (8.46ns)   --->   "%z_252 = fmul i32 %mul78_8_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2355 'fmul' 'z_252' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2356 [1/2] (13.1ns)   --->   "%add84_9_12 = fadd i32 %add84_9_11, i32 %z_268" [gemm_no_taffoin2.c:93]   --->   Operation 2356 'fadd' 'add84_9_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2357 [2/2] (13.1ns)   --->   "%add84_9_13 = fadd i32 %add84_9_12, i32 %z_269" [gemm_no_taffoin2.c:93]   --->   Operation 2357 'fadd' 'add84_9_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2358 [1/2] (8.46ns)   --->   "%z_274 = fmul i32 %mul78_9_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2358 'fmul' 'z_274' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2359 [1/2] (8.46ns)   --->   "%mul78_9_16 = fmul i32 %A_6_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2359 'fmul' 'mul78_9_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2360 [2/2] (8.46ns)   --->   "%z_275 = fmul i32 %mul78_9_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2360 'fmul' 'z_275' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2361 [2/2] (8.46ns)   --->   "%mul78_9_17 = fmul i32 %A_7_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2361 'fmul' 'mul78_9_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2362 [1/2] (13.1ns)   --->   "%add84_10_12 = fadd i32 %add84_10_11, i32 %z_292" [gemm_no_taffoin2.c:93]   --->   Operation 2362 'fadd' 'add84_10_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2363 [2/2] (13.1ns)   --->   "%add84_10_13 = fadd i32 %add84_10_12, i32 %z_293" [gemm_no_taffoin2.c:93]   --->   Operation 2363 'fadd' 'add84_10_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2364 [1/2] (8.46ns)   --->   "%mul78_10_15 = fmul i32 %A_5_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2364 'fmul' 'mul78_10_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2365 [2/2] (8.46ns)   --->   "%z_298 = fmul i32 %mul78_10_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2365 'fmul' 'z_298' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2366 [2/2] (8.46ns)   --->   "%mul78_10_16 = fmul i32 %A_6_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2366 'fmul' 'mul78_10_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2367 [1/2] (13.1ns)   --->   "%add84_11_12 = fadd i32 %add84_11_11, i32 %z_316" [gemm_no_taffoin2.c:93]   --->   Operation 2367 'fadd' 'add84_11_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2368 [2/2] (13.1ns)   --->   "%add84_11_13 = fadd i32 %add84_11_12, i32 %z_317" [gemm_no_taffoin2.c:93]   --->   Operation 2368 'fadd' 'add84_11_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2369 [1/2] (8.46ns)   --->   "%z_321 = fmul i32 %mul78_11_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2369 'fmul' 'z_321' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2370 [2/2] (8.46ns)   --->   "%mul78_11_15 = fmul i32 %A_5_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2370 'fmul' 'mul78_11_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2371 [1/2] (13.1ns)   --->   "%add84_12_11 = fadd i32 %add84_12_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 2371 'fadd' 'add84_12_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2372 [2/2] (13.1ns)   --->   "%add84_12_12 = fadd i32 %add84_12_11, i32 %z_340" [gemm_no_taffoin2.c:93]   --->   Operation 2372 'fadd' 'add84_12_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2373 [1/2] (8.46ns)   --->   "%z_344 = fmul i32 %mul78_12_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2373 'fmul' 'z_344' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2374 [1/2] (8.46ns)   --->   "%mul78_12_14 = fmul i32 %A_3_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2374 'fmul' 'mul78_12_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2375 [2/2] (8.46ns)   --->   "%z_345 = fmul i32 %mul78_12_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2375 'fmul' 'z_345' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2376 [1/2] (13.1ns)   --->   "%add84_13_11 = fadd i32 %add84_13_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 2376 'fadd' 'add84_13_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2377 [2/2] (13.1ns)   --->   "%add84_13_12 = fadd i32 %add84_13_11, i32 %z_364" [gemm_no_taffoin2.c:93]   --->   Operation 2377 'fadd' 'add84_13_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2378 [1/2] (8.46ns)   --->   "%z_367 = fmul i32 %mul78_13_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2378 'fmul' 'z_367' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2379 [1/2] (8.46ns)   --->   "%mul78_13_13 = fmul i32 %A_2_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2379 'fmul' 'mul78_13_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2380 [2/2] (8.46ns)   --->   "%z_368 = fmul i32 %mul78_13_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2380 'fmul' 'z_368' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2381 [2/2] (8.46ns)   --->   "%mul78_13_14 = fmul i32 %A_3_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2381 'fmul' 'mul78_13_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2382 [1/2] (13.1ns)   --->   "%add84_14_10 = fadd i32 %add84_14_s, i32 %z_387" [gemm_no_taffoin2.c:93]   --->   Operation 2382 'fadd' 'add84_14_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2383 [2/2] (13.1ns)   --->   "%add84_14_11 = fadd i32 %add84_14_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 2383 'fadd' 'add84_14_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2384 [1/2] (8.46ns)   --->   "%mul78_14_12 = fmul i32 %A_1_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2384 'fmul' 'mul78_14_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2385 [2/2] (8.46ns)   --->   "%z_391 = fmul i32 %mul78_14_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2385 'fmul' 'z_391' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2386 [2/2] (8.46ns)   --->   "%mul78_14_13 = fmul i32 %A_2_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2386 'fmul' 'mul78_14_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2387 [1/2] (13.1ns)   --->   "%add84_15_s = fadd i32 %add84_15_9, i32 %z_410" [gemm_no_taffoin2.c:93]   --->   Operation 2387 'fadd' 'add84_15_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2388 [2/2] (13.1ns)   --->   "%add84_15_10 = fadd i32 %add84_15_s, i32 %z_411" [gemm_no_taffoin2.c:93]   --->   Operation 2388 'fadd' 'add84_15_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2389 [1/2] (8.46ns)   --->   "%z_414 = fmul i32 %mul78_15_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2389 'fmul' 'z_414' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2390 [2/2] (8.46ns)   --->   "%mul78_15_12 = fmul i32 %A_1_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2390 'fmul' 'mul78_15_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2391 [1/2] (13.1ns)   --->   "%add84_16_s = fadd i32 %add84_16_9, i32 %z_10" [gemm_no_taffoin2.c:93]   --->   Operation 2391 'fadd' 'add84_16_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2392 [2/2] (13.1ns)   --->   "%add84_16_10 = fadd i32 %add84_16_s, i32 %z_432" [gemm_no_taffoin2.c:93]   --->   Operation 2392 'fadd' 'add84_16_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2393 [1/2] (8.46ns)   --->   "%mul78_16_4 = fmul i32 %A_15_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2393 'fmul' 'mul78_16_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2394 [2/2] (8.46ns)   --->   "%z_434 = fmul i32 %mul78_16_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2394 'fmul' 'z_434' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2395 [1/2] (13.1ns)   --->   "%add84_17_9 = fadd i32 %add84_17_8, i32 %z_447" [gemm_no_taffoin2.c:93]   --->   Operation 2395 'fadd' 'add84_17_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2396 [2/2] (13.1ns)   --->   "%add84_17_s = fadd i32 %add84_17_9, i32 %z_41" [gemm_no_taffoin2.c:93]   --->   Operation 2396 'fadd' 'add84_17_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2397 [1/2] (8.46ns)   --->   "%z_449 = fmul i32 %mul78_17_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2397 'fmul' 'z_449' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2398 [2/2] (8.46ns)   --->   "%mul78_17_4 = fmul i32 %A_15_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2398 'fmul' 'mul78_17_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2399 [1/2] (13.1ns)   --->   "%add84_18_9 = fadd i32 %add84_18_8, i32 %z_463" [gemm_no_taffoin2.c:93]   --->   Operation 2399 'fadd' 'add84_18_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2400 [2/2] (13.1ns)   --->   "%add84_18_s = fadd i32 %add84_18_9, i32 %z_72" [gemm_no_taffoin2.c:93]   --->   Operation 2400 'fadd' 'add84_18_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2401 [1/2] (8.46ns)   --->   "%mul78_18_2 = fmul i32 %A_13_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2401 'fmul' 'mul78_18_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2402 [2/2] (8.46ns)   --->   "%z_465 = fmul i32 %mul78_18_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2402 'fmul' 'z_465' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2403 [1/2] (13.1ns)   --->   "%add84_19_8 = fadd i32 %add84_19_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 2403 'fadd' 'add84_19_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2404 [2/2] (13.1ns)   --->   "%add84_19_9 = fadd i32 %add84_19_8, i32 %z_479" [gemm_no_taffoin2.c:93]   --->   Operation 2404 'fadd' 'add84_19_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2405 [1/2] (8.46ns)   --->   "%z_480 = fmul i32 %mul78_19_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2405 'fmul' 'z_480' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2406 [2/2] (8.46ns)   --->   "%mul78_19_2 = fmul i32 %A_13_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2406 'fmul' 'mul78_19_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2407 [1/2] (13.1ns)   --->   "%add84_20_7 = fadd i32 %add84_20_6, i32 %z_494" [gemm_no_taffoin2.c:93]   --->   Operation 2407 'fadd' 'add84_20_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2408 [2/2] (13.1ns)   --->   "%add84_20_8 = fadd i32 %add84_20_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 2408 'fadd' 'add84_20_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2409 [1/2] (8.46ns)   --->   "%mul78_20_s = fmul i32 %A_11_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2409 'fmul' 'mul78_20_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2410 [2/2] (8.46ns)   --->   "%z_496 = fmul i32 %mul78_20_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2410 'fmul' 'z_496' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2411 [1/2] (13.1ns)   --->   "%add84_21_6 = fadd i32 %add84_21_5, i32 %z_156" [gemm_no_taffoin2.c:93]   --->   Operation 2411 'fadd' 'add84_21_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2412 [2/2] (13.1ns)   --->   "%add84_21_7 = fadd i32 %add84_21_6, i32 %z_510" [gemm_no_taffoin2.c:93]   --->   Operation 2412 'fadd' 'add84_21_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2413 [1/2] (8.46ns)   --->   "%z_511 = fmul i32 %mul78_21_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2413 'fmul' 'z_511' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2414 [2/2] (8.46ns)   --->   "%mul78_21_s = fmul i32 %A_11_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2414 'fmul' 'mul78_21_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2415 [1/2] (13.1ns)   --->   "%add84_22_6 = fadd i32 %add84_22_5, i32 %z_184" [gemm_no_taffoin2.c:93]   --->   Operation 2415 'fadd' 'add84_22_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2416 [2/2] (13.1ns)   --->   "%add84_22_7 = fadd i32 %add84_22_6, i32 %z_526" [gemm_no_taffoin2.c:93]   --->   Operation 2416 'fadd' 'add84_22_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2417 [1/2] (8.46ns)   --->   "%mul78_22_9 = fmul i32 %A_9_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2417 'fmul' 'mul78_22_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2418 [2/2] (8.46ns)   --->   "%z_527 = fmul i32 %mul78_22_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2418 'fmul' 'z_527' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2419 [1/2] (13.1ns)   --->   "%add84_23_5 = fadd i32 %add84_23_4, i32 %z_541" [gemm_no_taffoin2.c:93]   --->   Operation 2419 'fadd' 'add84_23_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2420 [2/2] (13.1ns)   --->   "%add84_23_6 = fadd i32 %add84_23_5, i32 %z_212" [gemm_no_taffoin2.c:93]   --->   Operation 2420 'fadd' 'add84_23_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2421 [1/2] (8.46ns)   --->   "%z_542 = fmul i32 %mul78_23_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2421 'fmul' 'z_542' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2422 [2/2] (8.46ns)   --->   "%mul78_23_9 = fmul i32 %A_9_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2422 'fmul' 'mul78_23_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2423 [1/2] (13.1ns)   --->   "%add84_24_4 = fadd i32 %add84_24_3, i32 %z_4" [gemm_no_taffoin2.c:93]   --->   Operation 2423 'fadd' 'add84_24_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2424 [2/2] (13.1ns)   --->   "%add84_24_5 = fadd i32 %add84_24_4, i32 %z_557" [gemm_no_taffoin2.c:93]   --->   Operation 2424 'fadd' 'add84_24_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2425 [1/2] (8.46ns)   --->   "%mul78_24_7 = fmul i32 %A_7_load, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 2425 'fmul' 'mul78_24_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2426 [2/2] (8.46ns)   --->   "%z_558 = fmul i32 %mul78_24_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2426 'fmul' 'z_558' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2427 [1/2] (13.1ns)   --->   "%add84_25_3 = fadd i32 %add84_25_2, i32 %z_572" [gemm_no_taffoin2.c:93]   --->   Operation 2427 'fadd' 'add84_25_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2428 [2/2] (13.1ns)   --->   "%add84_25_4 = fadd i32 %add84_25_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 2428 'fadd' 'add84_25_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2429 [1/2] (8.46ns)   --->   "%z_573 = fmul i32 %mul78_25_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2429 'fmul' 'z_573' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2430 [2/2] (8.46ns)   --->   "%mul78_25_7 = fmul i32 %A_7_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2430 'fmul' 'mul78_25_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2431 [1/2] (13.1ns)   --->   "%add84_26_2 = fadd i32 %add84_26_1, i32 %z_284" [gemm_no_taffoin2.c:93]   --->   Operation 2431 'fadd' 'add84_26_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2432 [2/2] (13.1ns)   --->   "%add84_26_3 = fadd i32 %add84_26_2, i32 %z_588" [gemm_no_taffoin2.c:93]   --->   Operation 2432 'fadd' 'add84_26_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2433 [1/2] (8.46ns)   --->   "%mul78_26_5 = fmul i32 %A_5_load, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 2433 'fmul' 'mul78_26_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2434 [2/2] (8.46ns)   --->   "%z_589 = fmul i32 %mul78_26_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2434 'fmul' 'z_589' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2435 [1/2] (13.1ns)   --->   "%add84_27_1 = fadd i32 %add, i32 %z_603" [gemm_no_taffoin2.c:93]   --->   Operation 2435 'fadd' 'add84_27_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2436 [2/2] (13.1ns)   --->   "%add84_27_2 = fadd i32 %add84_27_1, i32 %z_308" [gemm_no_taffoin2.c:93]   --->   Operation 2436 'fadd' 'add84_27_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2437 [1/2] (8.46ns)   --->   "%z_604 = fmul i32 %mul78_27_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2437 'fmul' 'z_604' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2438 [2/2] (8.46ns)   --->   "%mul78_27_5 = fmul i32 %A_5_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2438 'fmul' 'mul78_27_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2439 [1/2] (13.1ns)   --->   "%add84_28_1 = fadd i32 %add, i32 %z_619" [gemm_no_taffoin2.c:93]   --->   Operation 2439 'fadd' 'add84_28_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2440 [2/2] (13.1ns)   --->   "%add84_28_2 = fadd i32 %add84_28_1, i32 %z_332" [gemm_no_taffoin2.c:93]   --->   Operation 2440 'fadd' 'add84_28_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2441 [1/2] (8.46ns)   --->   "%mul78_28_3 = fmul i32 %A_3_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 2441 'fmul' 'mul78_28_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2442 [2/2] (8.46ns)   --->   "%z_620 = fmul i32 %mul78_28_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2442 'fmul' 'z_620' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2443 [1/2] (8.46ns)   --->   "%z_635 = fmul i32 %mul78_29_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2443 'fmul' 'z_635' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2444 [2/2] (13.1ns)   --->   "%add84_29_1 = fadd i32 %add, i32 %z_635" [gemm_no_taffoin2.c:93]   --->   Operation 2444 'fadd' 'add84_29_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2445 [2/2] (8.46ns)   --->   "%mul78_29_3 = fmul i32 %A_3_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2445 'fmul' 'mul78_29_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2446 [1/2] (8.46ns)   --->   "%mul78_30_1 = fmul i32 %A_1_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 2446 'fmul' 'mul78_30_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2447 [2/2] (8.46ns)   --->   "%z_651 = fmul i32 %mul78_30_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2447 'fmul' 'z_651' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2448 [2/2] (8.46ns)   --->   "%mul78_31_1 = fmul i32 %A_1_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2448 'fmul' 'mul78_31_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 26.2>
ST_20 : Operation 2449 [1/2] (13.1ns)   --->   "%add84_14 = fadd i32 %add84_13, i32 %z_15" [gemm_no_taffoin2.c:93]   --->   Operation 2449 'fadd' 'add84_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2450 [2/2] (13.1ns)   --->   "%add84_15 = fadd i32 %add84_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2450 'fadd' 'add84_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2451 [1/2] (8.46ns)   --->   "%z_31 = fmul i32 %mul78_30, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2451 'fmul' 'z_31' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2452 [1/2] (8.46ns)   --->   "%mul3 = fmul i32 %D_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2452 'fmul' 'mul3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2453 [1/2] (13.1ns)   --->   "%add84_1_14 = fadd i32 %add84_1_13, i32 %z_46" [gemm_no_taffoin2.c:93]   --->   Operation 2453 'fadd' 'add84_1_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2454 [2/2] (13.1ns)   --->   "%add84_1_15 = fadd i32 %add84_1_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2454 'fadd' 'add84_1_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2455 [1/2] (8.46ns)   --->   "%z_61 = fmul i32 %mul78_1_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2455 'fmul' 'z_61' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2456 [2/2] (8.46ns)   --->   "%z_62 = fmul i32 %mul78_1_30, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2456 'fmul' 'z_62' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2457 [2/2] (8.46ns)   --->   "%mul96_1 = fmul i32 %D_1_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2457 'fmul' 'mul96_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2458 [1/2] (13.1ns)   --->   "%add84_2_14 = fadd i32 %add84_2_13, i32 %z_77" [gemm_no_taffoin2.c:93]   --->   Operation 2458 'fadd' 'add84_2_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2459 [2/2] (13.1ns)   --->   "%add84_2_15 = fadd i32 %add84_2_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2459 'fadd' 'add84_2_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2460 [1/2] (8.46ns)   --->   "%z_90 = fmul i32 %mul78_2_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2460 'fmul' 'z_90' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2461 [2/2] (8.46ns)   --->   "%z_91 = fmul i32 %mul78_2_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2461 'fmul' 'z_91' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2462 [1/2] (8.46ns)   --->   "%mul78_2_29 = fmul i32 %A_15_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2462 'fmul' 'mul78_2_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2463 [1/2] (13.1ns)   --->   "%add84_3_14 = fadd i32 %add84_3_13, i32 %z_107" [gemm_no_taffoin2.c:93]   --->   Operation 2463 'fadd' 'add84_3_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2464 [2/2] (13.1ns)   --->   "%add84_3_15 = fadd i32 %add84_3_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2464 'fadd' 'add84_3_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2465 [1/2] (8.46ns)   --->   "%z_119 = fmul i32 %mul78_3_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2465 'fmul' 'z_119' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2466 [2/2] (8.46ns)   --->   "%z_120 = fmul i32 %mul78_3_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2466 'fmul' 'z_120' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2467 [1/2] (8.46ns)   --->   "%mul78_3_28 = fmul i32 %A_14_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2467 'fmul' 'mul78_3_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2468 [2/2] (8.46ns)   --->   "%mul78_3_29 = fmul i32 %A_15_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2468 'fmul' 'mul78_3_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2469 [1/2] (13.1ns)   --->   "%add84_4_14 = fadd i32 %add84_4_13, i32 %z_136" [gemm_no_taffoin2.c:93]   --->   Operation 2469 'fadd' 'add84_4_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2470 [2/2] (13.1ns)   --->   "%add84_4_15 = fadd i32 %add84_4_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2470 'fadd' 'add84_4_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2471 [1/2] (8.46ns)   --->   "%z_146 = fmul i32 %mul78_4_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2471 'fmul' 'z_146' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2472 [2/2] (8.46ns)   --->   "%z_147 = fmul i32 %mul78_4_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2472 'fmul' 'z_147' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2473 [1/2] (8.46ns)   --->   "%mul78_4_25 = fmul i32 %A_13_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2473 'fmul' 'mul78_4_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2474 [2/2] (8.46ns)   --->   "%mul78_4_26 = fmul i32 %A_14_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2474 'fmul' 'mul78_4_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2475 [1/2] (13.1ns)   --->   "%add84_5_14 = fadd i32 %add84_5_13, i32 %z_164" [gemm_no_taffoin2.c:93]   --->   Operation 2475 'fadd' 'add84_5_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2476 [2/2] (13.1ns)   --->   "%add84_5_15 = fadd i32 %add84_5_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2476 'fadd' 'add84_5_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2477 [1/2] (8.46ns)   --->   "%z_173 = fmul i32 %mul78_5_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2477 'fmul' 'z_173' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2478 [1/2] (8.46ns)   --->   "%mul78_5_23 = fmul i32 %A_11_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2478 'fmul' 'mul78_5_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2479 [2/2] (8.46ns)   --->   "%z_174 = fmul i32 %mul78_5_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2479 'fmul' 'z_174' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2480 [1/2] (8.46ns)   --->   "%mul78_5_24 = fmul i32 %A_12_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2480 'fmul' 'mul78_5_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2481 [2/2] (8.46ns)   --->   "%mul78_5_25 = fmul i32 %A_13_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2481 'fmul' 'mul78_5_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2482 [1/2] (13.1ns)   --->   "%add84_6_14 = fadd i32 %add84_6_13, i32 %z_192" [gemm_no_taffoin2.c:93]   --->   Operation 2482 'fadd' 'add84_6_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2483 [2/2] (13.1ns)   --->   "%add84_6_15 = fadd i32 %add84_6_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2483 'fadd' 'add84_6_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2484 [1/2] (8.46ns)   --->   "%z_200 = fmul i32 %mul78_6_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2484 'fmul' 'z_200' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2485 [1/2] (8.46ns)   --->   "%mul78_6_22 = fmul i32 %A_10_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2485 'fmul' 'mul78_6_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2486 [2/2] (8.46ns)   --->   "%z_201 = fmul i32 %mul78_6_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2486 'fmul' 'z_201' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2487 [1/2] (8.46ns)   --->   "%mul78_6_23 = fmul i32 %A_11_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2487 'fmul' 'mul78_6_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2488 [2/2] (8.46ns)   --->   "%mul78_6_24 = fmul i32 %A_12_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2488 'fmul' 'mul78_6_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2489 [1/2] (13.1ns)   --->   "%add84_7_14 = fadd i32 %add84_7_13, i32 %z_220" [gemm_no_taffoin2.c:93]   --->   Operation 2489 'fadd' 'add84_7_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2490 [2/2] (13.1ns)   --->   "%add84_7_15 = fadd i32 %add84_7_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2490 'fadd' 'add84_7_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2491 [1/2] (8.46ns)   --->   "%mul78_7_21 = fmul i32 %A_9_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2491 'fmul' 'mul78_7_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2492 [2/2] (8.46ns)   --->   "%z_228 = fmul i32 %mul78_7_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2492 'fmul' 'z_228' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2493 [1/2] (8.46ns)   --->   "%mul78_7_22 = fmul i32 %A_10_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2493 'fmul' 'mul78_7_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2494 [2/2] (8.46ns)   --->   "%mul78_7_23 = fmul i32 %A_11_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2494 'fmul' 'mul78_7_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2495 [1/2] (13.1ns)   --->   "%add84_8_14 = fadd i32 %add84_8_13, i32 %z_246" [gemm_no_taffoin2.c:93]   --->   Operation 2495 'fadd' 'add84_8_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2496 [2/2] (13.1ns)   --->   "%add84_8_15 = fadd i32 %add84_8_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2496 'fadd' 'add84_8_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2497 [1/2] (8.46ns)   --->   "%z_252 = fmul i32 %mul78_8_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2497 'fmul' 'z_252' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2498 [2/2] (8.46ns)   --->   "%mul78_8_18 = fmul i32 %A_9_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2498 'fmul' 'mul78_8_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2499 [2/2] (8.46ns)   --->   "%mul78_8_19 = fmul i32 %A_10_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2499 'fmul' 'mul78_8_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2500 [1/2] (13.1ns)   --->   "%add84_9_13 = fadd i32 %add84_9_12, i32 %z_269" [gemm_no_taffoin2.c:93]   --->   Operation 2500 'fadd' 'add84_9_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2501 [2/2] (13.1ns)   --->   "%add84_9_14 = fadd i32 %add84_9_13, i32 %z_270" [gemm_no_taffoin2.c:93]   --->   Operation 2501 'fadd' 'add84_9_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2502 [1/2] (8.46ns)   --->   "%z_275 = fmul i32 %mul78_9_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2502 'fmul' 'z_275' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2503 [1/2] (8.46ns)   --->   "%mul78_9_17 = fmul i32 %A_7_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2503 'fmul' 'mul78_9_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2504 [2/2] (8.46ns)   --->   "%z_276 = fmul i32 %mul78_9_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2504 'fmul' 'z_276' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2505 [2/2] (8.46ns)   --->   "%mul78_9_18 = fmul i32 %A_9_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2505 'fmul' 'mul78_9_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2506 [1/2] (13.1ns)   --->   "%add84_10_13 = fadd i32 %add84_10_12, i32 %z_293" [gemm_no_taffoin2.c:93]   --->   Operation 2506 'fadd' 'add84_10_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2507 [2/2] (13.1ns)   --->   "%add84_10_14 = fadd i32 %add84_10_13, i32 %z_294" [gemm_no_taffoin2.c:93]   --->   Operation 2507 'fadd' 'add84_10_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2508 [1/2] (8.46ns)   --->   "%z_298 = fmul i32 %mul78_10_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2508 'fmul' 'z_298' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2509 [1/2] (8.46ns)   --->   "%mul78_10_16 = fmul i32 %A_6_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2509 'fmul' 'mul78_10_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2510 [2/2] (8.46ns)   --->   "%z_299 = fmul i32 %mul78_10_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2510 'fmul' 'z_299' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2511 [2/2] (8.46ns)   --->   "%mul78_10_17 = fmul i32 %A_7_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2511 'fmul' 'mul78_10_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2512 [1/2] (13.1ns)   --->   "%add84_11_13 = fadd i32 %add84_11_12, i32 %z_317" [gemm_no_taffoin2.c:93]   --->   Operation 2512 'fadd' 'add84_11_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2513 [2/2] (13.1ns)   --->   "%add84_11_14 = fadd i32 %add84_11_13, i32 %z_318" [gemm_no_taffoin2.c:93]   --->   Operation 2513 'fadd' 'add84_11_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2514 [1/2] (8.46ns)   --->   "%mul78_11_15 = fmul i32 %A_5_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2514 'fmul' 'mul78_11_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2515 [2/2] (8.46ns)   --->   "%z_322 = fmul i32 %mul78_11_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2515 'fmul' 'z_322' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2516 [2/2] (8.46ns)   --->   "%mul78_11_16 = fmul i32 %A_6_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2516 'fmul' 'mul78_11_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2517 [2/2] (8.46ns)   --->   "%mul78_11_17 = fmul i32 %A_7_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2517 'fmul' 'mul78_11_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2518 [1/2] (13.1ns)   --->   "%add84_12_12 = fadd i32 %add84_12_11, i32 %z_340" [gemm_no_taffoin2.c:93]   --->   Operation 2518 'fadd' 'add84_12_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2519 [2/2] (13.1ns)   --->   "%add84_12_13 = fadd i32 %add84_12_12, i32 %z_341" [gemm_no_taffoin2.c:93]   --->   Operation 2519 'fadd' 'add84_12_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2520 [1/2] (8.46ns)   --->   "%z_345 = fmul i32 %mul78_12_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2520 'fmul' 'z_345' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2521 [2/2] (8.46ns)   --->   "%mul78_12_15 = fmul i32 %A_5_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2521 'fmul' 'mul78_12_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2522 [2/2] (8.46ns)   --->   "%mul78_12_16 = fmul i32 %A_6_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2522 'fmul' 'mul78_12_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2523 [1/2] (13.1ns)   --->   "%add84_13_12 = fadd i32 %add84_13_11, i32 %z_364" [gemm_no_taffoin2.c:93]   --->   Operation 2523 'fadd' 'add84_13_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2524 [2/2] (13.1ns)   --->   "%add84_13_13 = fadd i32 %add84_13_12, i32 %z_365" [gemm_no_taffoin2.c:93]   --->   Operation 2524 'fadd' 'add84_13_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2525 [1/2] (8.46ns)   --->   "%z_368 = fmul i32 %mul78_13_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2525 'fmul' 'z_368' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2526 [1/2] (8.46ns)   --->   "%mul78_13_14 = fmul i32 %A_3_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2526 'fmul' 'mul78_13_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2527 [2/2] (8.46ns)   --->   "%z_369 = fmul i32 %mul78_13_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2527 'fmul' 'z_369' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2528 [1/2] (13.1ns)   --->   "%add84_14_11 = fadd i32 %add84_14_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 2528 'fadd' 'add84_14_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2529 [2/2] (13.1ns)   --->   "%add84_14_12 = fadd i32 %add84_14_11, i32 %z_388" [gemm_no_taffoin2.c:93]   --->   Operation 2529 'fadd' 'add84_14_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2530 [1/2] (8.46ns)   --->   "%z_391 = fmul i32 %mul78_14_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2530 'fmul' 'z_391' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2531 [1/2] (8.46ns)   --->   "%mul78_14_13 = fmul i32 %A_2_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2531 'fmul' 'mul78_14_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2532 [2/2] (8.46ns)   --->   "%z_392 = fmul i32 %mul78_14_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2532 'fmul' 'z_392' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2533 [2/2] (8.46ns)   --->   "%mul78_14_14 = fmul i32 %A_3_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2533 'fmul' 'mul78_14_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2534 [1/2] (13.1ns)   --->   "%add84_15_10 = fadd i32 %add84_15_s, i32 %z_411" [gemm_no_taffoin2.c:93]   --->   Operation 2534 'fadd' 'add84_15_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2535 [2/2] (13.1ns)   --->   "%add84_15_11 = fadd i32 %add84_15_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 2535 'fadd' 'add84_15_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2536 [1/2] (8.46ns)   --->   "%mul78_15_12 = fmul i32 %A_1_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2536 'fmul' 'mul78_15_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2537 [2/2] (8.46ns)   --->   "%z_415 = fmul i32 %mul78_15_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2537 'fmul' 'z_415' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2538 [2/2] (8.46ns)   --->   "%mul78_15_13 = fmul i32 %A_2_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2538 'fmul' 'mul78_15_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2539 [1/2] (13.1ns)   --->   "%add84_16_10 = fadd i32 %add84_16_s, i32 %z_432" [gemm_no_taffoin2.c:93]   --->   Operation 2539 'fadd' 'add84_16_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2540 [2/2] (13.1ns)   --->   "%add84_16_11 = fadd i32 %add84_16_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 2540 'fadd' 'add84_16_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2541 [1/2] (8.46ns)   --->   "%z_434 = fmul i32 %mul78_16_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2541 'fmul' 'z_434' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2542 [2/2] (8.46ns)   --->   "%mul78_16_6 = fmul i32 %A_1_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2542 'fmul' 'mul78_16_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2543 [1/2] (13.1ns)   --->   "%add84_17_s = fadd i32 %add84_17_9, i32 %z_41" [gemm_no_taffoin2.c:93]   --->   Operation 2543 'fadd' 'add84_17_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2544 [2/2] (13.1ns)   --->   "%add84_17_10 = fadd i32 %add84_17_s, i32 %z_448" [gemm_no_taffoin2.c:93]   --->   Operation 2544 'fadd' 'add84_17_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2545 [1/2] (8.46ns)   --->   "%mul78_17_4 = fmul i32 %A_15_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2545 'fmul' 'mul78_17_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2546 [2/2] (8.46ns)   --->   "%z_450 = fmul i32 %mul78_17_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2546 'fmul' 'z_450' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2547 [1/2] (13.1ns)   --->   "%add84_18_s = fadd i32 %add84_18_9, i32 %z_72" [gemm_no_taffoin2.c:93]   --->   Operation 2547 'fadd' 'add84_18_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2548 [2/2] (13.1ns)   --->   "%add84_18_10 = fadd i32 %add84_18_s, i32 %z_464" [gemm_no_taffoin2.c:93]   --->   Operation 2548 'fadd' 'add84_18_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2549 [1/2] (8.46ns)   --->   "%z_465 = fmul i32 %mul78_18_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2549 'fmul' 'z_465' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2550 [2/2] (8.46ns)   --->   "%mul78_18_4 = fmul i32 %A_15_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2550 'fmul' 'mul78_18_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2551 [1/2] (13.1ns)   --->   "%add84_19_9 = fadd i32 %add84_19_8, i32 %z_479" [gemm_no_taffoin2.c:93]   --->   Operation 2551 'fadd' 'add84_19_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2552 [2/2] (13.1ns)   --->   "%add84_19_s = fadd i32 %add84_19_9, i32 %z_102" [gemm_no_taffoin2.c:93]   --->   Operation 2552 'fadd' 'add84_19_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2553 [1/2] (8.46ns)   --->   "%mul78_19_2 = fmul i32 %A_13_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2553 'fmul' 'mul78_19_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2554 [2/2] (8.46ns)   --->   "%z_481 = fmul i32 %mul78_19_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2554 'fmul' 'z_481' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2555 [1/2] (13.1ns)   --->   "%add84_20_8 = fadd i32 %add84_20_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 2555 'fadd' 'add84_20_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2556 [2/2] (13.1ns)   --->   "%add84_20_9 = fadd i32 %add84_20_8, i32 %z_495" [gemm_no_taffoin2.c:93]   --->   Operation 2556 'fadd' 'add84_20_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2557 [1/2] (8.46ns)   --->   "%z_496 = fmul i32 %mul78_20_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2557 'fmul' 'z_496' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2558 [2/2] (8.46ns)   --->   "%mul78_20_2 = fmul i32 %A_13_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2558 'fmul' 'mul78_20_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2559 [1/2] (13.1ns)   --->   "%add84_21_7 = fadd i32 %add84_21_6, i32 %z_510" [gemm_no_taffoin2.c:93]   --->   Operation 2559 'fadd' 'add84_21_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2560 [2/2] (13.1ns)   --->   "%add84_21_8 = fadd i32 %add84_21_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 2560 'fadd' 'add84_21_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2561 [1/2] (8.46ns)   --->   "%mul78_21_s = fmul i32 %A_11_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2561 'fmul' 'mul78_21_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2562 [2/2] (8.46ns)   --->   "%z_512 = fmul i32 %mul78_21_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2562 'fmul' 'z_512' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2563 [1/2] (13.1ns)   --->   "%add84_22_7 = fadd i32 %add84_22_6, i32 %z_526" [gemm_no_taffoin2.c:93]   --->   Operation 2563 'fadd' 'add84_22_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2564 [2/2] (13.1ns)   --->   "%add84_22_8 = fadd i32 %add84_22_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 2564 'fadd' 'add84_22_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2565 [1/2] (8.46ns)   --->   "%z_527 = fmul i32 %mul78_22_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2565 'fmul' 'z_527' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2566 [2/2] (8.46ns)   --->   "%mul78_22_s = fmul i32 %A_11_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2566 'fmul' 'mul78_22_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2567 [1/2] (13.1ns)   --->   "%add84_23_6 = fadd i32 %add84_23_5, i32 %z_212" [gemm_no_taffoin2.c:93]   --->   Operation 2567 'fadd' 'add84_23_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2568 [2/2] (13.1ns)   --->   "%add84_23_7 = fadd i32 %add84_23_6, i32 %z_542" [gemm_no_taffoin2.c:93]   --->   Operation 2568 'fadd' 'add84_23_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2569 [1/2] (8.46ns)   --->   "%mul78_23_9 = fmul i32 %A_9_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2569 'fmul' 'mul78_23_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2570 [2/2] (8.46ns)   --->   "%z_543 = fmul i32 %mul78_23_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2570 'fmul' 'z_543' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2571 [1/2] (13.1ns)   --->   "%add84_24_5 = fadd i32 %add84_24_4, i32 %z_557" [gemm_no_taffoin2.c:93]   --->   Operation 2571 'fadd' 'add84_24_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2572 [2/2] (13.1ns)   --->   "%add84_24_6 = fadd i32 %add84_24_5, i32 %z_239" [gemm_no_taffoin2.c:93]   --->   Operation 2572 'fadd' 'add84_24_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2573 [1/2] (8.46ns)   --->   "%z_558 = fmul i32 %mul78_24_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2573 'fmul' 'z_558' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2574 [2/2] (8.46ns)   --->   "%mul78_24_9 = fmul i32 %A_9_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2574 'fmul' 'mul78_24_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2575 [1/2] (13.1ns)   --->   "%add84_25_4 = fadd i32 %add84_25_3, i32 %z_35" [gemm_no_taffoin2.c:93]   --->   Operation 2575 'fadd' 'add84_25_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2576 [2/2] (13.1ns)   --->   "%add84_25_5 = fadd i32 %add84_25_4, i32 %z_573" [gemm_no_taffoin2.c:93]   --->   Operation 2576 'fadd' 'add84_25_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2577 [1/2] (8.46ns)   --->   "%mul78_25_7 = fmul i32 %A_7_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2577 'fmul' 'mul78_25_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2578 [2/2] (8.46ns)   --->   "%z_574 = fmul i32 %mul78_25_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2578 'fmul' 'z_574' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2579 [1/2] (13.1ns)   --->   "%add84_26_3 = fadd i32 %add84_26_2, i32 %z_588" [gemm_no_taffoin2.c:93]   --->   Operation 2579 'fadd' 'add84_26_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2580 [2/2] (13.1ns)   --->   "%add84_26_4 = fadd i32 %add84_26_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 2580 'fadd' 'add84_26_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2581 [1/2] (8.46ns)   --->   "%z_589 = fmul i32 %mul78_26_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2581 'fmul' 'z_589' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2582 [2/2] (8.46ns)   --->   "%mul78_26_7 = fmul i32 %A_7_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2582 'fmul' 'mul78_26_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2583 [1/2] (13.1ns)   --->   "%add84_27_2 = fadd i32 %add84_27_1, i32 %z_308" [gemm_no_taffoin2.c:93]   --->   Operation 2583 'fadd' 'add84_27_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2584 [2/2] (13.1ns)   --->   "%add84_27_3 = fadd i32 %add84_27_2, i32 %z_604" [gemm_no_taffoin2.c:93]   --->   Operation 2584 'fadd' 'add84_27_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2585 [1/2] (8.46ns)   --->   "%mul78_27_5 = fmul i32 %A_5_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2585 'fmul' 'mul78_27_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2586 [2/2] (8.46ns)   --->   "%z_605 = fmul i32 %mul78_27_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2586 'fmul' 'z_605' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2587 [1/2] (13.1ns)   --->   "%add84_28_2 = fadd i32 %add84_28_1, i32 %z_332" [gemm_no_taffoin2.c:93]   --->   Operation 2587 'fadd' 'add84_28_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2588 [1/2] (8.46ns)   --->   "%z_620 = fmul i32 %mul78_28_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2588 'fmul' 'z_620' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2589 [2/2] (13.1ns)   --->   "%add84_28_3 = fadd i32 %add84_28_2, i32 %z_620" [gemm_no_taffoin2.c:93]   --->   Operation 2589 'fadd' 'add84_28_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2590 [2/2] (8.46ns)   --->   "%mul78_28_5 = fmul i32 %A_5_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2590 'fmul' 'mul78_28_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2591 [1/2] (13.1ns)   --->   "%add84_29_1 = fadd i32 %add, i32 %z_635" [gemm_no_taffoin2.c:93]   --->   Operation 2591 'fadd' 'add84_29_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2592 [2/2] (13.1ns)   --->   "%add84_29_2 = fadd i32 %add84_29_1, i32 %z_356" [gemm_no_taffoin2.c:93]   --->   Operation 2592 'fadd' 'add84_29_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2593 [1/2] (8.46ns)   --->   "%mul78_29_3 = fmul i32 %A_3_load, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2593 'fmul' 'mul78_29_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2594 [2/2] (8.46ns)   --->   "%z_636 = fmul i32 %mul78_29_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2594 'fmul' 'z_636' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2595 [1/2] (8.46ns)   --->   "%z_651 = fmul i32 %mul78_30_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2595 'fmul' 'z_651' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2596 [2/2] (13.1ns)   --->   "%add84_30_1 = fadd i32 %add, i32 %z_651" [gemm_no_taffoin2.c:93]   --->   Operation 2596 'fadd' 'add84_30_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2597 [2/2] (8.46ns)   --->   "%mul78_30_3 = fmul i32 %A_3_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2597 'fmul' 'mul78_30_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2598 [1/2] (8.46ns)   --->   "%mul78_31_1 = fmul i32 %A_1_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2598 'fmul' 'mul78_31_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2599 [2/2] (8.46ns)   --->   "%z_667 = fmul i32 %mul78_31_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2599 'fmul' 'z_667' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 26.2>
ST_21 : Operation 2600 [1/2] (13.1ns)   --->   "%add84_15 = fadd i32 %add84_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2600 'fadd' 'add84_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2601 [2/2] (13.1ns)   --->   "%add84_16 = fadd i32 %add84_15, i32 %z_17" [gemm_no_taffoin2.c:93]   --->   Operation 2601 'fadd' 'add84_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2602 [1/2] (13.1ns)   --->   "%add84_1_15 = fadd i32 %add84_1_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2602 'fadd' 'add84_1_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2603 [2/2] (13.1ns)   --->   "%add84_1_16 = fadd i32 %add84_1_15, i32 %z_48" [gemm_no_taffoin2.c:93]   --->   Operation 2603 'fadd' 'add84_1_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2604 [1/2] (8.46ns)   --->   "%z_62 = fmul i32 %mul78_1_30, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2604 'fmul' 'z_62' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2605 [1/2] (8.46ns)   --->   "%mul96_1 = fmul i32 %D_1_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2605 'fmul' 'mul96_1' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2606 [1/2] (13.1ns)   --->   "%add84_2_15 = fadd i32 %add84_2_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2606 'fadd' 'add84_2_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2607 [2/2] (13.1ns)   --->   "%add84_2_16 = fadd i32 %add84_2_15, i32 %z_78" [gemm_no_taffoin2.c:93]   --->   Operation 2607 'fadd' 'add84_2_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2608 [1/2] (8.46ns)   --->   "%z_91 = fmul i32 %mul78_2_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2608 'fmul' 'z_91' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2609 [2/2] (8.46ns)   --->   "%z_92 = fmul i32 %mul78_2_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2609 'fmul' 'z_92' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2610 [2/2] (8.46ns)   --->   "%mul96_2 = fmul i32 %D_2_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2610 'fmul' 'mul96_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2611 [1/2] (13.1ns)   --->   "%add84_3_15 = fadd i32 %add84_3_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2611 'fadd' 'add84_3_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2612 [2/2] (13.1ns)   --->   "%add84_3_16 = fadd i32 %add84_3_15, i32 %z_108" [gemm_no_taffoin2.c:93]   --->   Operation 2612 'fadd' 'add84_3_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2613 [1/2] (8.46ns)   --->   "%z_120 = fmul i32 %mul78_3_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2613 'fmul' 'z_120' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2614 [2/2] (8.46ns)   --->   "%z_121 = fmul i32 %mul78_3_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2614 'fmul' 'z_121' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2615 [1/2] (8.46ns)   --->   "%mul78_3_29 = fmul i32 %A_15_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2615 'fmul' 'mul78_3_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2616 [1/2] (13.1ns)   --->   "%add84_4_15 = fadd i32 %add84_4_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2616 'fadd' 'add84_4_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2617 [2/2] (13.1ns)   --->   "%add84_4_16 = fadd i32 %add84_4_15, i32 %z_137" [gemm_no_taffoin2.c:93]   --->   Operation 2617 'fadd' 'add84_4_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2618 [1/2] (8.46ns)   --->   "%z_147 = fmul i32 %mul78_4_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2618 'fmul' 'z_147' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2619 [2/2] (8.46ns)   --->   "%z_148 = fmul i32 %mul78_4_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2619 'fmul' 'z_148' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2620 [1/2] (8.46ns)   --->   "%mul78_4_26 = fmul i32 %A_14_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2620 'fmul' 'mul78_4_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2621 [2/2] (8.46ns)   --->   "%mul78_4_27 = fmul i32 %A_15_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2621 'fmul' 'mul78_4_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2622 [1/2] (13.1ns)   --->   "%add84_5_15 = fadd i32 %add84_5_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2622 'fadd' 'add84_5_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2623 [2/2] (13.1ns)   --->   "%add84_5_16 = fadd i32 %add84_5_15, i32 %z_165" [gemm_no_taffoin2.c:93]   --->   Operation 2623 'fadd' 'add84_5_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2624 [1/2] (8.46ns)   --->   "%z_174 = fmul i32 %mul78_5_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2624 'fmul' 'z_174' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2625 [2/2] (8.46ns)   --->   "%z_175 = fmul i32 %mul78_5_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2625 'fmul' 'z_175' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2626 [1/2] (8.46ns)   --->   "%mul78_5_25 = fmul i32 %A_13_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2626 'fmul' 'mul78_5_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2627 [2/2] (8.46ns)   --->   "%mul78_5_26 = fmul i32 %A_14_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2627 'fmul' 'mul78_5_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2628 [1/2] (13.1ns)   --->   "%add84_6_15 = fadd i32 %add84_6_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2628 'fadd' 'add84_6_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2629 [2/2] (13.1ns)   --->   "%add84_6_16 = fadd i32 %add84_6_15, i32 %z_193" [gemm_no_taffoin2.c:93]   --->   Operation 2629 'fadd' 'add84_6_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2630 [1/2] (8.46ns)   --->   "%z_201 = fmul i32 %mul78_6_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2630 'fmul' 'z_201' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2631 [2/2] (8.46ns)   --->   "%z_202 = fmul i32 %mul78_6_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2631 'fmul' 'z_202' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2632 [1/2] (8.46ns)   --->   "%mul78_6_24 = fmul i32 %A_12_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2632 'fmul' 'mul78_6_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2633 [2/2] (8.46ns)   --->   "%mul78_6_25 = fmul i32 %A_13_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2633 'fmul' 'mul78_6_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2634 [1/2] (13.1ns)   --->   "%add84_7_15 = fadd i32 %add84_7_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2634 'fadd' 'add84_7_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2635 [2/2] (13.1ns)   --->   "%add84_7_16 = fadd i32 %add84_7_15, i32 %z_221" [gemm_no_taffoin2.c:93]   --->   Operation 2635 'fadd' 'add84_7_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2636 [1/2] (8.46ns)   --->   "%z_228 = fmul i32 %mul78_7_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2636 'fmul' 'z_228' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2637 [2/2] (8.46ns)   --->   "%z_229 = fmul i32 %mul78_7_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2637 'fmul' 'z_229' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2638 [1/2] (8.46ns)   --->   "%mul78_7_23 = fmul i32 %A_11_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2638 'fmul' 'mul78_7_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2639 [2/2] (8.46ns)   --->   "%mul78_7_24 = fmul i32 %A_12_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2639 'fmul' 'mul78_7_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2640 [1/2] (13.1ns)   --->   "%add84_8_15 = fadd i32 %add84_8_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2640 'fadd' 'add84_8_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2641 [2/2] (13.1ns)   --->   "%add84_8_16 = fadd i32 %add84_8_15, i32 %z_247" [gemm_no_taffoin2.c:93]   --->   Operation 2641 'fadd' 'add84_8_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2642 [1/2] (8.46ns)   --->   "%mul78_8_18 = fmul i32 %A_9_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2642 'fmul' 'mul78_8_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2643 [2/2] (8.46ns)   --->   "%z_253 = fmul i32 %mul78_8_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2643 'fmul' 'z_253' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2644 [1/2] (8.46ns)   --->   "%mul78_8_19 = fmul i32 %A_10_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2644 'fmul' 'mul78_8_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2645 [2/2] (8.46ns)   --->   "%mul78_8_20 = fmul i32 %A_11_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2645 'fmul' 'mul78_8_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2646 [1/2] (13.1ns)   --->   "%add84_9_14 = fadd i32 %add84_9_13, i32 %z_270" [gemm_no_taffoin2.c:93]   --->   Operation 2646 'fadd' 'add84_9_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2647 [2/2] (13.1ns)   --->   "%add84_9_15 = fadd i32 %add84_9_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2647 'fadd' 'add84_9_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2648 [1/2] (8.46ns)   --->   "%z_276 = fmul i32 %mul78_9_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2648 'fmul' 'z_276' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2649 [1/2] (8.46ns)   --->   "%mul78_9_18 = fmul i32 %A_9_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2649 'fmul' 'mul78_9_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2650 [2/2] (8.46ns)   --->   "%mul78_9_19 = fmul i32 %A_10_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2650 'fmul' 'mul78_9_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2651 [1/2] (13.1ns)   --->   "%add84_10_14 = fadd i32 %add84_10_13, i32 %z_294" [gemm_no_taffoin2.c:93]   --->   Operation 2651 'fadd' 'add84_10_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2652 [2/2] (13.1ns)   --->   "%add84_10_15 = fadd i32 %add84_10_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2652 'fadd' 'add84_10_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2653 [1/2] (8.46ns)   --->   "%z_299 = fmul i32 %mul78_10_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2653 'fmul' 'z_299' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2654 [1/2] (8.46ns)   --->   "%mul78_10_17 = fmul i32 %A_7_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2654 'fmul' 'mul78_10_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2655 [2/2] (8.46ns)   --->   "%z_300 = fmul i32 %mul78_10_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2655 'fmul' 'z_300' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2656 [2/2] (8.46ns)   --->   "%mul78_10_18 = fmul i32 %A_9_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2656 'fmul' 'mul78_10_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2657 [1/2] (13.1ns)   --->   "%add84_11_14 = fadd i32 %add84_11_13, i32 %z_318" [gemm_no_taffoin2.c:93]   --->   Operation 2657 'fadd' 'add84_11_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2658 [2/2] (13.1ns)   --->   "%add84_11_15 = fadd i32 %add84_11_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2658 'fadd' 'add84_11_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2659 [1/2] (8.46ns)   --->   "%z_322 = fmul i32 %mul78_11_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2659 'fmul' 'z_322' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2660 [1/2] (8.46ns)   --->   "%mul78_11_16 = fmul i32 %A_6_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2660 'fmul' 'mul78_11_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2661 [2/2] (8.46ns)   --->   "%z_323 = fmul i32 %mul78_11_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2661 'fmul' 'z_323' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2662 [1/2] (8.46ns)   --->   "%mul78_11_17 = fmul i32 %A_7_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2662 'fmul' 'mul78_11_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2663 [1/2] (13.1ns)   --->   "%add84_12_13 = fadd i32 %add84_12_12, i32 %z_341" [gemm_no_taffoin2.c:93]   --->   Operation 2663 'fadd' 'add84_12_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2664 [2/2] (13.1ns)   --->   "%add84_12_14 = fadd i32 %add84_12_13, i32 %z_342" [gemm_no_taffoin2.c:93]   --->   Operation 2664 'fadd' 'add84_12_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2665 [1/2] (8.46ns)   --->   "%mul78_12_15 = fmul i32 %A_5_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2665 'fmul' 'mul78_12_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2666 [2/2] (8.46ns)   --->   "%z_346 = fmul i32 %mul78_12_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2666 'fmul' 'z_346' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2667 [1/2] (8.46ns)   --->   "%mul78_12_16 = fmul i32 %A_6_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2667 'fmul' 'mul78_12_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2668 [2/2] (8.46ns)   --->   "%mul78_12_17 = fmul i32 %A_7_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2668 'fmul' 'mul78_12_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2669 [1/2] (13.1ns)   --->   "%add84_13_13 = fadd i32 %add84_13_12, i32 %z_365" [gemm_no_taffoin2.c:93]   --->   Operation 2669 'fadd' 'add84_13_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2670 [2/2] (13.1ns)   --->   "%add84_13_14 = fadd i32 %add84_13_13, i32 %z_366" [gemm_no_taffoin2.c:93]   --->   Operation 2670 'fadd' 'add84_13_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2671 [1/2] (8.46ns)   --->   "%z_369 = fmul i32 %mul78_13_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2671 'fmul' 'z_369' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2672 [2/2] (8.46ns)   --->   "%mul78_13_15 = fmul i32 %A_5_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2672 'fmul' 'mul78_13_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2673 [2/2] (8.46ns)   --->   "%mul78_13_16 = fmul i32 %A_6_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2673 'fmul' 'mul78_13_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2674 [1/2] (13.1ns)   --->   "%add84_14_12 = fadd i32 %add84_14_11, i32 %z_388" [gemm_no_taffoin2.c:93]   --->   Operation 2674 'fadd' 'add84_14_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2675 [2/2] (13.1ns)   --->   "%add84_14_13 = fadd i32 %add84_14_12, i32 %z_389" [gemm_no_taffoin2.c:93]   --->   Operation 2675 'fadd' 'add84_14_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2676 [1/2] (8.46ns)   --->   "%z_392 = fmul i32 %mul78_14_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2676 'fmul' 'z_392' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2677 [1/2] (8.46ns)   --->   "%mul78_14_14 = fmul i32 %A_3_load_1, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2677 'fmul' 'mul78_14_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2678 [2/2] (8.46ns)   --->   "%z_393 = fmul i32 %mul78_14_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2678 'fmul' 'z_393' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2679 [2/2] (8.46ns)   --->   "%mul78_14_15 = fmul i32 %A_5_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2679 'fmul' 'mul78_14_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2680 [1/2] (13.1ns)   --->   "%add84_15_11 = fadd i32 %add84_15_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 2680 'fadd' 'add84_15_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2681 [2/2] (13.1ns)   --->   "%add84_15_12 = fadd i32 %add84_15_11, i32 %z_412" [gemm_no_taffoin2.c:93]   --->   Operation 2681 'fadd' 'add84_15_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2682 [1/2] (8.46ns)   --->   "%z_415 = fmul i32 %mul78_15_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2682 'fmul' 'z_415' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2683 [1/2] (8.46ns)   --->   "%mul78_15_13 = fmul i32 %A_2_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2683 'fmul' 'mul78_15_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2684 [2/2] (8.46ns)   --->   "%z_416 = fmul i32 %mul78_15_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2684 'fmul' 'z_416' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2685 [2/2] (8.46ns)   --->   "%mul78_15_14 = fmul i32 %A_3_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2685 'fmul' 'mul78_15_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2686 [1/2] (13.1ns)   --->   "%add84_16_11 = fadd i32 %add84_16_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 2686 'fadd' 'add84_16_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2687 [2/2] (13.1ns)   --->   "%add84_16_12 = fadd i32 %add84_16_11, i32 %z_433" [gemm_no_taffoin2.c:93]   --->   Operation 2687 'fadd' 'add84_16_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2688 [1/2] (8.46ns)   --->   "%mul78_16_6 = fmul i32 %A_1_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2688 'fmul' 'mul78_16_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2689 [2/2] (8.46ns)   --->   "%z_435 = fmul i32 %mul78_16_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2689 'fmul' 'z_435' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2690 [2/2] (8.46ns)   --->   "%mul78_16_8 = fmul i32 %A_3_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 2690 'fmul' 'mul78_16_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2691 [1/2] (13.1ns)   --->   "%add84_17_10 = fadd i32 %add84_17_s, i32 %z_448" [gemm_no_taffoin2.c:93]   --->   Operation 2691 'fadd' 'add84_17_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2692 [2/2] (13.1ns)   --->   "%add84_17_11 = fadd i32 %add84_17_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 2692 'fadd' 'add84_17_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2693 [1/2] (8.46ns)   --->   "%z_450 = fmul i32 %mul78_17_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2693 'fmul' 'z_450' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2694 [2/2] (8.46ns)   --->   "%mul78_17_6 = fmul i32 %A_1_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2694 'fmul' 'mul78_17_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2695 [1/2] (13.1ns)   --->   "%add84_18_10 = fadd i32 %add84_18_s, i32 %z_464" [gemm_no_taffoin2.c:93]   --->   Operation 2695 'fadd' 'add84_18_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2696 [2/2] (13.1ns)   --->   "%add84_18_11 = fadd i32 %add84_18_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 2696 'fadd' 'add84_18_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2697 [1/2] (8.46ns)   --->   "%mul78_18_4 = fmul i32 %A_15_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2697 'fmul' 'mul78_18_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2698 [2/2] (8.46ns)   --->   "%z_466 = fmul i32 %mul78_18_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2698 'fmul' 'z_466' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2699 [2/2] (8.46ns)   --->   "%mul78_18_6 = fmul i32 %A_1_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 2699 'fmul' 'mul78_18_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2700 [1/2] (13.1ns)   --->   "%add84_19_s = fadd i32 %add84_19_9, i32 %z_102" [gemm_no_taffoin2.c:93]   --->   Operation 2700 'fadd' 'add84_19_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2701 [2/2] (13.1ns)   --->   "%add84_19_10 = fadd i32 %add84_19_s, i32 %z_480" [gemm_no_taffoin2.c:93]   --->   Operation 2701 'fadd' 'add84_19_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2702 [1/2] (8.46ns)   --->   "%z_481 = fmul i32 %mul78_19_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2702 'fmul' 'z_481' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2703 [2/2] (8.46ns)   --->   "%mul78_19_4 = fmul i32 %A_15_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2703 'fmul' 'mul78_19_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2704 [1/2] (13.1ns)   --->   "%add84_20_9 = fadd i32 %add84_20_8, i32 %z_495" [gemm_no_taffoin2.c:93]   --->   Operation 2704 'fadd' 'add84_20_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2705 [2/2] (13.1ns)   --->   "%add84_20_s = fadd i32 %add84_20_9, i32 %z_131" [gemm_no_taffoin2.c:93]   --->   Operation 2705 'fadd' 'add84_20_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2706 [1/2] (8.46ns)   --->   "%mul78_20_2 = fmul i32 %A_13_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2706 'fmul' 'mul78_20_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2707 [2/2] (8.46ns)   --->   "%z_497 = fmul i32 %mul78_20_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2707 'fmul' 'z_497' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2708 [2/2] (8.46ns)   --->   "%mul78_20_4 = fmul i32 %A_15_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2708 'fmul' 'mul78_20_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2709 [1/2] (13.1ns)   --->   "%add84_21_8 = fadd i32 %add84_21_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 2709 'fadd' 'add84_21_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2710 [2/2] (13.1ns)   --->   "%add84_21_9 = fadd i32 %add84_21_8, i32 %z_511" [gemm_no_taffoin2.c:93]   --->   Operation 2710 'fadd' 'add84_21_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2711 [1/2] (8.46ns)   --->   "%z_512 = fmul i32 %mul78_21_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2711 'fmul' 'z_512' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2712 [2/2] (8.46ns)   --->   "%mul78_21_2 = fmul i32 %A_13_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2712 'fmul' 'mul78_21_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2713 [1/2] (13.1ns)   --->   "%add84_22_8 = fadd i32 %add84_22_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 2713 'fadd' 'add84_22_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2714 [2/2] (13.1ns)   --->   "%add84_22_9 = fadd i32 %add84_22_8, i32 %z_527" [gemm_no_taffoin2.c:93]   --->   Operation 2714 'fadd' 'add84_22_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2715 [1/2] (8.46ns)   --->   "%mul78_22_s = fmul i32 %A_11_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2715 'fmul' 'mul78_22_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2716 [2/2] (8.46ns)   --->   "%z_528 = fmul i32 %mul78_22_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2716 'fmul' 'z_528' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2717 [2/2] (8.46ns)   --->   "%mul78_22_2 = fmul i32 %A_13_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2717 'fmul' 'mul78_22_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2718 [1/2] (13.1ns)   --->   "%add84_23_7 = fadd i32 %add84_23_6, i32 %z_542" [gemm_no_taffoin2.c:93]   --->   Operation 2718 'fadd' 'add84_23_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2719 [2/2] (13.1ns)   --->   "%add84_23_8 = fadd i32 %add84_23_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 2719 'fadd' 'add84_23_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2720 [1/2] (8.46ns)   --->   "%z_543 = fmul i32 %mul78_23_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2720 'fmul' 'z_543' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2721 [2/2] (8.46ns)   --->   "%mul78_23_s = fmul i32 %A_11_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2721 'fmul' 'mul78_23_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2722 [1/2] (13.1ns)   --->   "%add84_24_6 = fadd i32 %add84_24_5, i32 %z_239" [gemm_no_taffoin2.c:93]   --->   Operation 2722 'fadd' 'add84_24_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2723 [2/2] (13.1ns)   --->   "%add84_24_7 = fadd i32 %add84_24_6, i32 %z_558" [gemm_no_taffoin2.c:93]   --->   Operation 2723 'fadd' 'add84_24_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2724 [1/2] (8.46ns)   --->   "%mul78_24_9 = fmul i32 %A_9_load, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 2724 'fmul' 'mul78_24_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2725 [2/2] (8.46ns)   --->   "%z_559 = fmul i32 %mul78_24_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2725 'fmul' 'z_559' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2726 [1/2] (13.1ns)   --->   "%add84_25_5 = fadd i32 %add84_25_4, i32 %z_573" [gemm_no_taffoin2.c:93]   --->   Operation 2726 'fadd' 'add84_25_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2727 [2/2] (13.1ns)   --->   "%add84_25_6 = fadd i32 %add84_25_5, i32 %z_263" [gemm_no_taffoin2.c:93]   --->   Operation 2727 'fadd' 'add84_25_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2728 [1/2] (8.46ns)   --->   "%z_574 = fmul i32 %mul78_25_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2728 'fmul' 'z_574' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2729 [2/2] (8.46ns)   --->   "%mul78_25_9 = fmul i32 %A_9_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2729 'fmul' 'mul78_25_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2730 [1/2] (13.1ns)   --->   "%add84_26_4 = fadd i32 %add84_26_3, i32 %z_66" [gemm_no_taffoin2.c:93]   --->   Operation 2730 'fadd' 'add84_26_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2731 [2/2] (13.1ns)   --->   "%add84_26_5 = fadd i32 %add84_26_4, i32 %z_589" [gemm_no_taffoin2.c:93]   --->   Operation 2731 'fadd' 'add84_26_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2732 [1/2] (8.46ns)   --->   "%mul78_26_7 = fmul i32 %A_7_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2732 'fmul' 'mul78_26_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2733 [2/2] (8.46ns)   --->   "%z_590 = fmul i32 %mul78_26_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2733 'fmul' 'z_590' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2734 [1/2] (13.1ns)   --->   "%add84_27_3 = fadd i32 %add84_27_2, i32 %z_604" [gemm_no_taffoin2.c:93]   --->   Operation 2734 'fadd' 'add84_27_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2735 [2/2] (13.1ns)   --->   "%add84_27_4 = fadd i32 %add84_27_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 2735 'fadd' 'add84_27_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2736 [1/2] (8.46ns)   --->   "%z_605 = fmul i32 %mul78_27_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2736 'fmul' 'z_605' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2737 [2/2] (8.46ns)   --->   "%mul78_27_7 = fmul i32 %A_7_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2737 'fmul' 'mul78_27_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2738 [1/2] (13.1ns)   --->   "%add84_28_3 = fadd i32 %add84_28_2, i32 %z_620" [gemm_no_taffoin2.c:93]   --->   Operation 2738 'fadd' 'add84_28_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2739 [2/2] (13.1ns)   --->   "%add84_28_4 = fadd i32 %add84_28_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 2739 'fadd' 'add84_28_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2740 [1/2] (8.46ns)   --->   "%mul78_28_5 = fmul i32 %A_5_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 2740 'fmul' 'mul78_28_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2741 [2/2] (8.46ns)   --->   "%z_621 = fmul i32 %mul78_28_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2741 'fmul' 'z_621' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2742 [1/2] (13.1ns)   --->   "%add84_29_2 = fadd i32 %add84_29_1, i32 %z_356" [gemm_no_taffoin2.c:93]   --->   Operation 2742 'fadd' 'add84_29_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2743 [1/2] (8.46ns)   --->   "%z_636 = fmul i32 %mul78_29_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2743 'fmul' 'z_636' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2744 [2/2] (13.1ns)   --->   "%add84_29_3 = fadd i32 %add84_29_2, i32 %z_636" [gemm_no_taffoin2.c:93]   --->   Operation 2744 'fadd' 'add84_29_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2745 [2/2] (8.46ns)   --->   "%mul78_29_5 = fmul i32 %A_5_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2745 'fmul' 'mul78_29_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2746 [1/2] (13.1ns)   --->   "%add84_30_1 = fadd i32 %add, i32 %z_651" [gemm_no_taffoin2.c:93]   --->   Operation 2746 'fadd' 'add84_30_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2747 [2/2] (13.1ns)   --->   "%add84_30_2 = fadd i32 %add84_30_1, i32 %z_380" [gemm_no_taffoin2.c:93]   --->   Operation 2747 'fadd' 'add84_30_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2748 [1/2] (8.46ns)   --->   "%mul78_30_3 = fmul i32 %A_3_load, i32 2.71875" [gemm_no_taffoin2.c:92]   --->   Operation 2748 'fmul' 'mul78_30_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2749 [2/2] (8.46ns)   --->   "%z_652 = fmul i32 %mul78_30_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2749 'fmul' 'z_652' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2750 [1/2] (8.46ns)   --->   "%z_667 = fmul i32 %mul78_31_1, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2750 'fmul' 'z_667' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2751 [2/2] (13.1ns)   --->   "%add84_31_1 = fadd i32 %add, i32 %z_667" [gemm_no_taffoin2.c:93]   --->   Operation 2751 'fadd' 'add84_31_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2752 [2/2] (8.46ns)   --->   "%mul78_31_3 = fmul i32 %A_3_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2752 'fmul' 'mul78_31_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 26.2>
ST_22 : Operation 2753 [1/2] (13.1ns)   --->   "%add84_16 = fadd i32 %add84_15, i32 %z_17" [gemm_no_taffoin2.c:93]   --->   Operation 2753 'fadd' 'add84_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2754 [2/2] (13.1ns)   --->   "%add84_17 = fadd i32 %add84_16, i32 %z_18" [gemm_no_taffoin2.c:93]   --->   Operation 2754 'fadd' 'add84_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2755 [1/2] (13.1ns)   --->   "%add84_1_16 = fadd i32 %add84_1_15, i32 %z_48" [gemm_no_taffoin2.c:93]   --->   Operation 2755 'fadd' 'add84_1_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2756 [2/2] (13.1ns)   --->   "%add84_1_17 = fadd i32 %add84_1_16, i32 %z_49" [gemm_no_taffoin2.c:93]   --->   Operation 2756 'fadd' 'add84_1_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2757 [1/2] (13.1ns)   --->   "%add84_2_16 = fadd i32 %add84_2_15, i32 %z_78" [gemm_no_taffoin2.c:93]   --->   Operation 2757 'fadd' 'add84_2_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2758 [2/2] (13.1ns)   --->   "%add84_2_17 = fadd i32 %add84_2_16, i32 %z_79" [gemm_no_taffoin2.c:93]   --->   Operation 2758 'fadd' 'add84_2_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2759 [1/2] (8.46ns)   --->   "%z_92 = fmul i32 %mul78_2_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2759 'fmul' 'z_92' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2760 [1/2] (8.46ns)   --->   "%mul96_2 = fmul i32 %D_2_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2760 'fmul' 'mul96_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2761 [1/2] (13.1ns)   --->   "%add84_3_16 = fadd i32 %add84_3_15, i32 %z_108" [gemm_no_taffoin2.c:93]   --->   Operation 2761 'fadd' 'add84_3_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2762 [2/2] (13.1ns)   --->   "%add84_3_17 = fadd i32 %add84_3_16, i32 %z_109" [gemm_no_taffoin2.c:93]   --->   Operation 2762 'fadd' 'add84_3_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2763 [1/2] (8.46ns)   --->   "%z_121 = fmul i32 %mul78_3_28, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2763 'fmul' 'z_121' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2764 [2/2] (8.46ns)   --->   "%z_122 = fmul i32 %mul78_3_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2764 'fmul' 'z_122' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2765 [2/2] (8.46ns)   --->   "%mul96_3 = fmul i32 %D_3_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2765 'fmul' 'mul96_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2766 [1/2] (13.1ns)   --->   "%add84_4_16 = fadd i32 %add84_4_15, i32 %z_137" [gemm_no_taffoin2.c:93]   --->   Operation 2766 'fadd' 'add84_4_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2767 [2/2] (13.1ns)   --->   "%add84_4_17 = fadd i32 %add84_4_16, i32 %z_138" [gemm_no_taffoin2.c:93]   --->   Operation 2767 'fadd' 'add84_4_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2768 [1/2] (8.46ns)   --->   "%z_148 = fmul i32 %mul78_4_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2768 'fmul' 'z_148' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2769 [2/2] (8.46ns)   --->   "%z_149 = fmul i32 %mul78_4_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2769 'fmul' 'z_149' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2770 [1/2] (8.46ns)   --->   "%mul78_4_27 = fmul i32 %A_15_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2770 'fmul' 'mul78_4_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2771 [2/2] (8.46ns)   --->   "%z_150 = fmul i32 %mul78_4_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2771 'fmul' 'z_150' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2772 [1/2] (13.1ns)   --->   "%add84_5_16 = fadd i32 %add84_5_15, i32 %z_165" [gemm_no_taffoin2.c:93]   --->   Operation 2772 'fadd' 'add84_5_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2773 [2/2] (13.1ns)   --->   "%add84_5_17 = fadd i32 %add84_5_16, i32 %z_166" [gemm_no_taffoin2.c:93]   --->   Operation 2773 'fadd' 'add84_5_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2774 [1/2] (8.46ns)   --->   "%z_175 = fmul i32 %mul78_5_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2774 'fmul' 'z_175' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2775 [2/2] (8.46ns)   --->   "%z_176 = fmul i32 %mul78_5_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2775 'fmul' 'z_176' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2776 [1/2] (8.46ns)   --->   "%mul78_5_26 = fmul i32 %A_14_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2776 'fmul' 'mul78_5_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2777 [2/2] (8.46ns)   --->   "%z_177 = fmul i32 %mul78_5_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2777 'fmul' 'z_177' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2778 [2/2] (8.46ns)   --->   "%mul78_5_27 = fmul i32 %A_15_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2778 'fmul' 'mul78_5_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2779 [1/2] (13.1ns)   --->   "%add84_6_16 = fadd i32 %add84_6_15, i32 %z_193" [gemm_no_taffoin2.c:93]   --->   Operation 2779 'fadd' 'add84_6_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2780 [2/2] (13.1ns)   --->   "%add84_6_17 = fadd i32 %add84_6_16, i32 %z_194" [gemm_no_taffoin2.c:93]   --->   Operation 2780 'fadd' 'add84_6_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2781 [1/2] (8.46ns)   --->   "%z_202 = fmul i32 %mul78_6_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2781 'fmul' 'z_202' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2782 [2/2] (8.46ns)   --->   "%z_203 = fmul i32 %mul78_6_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2782 'fmul' 'z_203' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2783 [1/2] (8.46ns)   --->   "%mul78_6_25 = fmul i32 %A_13_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2783 'fmul' 'mul78_6_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2784 [2/2] (8.46ns)   --->   "%z_204 = fmul i32 %mul78_6_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2784 'fmul' 'z_204' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2785 [2/2] (8.46ns)   --->   "%mul78_6_26 = fmul i32 %A_14_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2785 'fmul' 'mul78_6_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2786 [1/2] (13.1ns)   --->   "%add84_7_16 = fadd i32 %add84_7_15, i32 %z_221" [gemm_no_taffoin2.c:93]   --->   Operation 2786 'fadd' 'add84_7_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2787 [2/2] (13.1ns)   --->   "%add84_7_17 = fadd i32 %add84_7_16, i32 %z_222" [gemm_no_taffoin2.c:93]   --->   Operation 2787 'fadd' 'add84_7_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2788 [1/2] (8.46ns)   --->   "%z_229 = fmul i32 %mul78_7_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2788 'fmul' 'z_229' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2789 [2/2] (8.46ns)   --->   "%z_230 = fmul i32 %mul78_7_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2789 'fmul' 'z_230' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2790 [1/2] (8.46ns)   --->   "%mul78_7_24 = fmul i32 %A_12_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2790 'fmul' 'mul78_7_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2791 [2/2] (8.46ns)   --->   "%z_231 = fmul i32 %mul78_7_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2791 'fmul' 'z_231' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2792 [2/2] (8.46ns)   --->   "%mul78_7_25 = fmul i32 %A_13_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2792 'fmul' 'mul78_7_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2793 [1/2] (13.1ns)   --->   "%add84_8_16 = fadd i32 %add84_8_15, i32 %z_247" [gemm_no_taffoin2.c:93]   --->   Operation 2793 'fadd' 'add84_8_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2794 [2/2] (13.1ns)   --->   "%add84_8_17 = fadd i32 %add84_8_16, i32 %z_248" [gemm_no_taffoin2.c:93]   --->   Operation 2794 'fadd' 'add84_8_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2795 [1/2] (8.46ns)   --->   "%z_253 = fmul i32 %mul78_8_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2795 'fmul' 'z_253' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2796 [2/2] (8.46ns)   --->   "%z_254 = fmul i32 %mul78_8_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2796 'fmul' 'z_254' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2797 [1/2] (8.46ns)   --->   "%mul78_8_20 = fmul i32 %A_11_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2797 'fmul' 'mul78_8_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2798 [1/2] (13.1ns)   --->   "%add84_9_15 = fadd i32 %add84_9_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2798 'fadd' 'add84_9_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2799 [2/2] (13.1ns)   --->   "%add84_9_16 = fadd i32 %add84_9_15, i32 %z_271" [gemm_no_taffoin2.c:93]   --->   Operation 2799 'fadd' 'add84_9_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2800 [2/2] (8.46ns)   --->   "%z_277 = fmul i32 %mul78_9_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2800 'fmul' 'z_277' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2801 [1/2] (8.46ns)   --->   "%mul78_9_19 = fmul i32 %A_10_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2801 'fmul' 'mul78_9_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2802 [2/2] (8.46ns)   --->   "%mul78_9_20 = fmul i32 %A_11_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2802 'fmul' 'mul78_9_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2803 [1/2] (13.1ns)   --->   "%add84_10_15 = fadd i32 %add84_10_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2803 'fadd' 'add84_10_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2804 [2/2] (13.1ns)   --->   "%add84_10_16 = fadd i32 %add84_10_15, i32 %z_295" [gemm_no_taffoin2.c:93]   --->   Operation 2804 'fadd' 'add84_10_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2805 [1/2] (8.46ns)   --->   "%z_300 = fmul i32 %mul78_10_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2805 'fmul' 'z_300' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2806 [1/2] (8.46ns)   --->   "%mul78_10_18 = fmul i32 %A_9_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2806 'fmul' 'mul78_10_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2807 [2/2] (8.46ns)   --->   "%mul78_10_19 = fmul i32 %A_10_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2807 'fmul' 'mul78_10_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2808 [1/2] (13.1ns)   --->   "%add84_11_15 = fadd i32 %add84_11_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2808 'fadd' 'add84_11_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2809 [2/2] (13.1ns)   --->   "%add84_11_16 = fadd i32 %add84_11_15, i32 %z_319" [gemm_no_taffoin2.c:93]   --->   Operation 2809 'fadd' 'add84_11_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2810 [1/2] (8.46ns)   --->   "%z_323 = fmul i32 %mul78_11_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2810 'fmul' 'z_323' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2811 [2/2] (8.46ns)   --->   "%z_324 = fmul i32 %mul78_11_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2811 'fmul' 'z_324' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2812 [2/2] (8.46ns)   --->   "%mul78_11_18 = fmul i32 %A_9_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2812 'fmul' 'mul78_11_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2813 [1/2] (13.1ns)   --->   "%add84_12_14 = fadd i32 %add84_12_13, i32 %z_342" [gemm_no_taffoin2.c:93]   --->   Operation 2813 'fadd' 'add84_12_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2814 [2/2] (13.1ns)   --->   "%add84_12_15 = fadd i32 %add84_12_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2814 'fadd' 'add84_12_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2815 [1/2] (8.46ns)   --->   "%z_346 = fmul i32 %mul78_12_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2815 'fmul' 'z_346' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2816 [2/2] (8.46ns)   --->   "%z_347 = fmul i32 %mul78_12_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2816 'fmul' 'z_347' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2817 [1/2] (8.46ns)   --->   "%mul78_12_17 = fmul i32 %A_7_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2817 'fmul' 'mul78_12_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2818 [1/2] (13.1ns)   --->   "%add84_13_14 = fadd i32 %add84_13_13, i32 %z_366" [gemm_no_taffoin2.c:93]   --->   Operation 2818 'fadd' 'add84_13_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2819 [2/2] (13.1ns)   --->   "%add84_13_15 = fadd i32 %add84_13_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2819 'fadd' 'add84_13_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2820 [1/2] (8.46ns)   --->   "%mul78_13_15 = fmul i32 %A_5_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 2820 'fmul' 'mul78_13_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2821 [2/2] (8.46ns)   --->   "%z_370 = fmul i32 %mul78_13_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2821 'fmul' 'z_370' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2822 [1/2] (8.46ns)   --->   "%mul78_13_16 = fmul i32 %A_6_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2822 'fmul' 'mul78_13_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2823 [2/2] (8.46ns)   --->   "%mul78_13_17 = fmul i32 %A_7_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2823 'fmul' 'mul78_13_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2824 [1/2] (13.1ns)   --->   "%add84_14_13 = fadd i32 %add84_14_12, i32 %z_389" [gemm_no_taffoin2.c:93]   --->   Operation 2824 'fadd' 'add84_14_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2825 [2/2] (13.1ns)   --->   "%add84_14_14 = fadd i32 %add84_14_13, i32 %z_390" [gemm_no_taffoin2.c:93]   --->   Operation 2825 'fadd' 'add84_14_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2826 [1/2] (8.46ns)   --->   "%z_393 = fmul i32 %mul78_14_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2826 'fmul' 'z_393' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2827 [1/2] (8.46ns)   --->   "%mul78_14_15 = fmul i32 %A_5_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2827 'fmul' 'mul78_14_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2828 [2/2] (8.46ns)   --->   "%mul78_14_16 = fmul i32 %A_6_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2828 'fmul' 'mul78_14_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2829 [1/2] (13.1ns)   --->   "%add84_15_12 = fadd i32 %add84_15_11, i32 %z_412" [gemm_no_taffoin2.c:93]   --->   Operation 2829 'fadd' 'add84_15_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2830 [2/2] (13.1ns)   --->   "%add84_15_13 = fadd i32 %add84_15_12, i32 %z_413" [gemm_no_taffoin2.c:93]   --->   Operation 2830 'fadd' 'add84_15_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2831 [1/2] (8.46ns)   --->   "%z_416 = fmul i32 %mul78_15_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2831 'fmul' 'z_416' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2832 [1/2] (8.46ns)   --->   "%mul78_15_14 = fmul i32 %A_3_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2832 'fmul' 'mul78_15_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2833 [2/2] (8.46ns)   --->   "%z_417 = fmul i32 %mul78_15_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2833 'fmul' 'z_417' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2834 [2/2] (8.46ns)   --->   "%mul78_15_15 = fmul i32 %A_5_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2834 'fmul' 'mul78_15_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2835 [1/2] (13.1ns)   --->   "%add84_16_12 = fadd i32 %add84_16_11, i32 %z_433" [gemm_no_taffoin2.c:93]   --->   Operation 2835 'fadd' 'add84_16_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2836 [2/2] (13.1ns)   --->   "%add84_16_13 = fadd i32 %add84_16_12, i32 %z_14" [gemm_no_taffoin2.c:93]   --->   Operation 2836 'fadd' 'add84_16_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2837 [1/2] (8.46ns)   --->   "%z_435 = fmul i32 %mul78_16_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2837 'fmul' 'z_435' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2838 [1/2] (8.46ns)   --->   "%mul78_16_8 = fmul i32 %A_3_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 2838 'fmul' 'mul78_16_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2839 [1/2] (13.1ns)   --->   "%add84_17_11 = fadd i32 %add84_17_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 2839 'fadd' 'add84_17_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2840 [2/2] (13.1ns)   --->   "%add84_17_12 = fadd i32 %add84_17_11, i32 %z_449" [gemm_no_taffoin2.c:93]   --->   Operation 2840 'fadd' 'add84_17_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2841 [1/2] (8.46ns)   --->   "%mul78_17_6 = fmul i32 %A_1_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2841 'fmul' 'mul78_17_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2842 [2/2] (8.46ns)   --->   "%z_451 = fmul i32 %mul78_17_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2842 'fmul' 'z_451' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2843 [2/2] (8.46ns)   --->   "%mul78_17_8 = fmul i32 %A_3_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2843 'fmul' 'mul78_17_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2844 [1/2] (13.1ns)   --->   "%add84_18_11 = fadd i32 %add84_18_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 2844 'fadd' 'add84_18_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2845 [2/2] (13.1ns)   --->   "%add84_18_12 = fadd i32 %add84_18_11, i32 %z_465" [gemm_no_taffoin2.c:93]   --->   Operation 2845 'fadd' 'add84_18_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2846 [1/2] (8.46ns)   --->   "%z_466 = fmul i32 %mul78_18_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2846 'fmul' 'z_466' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2847 [1/2] (8.46ns)   --->   "%mul78_18_6 = fmul i32 %A_1_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 2847 'fmul' 'mul78_18_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2848 [1/2] (13.1ns)   --->   "%add84_19_10 = fadd i32 %add84_19_s, i32 %z_480" [gemm_no_taffoin2.c:93]   --->   Operation 2848 'fadd' 'add84_19_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2849 [2/2] (13.1ns)   --->   "%add84_19_11 = fadd i32 %add84_19_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 2849 'fadd' 'add84_19_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2850 [1/2] (8.46ns)   --->   "%mul78_19_4 = fmul i32 %A_15_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2850 'fmul' 'mul78_19_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2851 [2/2] (8.46ns)   --->   "%z_482 = fmul i32 %mul78_19_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2851 'fmul' 'z_482' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2852 [2/2] (8.46ns)   --->   "%mul78_19_6 = fmul i32 %A_1_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 2852 'fmul' 'mul78_19_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2853 [1/2] (13.1ns)   --->   "%add84_20_s = fadd i32 %add84_20_9, i32 %z_131" [gemm_no_taffoin2.c:93]   --->   Operation 2853 'fadd' 'add84_20_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2854 [2/2] (13.1ns)   --->   "%add84_20_10 = fadd i32 %add84_20_s, i32 %z_496" [gemm_no_taffoin2.c:93]   --->   Operation 2854 'fadd' 'add84_20_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2855 [1/2] (8.46ns)   --->   "%z_497 = fmul i32 %mul78_20_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2855 'fmul' 'z_497' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2856 [1/2] (8.46ns)   --->   "%mul78_20_4 = fmul i32 %A_15_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2856 'fmul' 'mul78_20_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2857 [1/2] (13.1ns)   --->   "%add84_21_9 = fadd i32 %add84_21_8, i32 %z_511" [gemm_no_taffoin2.c:93]   --->   Operation 2857 'fadd' 'add84_21_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2858 [2/2] (13.1ns)   --->   "%add84_21_s = fadd i32 %add84_21_9, i32 %z_159" [gemm_no_taffoin2.c:93]   --->   Operation 2858 'fadd' 'add84_21_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2859 [1/2] (8.46ns)   --->   "%mul78_21_2 = fmul i32 %A_13_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2859 'fmul' 'mul78_21_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2860 [2/2] (8.46ns)   --->   "%z_513 = fmul i32 %mul78_21_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2860 'fmul' 'z_513' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2861 [2/2] (8.46ns)   --->   "%mul78_21_4 = fmul i32 %A_15_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2861 'fmul' 'mul78_21_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2862 [1/2] (13.1ns)   --->   "%add84_22_9 = fadd i32 %add84_22_8, i32 %z_527" [gemm_no_taffoin2.c:93]   --->   Operation 2862 'fadd' 'add84_22_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2863 [2/2] (13.1ns)   --->   "%add84_22_s = fadd i32 %add84_22_9, i32 %z_187" [gemm_no_taffoin2.c:93]   --->   Operation 2863 'fadd' 'add84_22_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2864 [1/2] (8.46ns)   --->   "%z_528 = fmul i32 %mul78_22_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2864 'fmul' 'z_528' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2865 [1/2] (8.46ns)   --->   "%mul78_22_2 = fmul i32 %A_13_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2865 'fmul' 'mul78_22_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2866 [1/2] (13.1ns)   --->   "%add84_23_8 = fadd i32 %add84_23_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 2866 'fadd' 'add84_23_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2867 [2/2] (13.1ns)   --->   "%add84_23_9 = fadd i32 %add84_23_8, i32 %z_543" [gemm_no_taffoin2.c:93]   --->   Operation 2867 'fadd' 'add84_23_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2868 [1/2] (8.46ns)   --->   "%mul78_23_s = fmul i32 %A_11_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2868 'fmul' 'mul78_23_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2869 [2/2] (8.46ns)   --->   "%z_544 = fmul i32 %mul78_23_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2869 'fmul' 'z_544' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2870 [2/2] (8.46ns)   --->   "%mul78_23_2 = fmul i32 %A_13_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2870 'fmul' 'mul78_23_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2871 [1/2] (13.1ns)   --->   "%add84_24_7 = fadd i32 %add84_24_6, i32 %z_558" [gemm_no_taffoin2.c:93]   --->   Operation 2871 'fadd' 'add84_24_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2872 [2/2] (13.1ns)   --->   "%add84_24_8 = fadd i32 %add84_24_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 2872 'fadd' 'add84_24_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2873 [1/2] (8.46ns)   --->   "%z_559 = fmul i32 %mul78_24_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2873 'fmul' 'z_559' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2874 [2/2] (8.46ns)   --->   "%mul78_24_s = fmul i32 %A_11_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2874 'fmul' 'mul78_24_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2875 [1/2] (13.1ns)   --->   "%add84_25_6 = fadd i32 %add84_25_5, i32 %z_263" [gemm_no_taffoin2.c:93]   --->   Operation 2875 'fadd' 'add84_25_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2876 [2/2] (13.1ns)   --->   "%add84_25_7 = fadd i32 %add84_25_6, i32 %z_574" [gemm_no_taffoin2.c:93]   --->   Operation 2876 'fadd' 'add84_25_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2877 [1/2] (8.46ns)   --->   "%mul78_25_9 = fmul i32 %A_9_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2877 'fmul' 'mul78_25_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2878 [2/2] (8.46ns)   --->   "%z_575 = fmul i32 %mul78_25_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2878 'fmul' 'z_575' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2879 [2/2] (8.46ns)   --->   "%mul78_25_s = fmul i32 %A_11_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2879 'fmul' 'mul78_25_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2880 [1/2] (13.1ns)   --->   "%add84_26_5 = fadd i32 %add84_26_4, i32 %z_589" [gemm_no_taffoin2.c:93]   --->   Operation 2880 'fadd' 'add84_26_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2881 [2/2] (13.1ns)   --->   "%add84_26_6 = fadd i32 %add84_26_5, i32 %z_287" [gemm_no_taffoin2.c:93]   --->   Operation 2881 'fadd' 'add84_26_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2882 [1/2] (8.46ns)   --->   "%z_590 = fmul i32 %mul78_26_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2882 'fmul' 'z_590' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2883 [2/2] (8.46ns)   --->   "%mul78_26_9 = fmul i32 %A_9_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 2883 'fmul' 'mul78_26_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2884 [1/2] (13.1ns)   --->   "%add84_27_4 = fadd i32 %add84_27_3, i32 %z_96" [gemm_no_taffoin2.c:93]   --->   Operation 2884 'fadd' 'add84_27_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2885 [2/2] (13.1ns)   --->   "%add84_27_5 = fadd i32 %add84_27_4, i32 %z_605" [gemm_no_taffoin2.c:93]   --->   Operation 2885 'fadd' 'add84_27_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2886 [1/2] (8.46ns)   --->   "%mul78_27_7 = fmul i32 %A_7_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 2886 'fmul' 'mul78_27_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2887 [2/2] (8.46ns)   --->   "%z_606 = fmul i32 %mul78_27_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2887 'fmul' 'z_606' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2888 [2/2] (8.46ns)   --->   "%mul78_27_9 = fmul i32 %A_9_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 2888 'fmul' 'mul78_27_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2889 [1/2] (13.1ns)   --->   "%add84_28_4 = fadd i32 %add84_28_3, i32 %z_126" [gemm_no_taffoin2.c:93]   --->   Operation 2889 'fadd' 'add84_28_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2890 [1/2] (8.46ns)   --->   "%z_621 = fmul i32 %mul78_28_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2890 'fmul' 'z_621' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2891 [2/2] (13.1ns)   --->   "%add84_28_5 = fadd i32 %add84_28_4, i32 %z_621" [gemm_no_taffoin2.c:93]   --->   Operation 2891 'fadd' 'add84_28_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2892 [2/2] (8.46ns)   --->   "%mul78_28_7 = fmul i32 %A_7_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 2892 'fmul' 'mul78_28_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2893 [1/2] (13.1ns)   --->   "%add84_29_3 = fadd i32 %add84_29_2, i32 %z_636" [gemm_no_taffoin2.c:93]   --->   Operation 2893 'fadd' 'add84_29_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2894 [2/2] (13.1ns)   --->   "%add84_29_4 = fadd i32 %add84_29_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 2894 'fadd' 'add84_29_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2895 [1/2] (8.46ns)   --->   "%mul78_29_5 = fmul i32 %A_5_load, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2895 'fmul' 'mul78_29_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2896 [2/2] (8.46ns)   --->   "%z_637 = fmul i32 %mul78_29_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2896 'fmul' 'z_637' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2897 [2/2] (8.46ns)   --->   "%mul78_29_7 = fmul i32 %A_7_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2897 'fmul' 'mul78_29_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2898 [1/2] (13.1ns)   --->   "%add84_30_2 = fadd i32 %add84_30_1, i32 %z_380" [gemm_no_taffoin2.c:93]   --->   Operation 2898 'fadd' 'add84_30_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2899 [1/2] (8.46ns)   --->   "%z_652 = fmul i32 %mul78_30_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2899 'fmul' 'z_652' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2900 [2/2] (13.1ns)   --->   "%add84_30_3 = fadd i32 %add84_30_2, i32 %z_652" [gemm_no_taffoin2.c:93]   --->   Operation 2900 'fadd' 'add84_30_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2901 [2/2] (8.46ns)   --->   "%mul78_30_5 = fmul i32 %A_5_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 2901 'fmul' 'mul78_30_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2902 [1/2] (13.1ns)   --->   "%add84_31_1 = fadd i32 %add, i32 %z_667" [gemm_no_taffoin2.c:93]   --->   Operation 2902 'fadd' 'add84_31_1' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2903 [2/2] (13.1ns)   --->   "%add84_31_2 = fadd i32 %add84_31_1, i32 %z_404" [gemm_no_taffoin2.c:93]   --->   Operation 2903 'fadd' 'add84_31_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2904 [1/2] (8.46ns)   --->   "%mul78_31_3 = fmul i32 %A_3_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2904 'fmul' 'mul78_31_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2905 [2/2] (8.46ns)   --->   "%z_668 = fmul i32 %mul78_31_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2905 'fmul' 'z_668' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2906 [2/2] (8.46ns)   --->   "%mul78_31_5 = fmul i32 %A_5_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2906 'fmul' 'mul78_31_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 26.2>
ST_23 : Operation 2907 [1/2] (13.1ns)   --->   "%add84_17 = fadd i32 %add84_16, i32 %z_18" [gemm_no_taffoin2.c:93]   --->   Operation 2907 'fadd' 'add84_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2908 [2/2] (13.1ns)   --->   "%add84_18 = fadd i32 %add84_17, i32 %z_19" [gemm_no_taffoin2.c:93]   --->   Operation 2908 'fadd' 'add84_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2909 [1/2] (13.1ns)   --->   "%add84_1_17 = fadd i32 %add84_1_16, i32 %z_49" [gemm_no_taffoin2.c:93]   --->   Operation 2909 'fadd' 'add84_1_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2910 [2/2] (13.1ns)   --->   "%add84_1_18 = fadd i32 %add84_1_17, i32 %z_50" [gemm_no_taffoin2.c:93]   --->   Operation 2910 'fadd' 'add84_1_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2911 [1/2] (13.1ns)   --->   "%add84_2_17 = fadd i32 %add84_2_16, i32 %z_79" [gemm_no_taffoin2.c:93]   --->   Operation 2911 'fadd' 'add84_2_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2912 [2/2] (13.1ns)   --->   "%add84_2_18 = fadd i32 %add84_2_17, i32 %z_80" [gemm_no_taffoin2.c:93]   --->   Operation 2912 'fadd' 'add84_2_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2913 [1/2] (13.1ns)   --->   "%add84_3_17 = fadd i32 %add84_3_16, i32 %z_109" [gemm_no_taffoin2.c:93]   --->   Operation 2913 'fadd' 'add84_3_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2914 [2/2] (13.1ns)   --->   "%add84_3_18 = fadd i32 %add84_3_17, i32 %z_110" [gemm_no_taffoin2.c:93]   --->   Operation 2914 'fadd' 'add84_3_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2915 [1/2] (8.46ns)   --->   "%z_122 = fmul i32 %mul78_3_29, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2915 'fmul' 'z_122' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2916 [1/2] (8.46ns)   --->   "%mul96_3 = fmul i32 %D_3_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2916 'fmul' 'mul96_3' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2917 [1/2] (13.1ns)   --->   "%add84_4_17 = fadd i32 %add84_4_16, i32 %z_138" [gemm_no_taffoin2.c:93]   --->   Operation 2917 'fadd' 'add84_4_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2918 [2/2] (13.1ns)   --->   "%add84_4_18 = fadd i32 %add84_4_17, i32 %z_139" [gemm_no_taffoin2.c:93]   --->   Operation 2918 'fadd' 'add84_4_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2919 [1/2] (8.46ns)   --->   "%z_149 = fmul i32 %mul78_4_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2919 'fmul' 'z_149' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2920 [1/2] (8.46ns)   --->   "%z_150 = fmul i32 %mul78_4_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2920 'fmul' 'z_150' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2921 [2/2] (8.46ns)   --->   "%mul96_4 = fmul i32 %D_4_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 2921 'fmul' 'mul96_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2922 [1/2] (13.1ns)   --->   "%add84_5_17 = fadd i32 %add84_5_16, i32 %z_166" [gemm_no_taffoin2.c:93]   --->   Operation 2922 'fadd' 'add84_5_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2923 [2/2] (13.1ns)   --->   "%add84_5_18 = fadd i32 %add84_5_17, i32 %z_167" [gemm_no_taffoin2.c:93]   --->   Operation 2923 'fadd' 'add84_5_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2924 [1/2] (8.46ns)   --->   "%z_176 = fmul i32 %mul78_5_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2924 'fmul' 'z_176' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2925 [1/2] (8.46ns)   --->   "%z_177 = fmul i32 %mul78_5_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2925 'fmul' 'z_177' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2926 [1/2] (8.46ns)   --->   "%mul78_5_27 = fmul i32 %A_15_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 2926 'fmul' 'mul78_5_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2927 [2/2] (8.46ns)   --->   "%z_178 = fmul i32 %mul78_5_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2927 'fmul' 'z_178' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2928 [1/2] (13.1ns)   --->   "%add84_6_17 = fadd i32 %add84_6_16, i32 %z_194" [gemm_no_taffoin2.c:93]   --->   Operation 2928 'fadd' 'add84_6_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2929 [2/2] (13.1ns)   --->   "%add84_6_18 = fadd i32 %add84_6_17, i32 %z_195" [gemm_no_taffoin2.c:93]   --->   Operation 2929 'fadd' 'add84_6_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2930 [1/2] (8.46ns)   --->   "%z_203 = fmul i32 %mul78_6_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2930 'fmul' 'z_203' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2931 [1/2] (8.46ns)   --->   "%z_204 = fmul i32 %mul78_6_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2931 'fmul' 'z_204' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2932 [1/2] (8.46ns)   --->   "%mul78_6_26 = fmul i32 %A_14_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 2932 'fmul' 'mul78_6_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2933 [2/2] (8.46ns)   --->   "%z_205 = fmul i32 %mul78_6_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2933 'fmul' 'z_205' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2934 [2/2] (8.46ns)   --->   "%mul78_6_27 = fmul i32 %A_15_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 2934 'fmul' 'mul78_6_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2935 [1/2] (13.1ns)   --->   "%add84_7_17 = fadd i32 %add84_7_16, i32 %z_222" [gemm_no_taffoin2.c:93]   --->   Operation 2935 'fadd' 'add84_7_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2936 [2/2] (13.1ns)   --->   "%add84_7_18 = fadd i32 %add84_7_17, i32 %z_223" [gemm_no_taffoin2.c:93]   --->   Operation 2936 'fadd' 'add84_7_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2937 [1/2] (8.46ns)   --->   "%z_230 = fmul i32 %mul78_7_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2937 'fmul' 'z_230' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2938 [1/2] (8.46ns)   --->   "%z_231 = fmul i32 %mul78_7_24, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2938 'fmul' 'z_231' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2939 [1/2] (8.46ns)   --->   "%mul78_7_25 = fmul i32 %A_13_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 2939 'fmul' 'mul78_7_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2940 [2/2] (8.46ns)   --->   "%z_232 = fmul i32 %mul78_7_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2940 'fmul' 'z_232' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2941 [2/2] (8.46ns)   --->   "%mul78_7_26 = fmul i32 %A_14_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2941 'fmul' 'mul78_7_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2942 [1/2] (13.1ns)   --->   "%add84_8_17 = fadd i32 %add84_8_16, i32 %z_248" [gemm_no_taffoin2.c:93]   --->   Operation 2942 'fadd' 'add84_8_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2943 [2/2] (13.1ns)   --->   "%add84_8_18 = fadd i32 %add84_8_17, i32 %z_249" [gemm_no_taffoin2.c:93]   --->   Operation 2943 'fadd' 'add84_8_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2944 [1/2] (8.46ns)   --->   "%z_254 = fmul i32 %mul78_8_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2944 'fmul' 'z_254' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2945 [2/2] (8.46ns)   --->   "%z_255 = fmul i32 %mul78_8_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2945 'fmul' 'z_255' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2946 [2/2] (8.46ns)   --->   "%mul78_8_21 = fmul i32 %A_13_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 2946 'fmul' 'mul78_8_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2947 [1/2] (13.1ns)   --->   "%add84_9_16 = fadd i32 %add84_9_15, i32 %z_271" [gemm_no_taffoin2.c:93]   --->   Operation 2947 'fadd' 'add84_9_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2948 [2/2] (13.1ns)   --->   "%add84_9_17 = fadd i32 %add84_9_16, i32 %z_272" [gemm_no_taffoin2.c:93]   --->   Operation 2948 'fadd' 'add84_9_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2949 [1/2] (8.46ns)   --->   "%z_277 = fmul i32 %mul78_9_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2949 'fmul' 'z_277' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2950 [2/2] (8.46ns)   --->   "%z_278 = fmul i32 %mul78_9_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2950 'fmul' 'z_278' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2951 [1/2] (8.46ns)   --->   "%mul78_9_20 = fmul i32 %A_11_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 2951 'fmul' 'mul78_9_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2952 [2/2] (8.46ns)   --->   "%z_279 = fmul i32 %mul78_9_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2952 'fmul' 'z_279' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2953 [1/2] (13.1ns)   --->   "%add84_10_16 = fadd i32 %add84_10_15, i32 %z_295" [gemm_no_taffoin2.c:93]   --->   Operation 2953 'fadd' 'add84_10_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2954 [2/2] (13.1ns)   --->   "%add84_10_17 = fadd i32 %add84_10_16, i32 %z_296" [gemm_no_taffoin2.c:93]   --->   Operation 2954 'fadd' 'add84_10_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2955 [2/2] (8.46ns)   --->   "%z_301 = fmul i32 %mul78_10_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2955 'fmul' 'z_301' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2956 [1/2] (8.46ns)   --->   "%mul78_10_19 = fmul i32 %A_10_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 2956 'fmul' 'mul78_10_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2957 [2/2] (8.46ns)   --->   "%z_302 = fmul i32 %mul78_10_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2957 'fmul' 'z_302' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2958 [2/2] (8.46ns)   --->   "%mul78_10_20 = fmul i32 %A_11_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 2958 'fmul' 'mul78_10_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2959 [1/2] (13.1ns)   --->   "%add84_11_16 = fadd i32 %add84_11_15, i32 %z_319" [gemm_no_taffoin2.c:93]   --->   Operation 2959 'fadd' 'add84_11_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2960 [2/2] (13.1ns)   --->   "%add84_11_17 = fadd i32 %add84_11_16, i32 %z_320" [gemm_no_taffoin2.c:93]   --->   Operation 2960 'fadd' 'add84_11_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2961 [1/2] (8.46ns)   --->   "%z_324 = fmul i32 %mul78_11_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2961 'fmul' 'z_324' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2962 [1/2] (8.46ns)   --->   "%mul78_11_18 = fmul i32 %A_9_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 2962 'fmul' 'mul78_11_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2963 [2/2] (8.46ns)   --->   "%z_325 = fmul i32 %mul78_11_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2963 'fmul' 'z_325' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2964 [2/2] (8.46ns)   --->   "%mul78_11_19 = fmul i32 %A_10_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 2964 'fmul' 'mul78_11_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2965 [1/2] (13.1ns)   --->   "%add84_12_15 = fadd i32 %add84_12_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2965 'fadd' 'add84_12_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2966 [2/2] (13.1ns)   --->   "%add84_12_16 = fadd i32 %add84_12_15, i32 %z_343" [gemm_no_taffoin2.c:93]   --->   Operation 2966 'fadd' 'add84_12_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2967 [1/2] (8.46ns)   --->   "%z_347 = fmul i32 %mul78_12_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2967 'fmul' 'z_347' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2968 [2/2] (8.46ns)   --->   "%z_348 = fmul i32 %mul78_12_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2968 'fmul' 'z_348' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2969 [2/2] (8.46ns)   --->   "%mul78_12_18 = fmul i32 %A_9_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 2969 'fmul' 'mul78_12_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2970 [1/2] (13.1ns)   --->   "%add84_13_15 = fadd i32 %add84_13_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 2970 'fadd' 'add84_13_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2971 [2/2] (13.1ns)   --->   "%add84_13_16 = fadd i32 %add84_13_15, i32 %z_367" [gemm_no_taffoin2.c:93]   --->   Operation 2971 'fadd' 'add84_13_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2972 [1/2] (8.46ns)   --->   "%z_370 = fmul i32 %mul78_13_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2972 'fmul' 'z_370' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2973 [2/2] (8.46ns)   --->   "%z_371 = fmul i32 %mul78_13_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2973 'fmul' 'z_371' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2974 [1/2] (8.46ns)   --->   "%mul78_13_17 = fmul i32 %A_7_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 2974 'fmul' 'mul78_13_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2975 [2/2] (8.46ns)   --->   "%z_372 = fmul i32 %mul78_13_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2975 'fmul' 'z_372' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2976 [1/2] (13.1ns)   --->   "%add84_14_14 = fadd i32 %add84_14_13, i32 %z_390" [gemm_no_taffoin2.c:93]   --->   Operation 2976 'fadd' 'add84_14_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2977 [2/2] (13.1ns)   --->   "%add84_14_15 = fadd i32 %add84_14_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 2977 'fadd' 'add84_14_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2978 [2/2] (8.46ns)   --->   "%z_394 = fmul i32 %mul78_14_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2978 'fmul' 'z_394' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2979 [1/2] (8.46ns)   --->   "%mul78_14_16 = fmul i32 %A_6_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 2979 'fmul' 'mul78_14_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2980 [2/2] (8.46ns)   --->   "%z_395 = fmul i32 %mul78_14_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2980 'fmul' 'z_395' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2981 [2/2] (8.46ns)   --->   "%mul78_14_17 = fmul i32 %A_7_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 2981 'fmul' 'mul78_14_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2982 [1/2] (13.1ns)   --->   "%add84_15_13 = fadd i32 %add84_15_12, i32 %z_413" [gemm_no_taffoin2.c:93]   --->   Operation 2982 'fadd' 'add84_15_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2983 [2/2] (13.1ns)   --->   "%add84_15_14 = fadd i32 %add84_15_13, i32 %z_414" [gemm_no_taffoin2.c:93]   --->   Operation 2983 'fadd' 'add84_15_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2984 [1/2] (8.46ns)   --->   "%z_417 = fmul i32 %mul78_15_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2984 'fmul' 'z_417' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2985 [1/2] (8.46ns)   --->   "%mul78_15_15 = fmul i32 %A_5_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 2985 'fmul' 'mul78_15_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2986 [2/2] (8.46ns)   --->   "%z_418 = fmul i32 %mul78_15_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2986 'fmul' 'z_418' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2987 [2/2] (8.46ns)   --->   "%mul78_15_16 = fmul i32 %A_6_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 2987 'fmul' 'mul78_15_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2988 [1/2] (13.1ns)   --->   "%add84_16_13 = fadd i32 %add84_16_12, i32 %z_14" [gemm_no_taffoin2.c:93]   --->   Operation 2988 'fadd' 'add84_16_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2989 [2/2] (13.1ns)   --->   "%add84_16_14 = fadd i32 %add84_16_13, i32 %z_434" [gemm_no_taffoin2.c:93]   --->   Operation 2989 'fadd' 'add84_16_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2990 [2/2] (8.46ns)   --->   "%z_436 = fmul i32 %mul78_16_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2990 'fmul' 'z_436' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2991 [2/2] (8.46ns)   --->   "%mul78_16_10 = fmul i32 %A_5_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 2991 'fmul' 'mul78_16_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2992 [1/2] (13.1ns)   --->   "%add84_17_12 = fadd i32 %add84_17_11, i32 %z_449" [gemm_no_taffoin2.c:93]   --->   Operation 2992 'fadd' 'add84_17_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2993 [2/2] (13.1ns)   --->   "%add84_17_13 = fadd i32 %add84_17_12, i32 %z_45" [gemm_no_taffoin2.c:93]   --->   Operation 2993 'fadd' 'add84_17_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2994 [1/2] (8.46ns)   --->   "%z_451 = fmul i32 %mul78_17_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2994 'fmul' 'z_451' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2995 [1/2] (8.46ns)   --->   "%mul78_17_8 = fmul i32 %A_3_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 2995 'fmul' 'mul78_17_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2996 [2/2] (8.46ns)   --->   "%z_452 = fmul i32 %mul78_17_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2996 'fmul' 'z_452' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2997 [1/2] (13.1ns)   --->   "%add84_18_12 = fadd i32 %add84_18_11, i32 %z_465" [gemm_no_taffoin2.c:93]   --->   Operation 2997 'fadd' 'add84_18_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2998 [2/2] (13.1ns)   --->   "%add84_18_13 = fadd i32 %add84_18_12, i32 %z_76" [gemm_no_taffoin2.c:93]   --->   Operation 2998 'fadd' 'add84_18_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2999 [2/2] (8.46ns)   --->   "%z_467 = fmul i32 %mul78_18_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 2999 'fmul' 'z_467' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3000 [2/2] (8.46ns)   --->   "%mul78_18_8 = fmul i32 %A_3_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3000 'fmul' 'mul78_18_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3001 [1/2] (13.1ns)   --->   "%add84_19_11 = fadd i32 %add84_19_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 3001 'fadd' 'add84_19_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3002 [2/2] (13.1ns)   --->   "%add84_19_12 = fadd i32 %add84_19_11, i32 %z_481" [gemm_no_taffoin2.c:93]   --->   Operation 3002 'fadd' 'add84_19_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3003 [1/2] (8.46ns)   --->   "%z_482 = fmul i32 %mul78_19_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3003 'fmul' 'z_482' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3004 [1/2] (8.46ns)   --->   "%mul78_19_6 = fmul i32 %A_1_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3004 'fmul' 'mul78_19_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3005 [2/2] (8.46ns)   --->   "%z_483 = fmul i32 %mul78_19_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3005 'fmul' 'z_483' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3006 [1/2] (13.1ns)   --->   "%add84_20_10 = fadd i32 %add84_20_s, i32 %z_496" [gemm_no_taffoin2.c:93]   --->   Operation 3006 'fadd' 'add84_20_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3007 [2/2] (13.1ns)   --->   "%add84_20_11 = fadd i32 %add84_20_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 3007 'fadd' 'add84_20_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3008 [2/2] (8.46ns)   --->   "%z_498 = fmul i32 %mul78_20_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3008 'fmul' 'z_498' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3009 [2/2] (8.46ns)   --->   "%mul78_20_6 = fmul i32 %A_1_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3009 'fmul' 'mul78_20_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3010 [1/2] (13.1ns)   --->   "%add84_21_s = fadd i32 %add84_21_9, i32 %z_159" [gemm_no_taffoin2.c:93]   --->   Operation 3010 'fadd' 'add84_21_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3011 [2/2] (13.1ns)   --->   "%add84_21_10 = fadd i32 %add84_21_s, i32 %z_512" [gemm_no_taffoin2.c:93]   --->   Operation 3011 'fadd' 'add84_21_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3012 [1/2] (8.46ns)   --->   "%z_513 = fmul i32 %mul78_21_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3012 'fmul' 'z_513' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3013 [1/2] (8.46ns)   --->   "%mul78_21_4 = fmul i32 %A_15_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3013 'fmul' 'mul78_21_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3014 [2/2] (8.46ns)   --->   "%z_514 = fmul i32 %mul78_21_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3014 'fmul' 'z_514' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3015 [1/2] (13.1ns)   --->   "%add84_22_s = fadd i32 %add84_22_9, i32 %z_187" [gemm_no_taffoin2.c:93]   --->   Operation 3015 'fadd' 'add84_22_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3016 [2/2] (13.1ns)   --->   "%add84_22_10 = fadd i32 %add84_22_s, i32 %z_528" [gemm_no_taffoin2.c:93]   --->   Operation 3016 'fadd' 'add84_22_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3017 [2/2] (8.46ns)   --->   "%z_529 = fmul i32 %mul78_22_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3017 'fmul' 'z_529' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3018 [2/2] (8.46ns)   --->   "%mul78_22_4 = fmul i32 %A_15_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3018 'fmul' 'mul78_22_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3019 [1/2] (13.1ns)   --->   "%add84_23_9 = fadd i32 %add84_23_8, i32 %z_543" [gemm_no_taffoin2.c:93]   --->   Operation 3019 'fadd' 'add84_23_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3020 [2/2] (13.1ns)   --->   "%add84_23_s = fadd i32 %add84_23_9, i32 %z_215" [gemm_no_taffoin2.c:93]   --->   Operation 3020 'fadd' 'add84_23_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3021 [1/2] (8.46ns)   --->   "%z_544 = fmul i32 %mul78_23_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3021 'fmul' 'z_544' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3022 [1/2] (8.46ns)   --->   "%mul78_23_2 = fmul i32 %A_13_load, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3022 'fmul' 'mul78_23_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3023 [2/2] (8.46ns)   --->   "%z_545 = fmul i32 %mul78_23_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3023 'fmul' 'z_545' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3024 [1/2] (13.1ns)   --->   "%add84_24_8 = fadd i32 %add84_24_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 3024 'fadd' 'add84_24_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3025 [2/2] (13.1ns)   --->   "%add84_24_9 = fadd i32 %add84_24_8, i32 %z_559" [gemm_no_taffoin2.c:93]   --->   Operation 3025 'fadd' 'add84_24_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3026 [1/2] (8.46ns)   --->   "%mul78_24_s = fmul i32 %A_11_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3026 'fmul' 'mul78_24_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3027 [2/2] (8.46ns)   --->   "%z_560 = fmul i32 %mul78_24_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3027 'fmul' 'z_560' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3028 [2/2] (8.46ns)   --->   "%mul78_24_2 = fmul i32 %A_13_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3028 'fmul' 'mul78_24_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3029 [1/2] (13.1ns)   --->   "%add84_25_7 = fadd i32 %add84_25_6, i32 %z_574" [gemm_no_taffoin2.c:93]   --->   Operation 3029 'fadd' 'add84_25_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3030 [2/2] (13.1ns)   --->   "%add84_25_8 = fadd i32 %add84_25_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 3030 'fadd' 'add84_25_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3031 [1/2] (8.46ns)   --->   "%z_575 = fmul i32 %mul78_25_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3031 'fmul' 'z_575' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3032 [1/2] (8.46ns)   --->   "%mul78_25_s = fmul i32 %A_11_load, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3032 'fmul' 'mul78_25_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3033 [2/2] (8.46ns)   --->   "%z_576 = fmul i32 %mul78_25_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3033 'fmul' 'z_576' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3034 [1/2] (13.1ns)   --->   "%add84_26_6 = fadd i32 %add84_26_5, i32 %z_287" [gemm_no_taffoin2.c:93]   --->   Operation 3034 'fadd' 'add84_26_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3035 [2/2] (13.1ns)   --->   "%add84_26_7 = fadd i32 %add84_26_6, i32 %z_590" [gemm_no_taffoin2.c:93]   --->   Operation 3035 'fadd' 'add84_26_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3036 [1/2] (8.46ns)   --->   "%mul78_26_9 = fmul i32 %A_9_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3036 'fmul' 'mul78_26_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3037 [2/2] (8.46ns)   --->   "%z_591 = fmul i32 %mul78_26_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3037 'fmul' 'z_591' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3038 [2/2] (8.46ns)   --->   "%mul78_26_s = fmul i32 %A_11_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3038 'fmul' 'mul78_26_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3039 [1/2] (13.1ns)   --->   "%add84_27_5 = fadd i32 %add84_27_4, i32 %z_605" [gemm_no_taffoin2.c:93]   --->   Operation 3039 'fadd' 'add84_27_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3040 [2/2] (13.1ns)   --->   "%add84_27_6 = fadd i32 %add84_27_5, i32 %z_311" [gemm_no_taffoin2.c:93]   --->   Operation 3040 'fadd' 'add84_27_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3041 [1/2] (8.46ns)   --->   "%z_606 = fmul i32 %mul78_27_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3041 'fmul' 'z_606' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3042 [1/2] (8.46ns)   --->   "%mul78_27_9 = fmul i32 %A_9_load, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3042 'fmul' 'mul78_27_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3043 [1/2] (13.1ns)   --->   "%add84_28_5 = fadd i32 %add84_28_4, i32 %z_621" [gemm_no_taffoin2.c:93]   --->   Operation 3043 'fadd' 'add84_28_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3044 [2/2] (13.1ns)   --->   "%add84_28_6 = fadd i32 %add84_28_5, i32 %z_335" [gemm_no_taffoin2.c:93]   --->   Operation 3044 'fadd' 'add84_28_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3045 [1/2] (8.46ns)   --->   "%mul78_28_7 = fmul i32 %A_7_load, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 3045 'fmul' 'mul78_28_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3046 [2/2] (8.46ns)   --->   "%z_622 = fmul i32 %mul78_28_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3046 'fmul' 'z_622' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3047 [2/2] (8.46ns)   --->   "%mul78_28_9 = fmul i32 %A_9_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3047 'fmul' 'mul78_28_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3048 [1/2] (13.1ns)   --->   "%add84_29_4 = fadd i32 %add84_29_3, i32 %z_154" [gemm_no_taffoin2.c:93]   --->   Operation 3048 'fadd' 'add84_29_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3049 [1/2] (8.46ns)   --->   "%z_637 = fmul i32 %mul78_29_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3049 'fmul' 'z_637' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3050 [2/2] (13.1ns)   --->   "%add84_29_5 = fadd i32 %add84_29_4, i32 %z_637" [gemm_no_taffoin2.c:93]   --->   Operation 3050 'fadd' 'add84_29_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3051 [1/2] (8.46ns)   --->   "%mul78_29_7 = fmul i32 %A_7_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3051 'fmul' 'mul78_29_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3052 [1/2] (13.1ns)   --->   "%add84_30_3 = fadd i32 %add84_30_2, i32 %z_652" [gemm_no_taffoin2.c:93]   --->   Operation 3052 'fadd' 'add84_30_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3053 [2/2] (13.1ns)   --->   "%add84_30_4 = fadd i32 %add84_30_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 3053 'fadd' 'add84_30_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3054 [1/2] (8.46ns)   --->   "%mul78_30_5 = fmul i32 %A_5_load, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 3054 'fmul' 'mul78_30_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3055 [2/2] (8.46ns)   --->   "%z_653 = fmul i32 %mul78_30_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3055 'fmul' 'z_653' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3056 [2/2] (8.46ns)   --->   "%mul78_30_7 = fmul i32 %A_7_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3056 'fmul' 'mul78_30_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3057 [1/2] (13.1ns)   --->   "%add84_31_2 = fadd i32 %add84_31_1, i32 %z_404" [gemm_no_taffoin2.c:93]   --->   Operation 3057 'fadd' 'add84_31_2' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3058 [1/2] (8.46ns)   --->   "%z_668 = fmul i32 %mul78_31_3, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3058 'fmul' 'z_668' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3059 [2/2] (13.1ns)   --->   "%add84_31_3 = fadd i32 %add84_31_2, i32 %z_668" [gemm_no_taffoin2.c:93]   --->   Operation 3059 'fadd' 'add84_31_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3060 [1/2] (8.46ns)   --->   "%mul78_31_5 = fmul i32 %A_5_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3060 'fmul' 'mul78_31_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 26.2>
ST_24 : Operation 3061 [1/2] (13.1ns)   --->   "%add84_18 = fadd i32 %add84_17, i32 %z_19" [gemm_no_taffoin2.c:93]   --->   Operation 3061 'fadd' 'add84_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3062 [2/2] (13.1ns)   --->   "%add84_19 = fadd i32 %add84_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3062 'fadd' 'add84_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3063 [1/2] (13.1ns)   --->   "%add84_1_18 = fadd i32 %add84_1_17, i32 %z_50" [gemm_no_taffoin2.c:93]   --->   Operation 3063 'fadd' 'add84_1_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3064 [2/2] (13.1ns)   --->   "%add84_1_19 = fadd i32 %add84_1_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 3064 'fadd' 'add84_1_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3065 [1/2] (13.1ns)   --->   "%add84_2_18 = fadd i32 %add84_2_17, i32 %z_80" [gemm_no_taffoin2.c:93]   --->   Operation 3065 'fadd' 'add84_2_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3066 [2/2] (13.1ns)   --->   "%add84_2_19 = fadd i32 %add84_2_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 3066 'fadd' 'add84_2_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3067 [1/2] (13.1ns)   --->   "%add84_3_18 = fadd i32 %add84_3_17, i32 %z_110" [gemm_no_taffoin2.c:93]   --->   Operation 3067 'fadd' 'add84_3_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3068 [2/2] (13.1ns)   --->   "%add84_3_19 = fadd i32 %add84_3_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 3068 'fadd' 'add84_3_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3069 [1/2] (13.1ns)   --->   "%add84_4_18 = fadd i32 %add84_4_17, i32 %z_139" [gemm_no_taffoin2.c:93]   --->   Operation 3069 'fadd' 'add84_4_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3070 [2/2] (13.1ns)   --->   "%add84_4_19 = fadd i32 %add84_4_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 3070 'fadd' 'add84_4_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3071 [1/2] (8.46ns)   --->   "%mul96_4 = fmul i32 %D_4_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3071 'fmul' 'mul96_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3072 [1/2] (13.1ns)   --->   "%add84_5_18 = fadd i32 %add84_5_17, i32 %z_167" [gemm_no_taffoin2.c:93]   --->   Operation 3072 'fadd' 'add84_5_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3073 [2/2] (13.1ns)   --->   "%add84_5_19 = fadd i32 %add84_5_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 3073 'fadd' 'add84_5_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3074 [1/2] (8.46ns)   --->   "%z_178 = fmul i32 %mul78_5_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3074 'fmul' 'z_178' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3075 [2/2] (8.46ns)   --->   "%mul96_5 = fmul i32 %D_5_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3075 'fmul' 'mul96_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3076 [1/2] (13.1ns)   --->   "%add84_6_18 = fadd i32 %add84_6_17, i32 %z_195" [gemm_no_taffoin2.c:93]   --->   Operation 3076 'fadd' 'add84_6_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3077 [2/2] (13.1ns)   --->   "%add84_6_19 = fadd i32 %add84_6_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 3077 'fadd' 'add84_6_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3078 [1/2] (8.46ns)   --->   "%z_205 = fmul i32 %mul78_6_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3078 'fmul' 'z_205' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3079 [1/2] (8.46ns)   --->   "%mul78_6_27 = fmul i32 %A_15_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3079 'fmul' 'mul78_6_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3080 [2/2] (8.46ns)   --->   "%z_206 = fmul i32 %mul78_6_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3080 'fmul' 'z_206' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3081 [2/2] (8.46ns)   --->   "%mul96_6 = fmul i32 %D_6_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3081 'fmul' 'mul96_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3082 [1/2] (13.1ns)   --->   "%add84_7_18 = fadd i32 %add84_7_17, i32 %z_223" [gemm_no_taffoin2.c:93]   --->   Operation 3082 'fadd' 'add84_7_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3083 [2/2] (13.1ns)   --->   "%add84_7_19 = fadd i32 %add84_7_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 3083 'fadd' 'add84_7_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3084 [1/2] (8.46ns)   --->   "%z_232 = fmul i32 %mul78_7_25, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3084 'fmul' 'z_232' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3085 [1/2] (8.46ns)   --->   "%mul78_7_26 = fmul i32 %A_14_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3085 'fmul' 'mul78_7_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3086 [2/2] (8.46ns)   --->   "%z_233 = fmul i32 %mul78_7_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3086 'fmul' 'z_233' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3087 [2/2] (8.46ns)   --->   "%mul78_7_27 = fmul i32 %A_15_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3087 'fmul' 'mul78_7_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3088 [1/2] (13.1ns)   --->   "%add84_8_18 = fadd i32 %add84_8_17, i32 %z_249" [gemm_no_taffoin2.c:93]   --->   Operation 3088 'fadd' 'add84_8_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3089 [2/2] (13.1ns)   --->   "%add84_8_19 = fadd i32 %add84_8_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3089 'fadd' 'add84_8_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3090 [1/2] (8.46ns)   --->   "%z_255 = fmul i32 %mul78_8_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3090 'fmul' 'z_255' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3091 [1/2] (8.46ns)   --->   "%mul78_8_21 = fmul i32 %A_13_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3091 'fmul' 'mul78_8_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3092 [2/2] (8.46ns)   --->   "%z_256 = fmul i32 %mul78_8_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3092 'fmul' 'z_256' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3093 [2/2] (8.46ns)   --->   "%mul78_8_22 = fmul i32 %A_14_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3093 'fmul' 'mul78_8_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3094 [2/2] (8.46ns)   --->   "%mul78_8_23 = fmul i32 %A_15_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3094 'fmul' 'mul78_8_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3095 [1/2] (13.1ns)   --->   "%add84_9_17 = fadd i32 %add84_9_16, i32 %z_272" [gemm_no_taffoin2.c:93]   --->   Operation 3095 'fadd' 'add84_9_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3096 [2/2] (13.1ns)   --->   "%add84_9_18 = fadd i32 %add84_9_17, i32 %z_273" [gemm_no_taffoin2.c:93]   --->   Operation 3096 'fadd' 'add84_9_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3097 [1/2] (8.46ns)   --->   "%z_278 = fmul i32 %mul78_9_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3097 'fmul' 'z_278' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3098 [1/2] (8.46ns)   --->   "%z_279 = fmul i32 %mul78_9_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3098 'fmul' 'z_279' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3099 [2/2] (8.46ns)   --->   "%mul78_9_21 = fmul i32 %A_13_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3099 'fmul' 'mul78_9_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3100 [2/2] (8.46ns)   --->   "%mul78_9_22 = fmul i32 %A_14_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3100 'fmul' 'mul78_9_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3101 [1/2] (13.1ns)   --->   "%add84_10_17 = fadd i32 %add84_10_16, i32 %z_296" [gemm_no_taffoin2.c:93]   --->   Operation 3101 'fadd' 'add84_10_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3102 [2/2] (13.1ns)   --->   "%add84_10_18 = fadd i32 %add84_10_17, i32 %z_297" [gemm_no_taffoin2.c:93]   --->   Operation 3102 'fadd' 'add84_10_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3103 [1/2] (8.46ns)   --->   "%z_301 = fmul i32 %mul78_10_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3103 'fmul' 'z_301' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3104 [1/2] (8.46ns)   --->   "%z_302 = fmul i32 %mul78_10_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3104 'fmul' 'z_302' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3105 [1/2] (8.46ns)   --->   "%mul78_10_20 = fmul i32 %A_11_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3105 'fmul' 'mul78_10_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3106 [2/2] (8.46ns)   --->   "%z_303 = fmul i32 %mul78_10_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3106 'fmul' 'z_303' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3107 [2/2] (8.46ns)   --->   "%mul78_10_21 = fmul i32 %A_13_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3107 'fmul' 'mul78_10_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3108 [1/2] (13.1ns)   --->   "%add84_11_17 = fadd i32 %add84_11_16, i32 %z_320" [gemm_no_taffoin2.c:93]   --->   Operation 3108 'fadd' 'add84_11_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3109 [2/2] (13.1ns)   --->   "%add84_11_18 = fadd i32 %add84_11_17, i32 %z_321" [gemm_no_taffoin2.c:93]   --->   Operation 3109 'fadd' 'add84_11_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3110 [1/2] (8.46ns)   --->   "%z_325 = fmul i32 %mul78_11_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3110 'fmul' 'z_325' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3111 [1/2] (8.46ns)   --->   "%mul78_11_19 = fmul i32 %A_10_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3111 'fmul' 'mul78_11_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3112 [2/2] (8.46ns)   --->   "%z_326 = fmul i32 %mul78_11_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3112 'fmul' 'z_326' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3113 [2/2] (8.46ns)   --->   "%mul78_11_20 = fmul i32 %A_11_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3113 'fmul' 'mul78_11_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3114 [1/2] (13.1ns)   --->   "%add84_12_16 = fadd i32 %add84_12_15, i32 %z_343" [gemm_no_taffoin2.c:93]   --->   Operation 3114 'fadd' 'add84_12_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3115 [2/2] (13.1ns)   --->   "%add84_12_17 = fadd i32 %add84_12_16, i32 %z_344" [gemm_no_taffoin2.c:93]   --->   Operation 3115 'fadd' 'add84_12_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3116 [1/2] (8.46ns)   --->   "%z_348 = fmul i32 %mul78_12_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3116 'fmul' 'z_348' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3117 [1/2] (8.46ns)   --->   "%mul78_12_18 = fmul i32 %A_9_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3117 'fmul' 'mul78_12_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3118 [2/2] (8.46ns)   --->   "%z_349 = fmul i32 %mul78_12_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3118 'fmul' 'z_349' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3119 [2/2] (8.46ns)   --->   "%mul78_12_19 = fmul i32 %A_10_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3119 'fmul' 'mul78_12_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3120 [2/2] (8.46ns)   --->   "%mul78_12_20 = fmul i32 %A_11_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3120 'fmul' 'mul78_12_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3121 [1/2] (13.1ns)   --->   "%add84_13_16 = fadd i32 %add84_13_15, i32 %z_367" [gemm_no_taffoin2.c:93]   --->   Operation 3121 'fadd' 'add84_13_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3122 [2/2] (13.1ns)   --->   "%add84_13_17 = fadd i32 %add84_13_16, i32 %z_368" [gemm_no_taffoin2.c:93]   --->   Operation 3122 'fadd' 'add84_13_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3123 [1/2] (8.46ns)   --->   "%z_371 = fmul i32 %mul78_13_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3123 'fmul' 'z_371' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3124 [1/2] (8.46ns)   --->   "%z_372 = fmul i32 %mul78_13_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3124 'fmul' 'z_372' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3125 [2/2] (8.46ns)   --->   "%mul78_13_18 = fmul i32 %A_9_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3125 'fmul' 'mul78_13_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3126 [2/2] (8.46ns)   --->   "%mul78_13_19 = fmul i32 %A_10_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3126 'fmul' 'mul78_13_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3127 [1/2] (13.1ns)   --->   "%add84_14_15 = fadd i32 %add84_14_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3127 'fadd' 'add84_14_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3128 [2/2] (13.1ns)   --->   "%add84_14_16 = fadd i32 %add84_14_15, i32 %z_391" [gemm_no_taffoin2.c:93]   --->   Operation 3128 'fadd' 'add84_14_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3129 [1/2] (8.46ns)   --->   "%z_394 = fmul i32 %mul78_14_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3129 'fmul' 'z_394' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3130 [1/2] (8.46ns)   --->   "%z_395 = fmul i32 %mul78_14_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3130 'fmul' 'z_395' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3131 [1/2] (8.46ns)   --->   "%mul78_14_17 = fmul i32 %A_7_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3131 'fmul' 'mul78_14_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3132 [2/2] (8.46ns)   --->   "%z_396 = fmul i32 %mul78_14_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3132 'fmul' 'z_396' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3133 [2/2] (8.46ns)   --->   "%mul78_14_18 = fmul i32 %A_9_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3133 'fmul' 'mul78_14_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3134 [1/2] (13.1ns)   --->   "%add84_15_14 = fadd i32 %add84_15_13, i32 %z_414" [gemm_no_taffoin2.c:93]   --->   Operation 3134 'fadd' 'add84_15_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3135 [2/2] (13.1ns)   --->   "%add84_15_15 = fadd i32 %add84_15_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3135 'fadd' 'add84_15_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3136 [1/2] (8.46ns)   --->   "%z_418 = fmul i32 %mul78_15_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3136 'fmul' 'z_418' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3137 [1/2] (8.46ns)   --->   "%mul78_15_16 = fmul i32 %A_6_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3137 'fmul' 'mul78_15_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3138 [2/2] (8.46ns)   --->   "%z_419 = fmul i32 %mul78_15_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3138 'fmul' 'z_419' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3139 [2/2] (8.46ns)   --->   "%mul78_15_17 = fmul i32 %A_7_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3139 'fmul' 'mul78_15_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3140 [1/2] (13.1ns)   --->   "%add84_16_14 = fadd i32 %add84_16_13, i32 %z_434" [gemm_no_taffoin2.c:93]   --->   Operation 3140 'fadd' 'add84_16_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3141 [2/2] (13.1ns)   --->   "%add84_16_15 = fadd i32 %add84_16_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3141 'fadd' 'add84_16_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3142 [1/2] (8.46ns)   --->   "%z_436 = fmul i32 %mul78_16_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3142 'fmul' 'z_436' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3143 [1/2] (8.46ns)   --->   "%mul78_16_10 = fmul i32 %A_5_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3143 'fmul' 'mul78_16_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3144 [2/2] (8.46ns)   --->   "%z_437 = fmul i32 %mul78_16_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3144 'fmul' 'z_437' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3145 [2/2] (8.46ns)   --->   "%mul78_16_11 = fmul i32 %A_7_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3145 'fmul' 'mul78_16_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3146 [1/2] (13.1ns)   --->   "%add84_17_13 = fadd i32 %add84_17_12, i32 %z_45" [gemm_no_taffoin2.c:93]   --->   Operation 3146 'fadd' 'add84_17_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3147 [2/2] (13.1ns)   --->   "%add84_17_14 = fadd i32 %add84_17_13, i32 %z_450" [gemm_no_taffoin2.c:93]   --->   Operation 3147 'fadd' 'add84_17_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3148 [1/2] (8.46ns)   --->   "%z_452 = fmul i32 %mul78_17_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3148 'fmul' 'z_452' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3149 [2/2] (8.46ns)   --->   "%mul78_17_10 = fmul i32 %A_5_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3149 'fmul' 'mul78_17_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3150 [1/2] (13.1ns)   --->   "%add84_18_13 = fadd i32 %add84_18_12, i32 %z_76" [gemm_no_taffoin2.c:93]   --->   Operation 3150 'fadd' 'add84_18_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3151 [2/2] (13.1ns)   --->   "%add84_18_14 = fadd i32 %add84_18_13, i32 %z_466" [gemm_no_taffoin2.c:93]   --->   Operation 3151 'fadd' 'add84_18_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3152 [1/2] (8.46ns)   --->   "%z_467 = fmul i32 %mul78_18_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3152 'fmul' 'z_467' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3153 [1/2] (8.46ns)   --->   "%mul78_18_8 = fmul i32 %A_3_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3153 'fmul' 'mul78_18_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3154 [2/2] (8.46ns)   --->   "%z_468 = fmul i32 %mul78_18_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3154 'fmul' 'z_468' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3155 [2/2] (8.46ns)   --->   "%mul78_18_10 = fmul i32 %A_5_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3155 'fmul' 'mul78_18_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3156 [1/2] (13.1ns)   --->   "%add84_19_12 = fadd i32 %add84_19_11, i32 %z_481" [gemm_no_taffoin2.c:93]   --->   Operation 3156 'fadd' 'add84_19_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3157 [2/2] (13.1ns)   --->   "%add84_19_13 = fadd i32 %add84_19_12, i32 %z_106" [gemm_no_taffoin2.c:93]   --->   Operation 3157 'fadd' 'add84_19_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3158 [1/2] (8.46ns)   --->   "%z_483 = fmul i32 %mul78_19_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3158 'fmul' 'z_483' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3159 [2/2] (8.46ns)   --->   "%mul78_19_8 = fmul i32 %A_3_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3159 'fmul' 'mul78_19_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3160 [1/2] (13.1ns)   --->   "%add84_20_11 = fadd i32 %add84_20_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 3160 'fadd' 'add84_20_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3161 [2/2] (13.1ns)   --->   "%add84_20_12 = fadd i32 %add84_20_11, i32 %z_497" [gemm_no_taffoin2.c:93]   --->   Operation 3161 'fadd' 'add84_20_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3162 [1/2] (8.46ns)   --->   "%z_498 = fmul i32 %mul78_20_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3162 'fmul' 'z_498' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3163 [1/2] (8.46ns)   --->   "%mul78_20_6 = fmul i32 %A_1_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3163 'fmul' 'mul78_20_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3164 [2/2] (8.46ns)   --->   "%z_499 = fmul i32 %mul78_20_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3164 'fmul' 'z_499' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3165 [2/2] (8.46ns)   --->   "%mul78_20_8 = fmul i32 %A_3_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3165 'fmul' 'mul78_20_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3166 [1/2] (13.1ns)   --->   "%add84_21_10 = fadd i32 %add84_21_s, i32 %z_512" [gemm_no_taffoin2.c:93]   --->   Operation 3166 'fadd' 'add84_21_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3167 [2/2] (13.1ns)   --->   "%add84_21_11 = fadd i32 %add84_21_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 3167 'fadd' 'add84_21_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3168 [1/2] (8.46ns)   --->   "%z_514 = fmul i32 %mul78_21_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3168 'fmul' 'z_514' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3169 [2/2] (8.46ns)   --->   "%mul78_21_6 = fmul i32 %A_1_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3169 'fmul' 'mul78_21_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3170 [1/2] (13.1ns)   --->   "%add84_22_10 = fadd i32 %add84_22_s, i32 %z_528" [gemm_no_taffoin2.c:93]   --->   Operation 3170 'fadd' 'add84_22_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3171 [2/2] (13.1ns)   --->   "%add84_22_11 = fadd i32 %add84_22_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 3171 'fadd' 'add84_22_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3172 [1/2] (8.46ns)   --->   "%z_529 = fmul i32 %mul78_22_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3172 'fmul' 'z_529' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3173 [1/2] (8.46ns)   --->   "%mul78_22_4 = fmul i32 %A_15_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3173 'fmul' 'mul78_22_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3174 [2/2] (8.46ns)   --->   "%z_530 = fmul i32 %mul78_22_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3174 'fmul' 'z_530' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3175 [1/2] (13.1ns)   --->   "%add84_23_s = fadd i32 %add84_23_9, i32 %z_215" [gemm_no_taffoin2.c:93]   --->   Operation 3175 'fadd' 'add84_23_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3176 [2/2] (13.1ns)   --->   "%add84_23_10 = fadd i32 %add84_23_s, i32 %z_544" [gemm_no_taffoin2.c:93]   --->   Operation 3176 'fadd' 'add84_23_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3177 [1/2] (8.46ns)   --->   "%z_545 = fmul i32 %mul78_23_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3177 'fmul' 'z_545' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3178 [2/2] (8.46ns)   --->   "%mul78_23_4 = fmul i32 %A_15_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3178 'fmul' 'mul78_23_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3179 [1/2] (13.1ns)   --->   "%add84_24_9 = fadd i32 %add84_24_8, i32 %z_559" [gemm_no_taffoin2.c:93]   --->   Operation 3179 'fadd' 'add84_24_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3180 [2/2] (13.1ns)   --->   "%add84_24_s = fadd i32 %add84_24_9, i32 %z_242" [gemm_no_taffoin2.c:93]   --->   Operation 3180 'fadd' 'add84_24_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3181 [1/2] (8.46ns)   --->   "%z_560 = fmul i32 %mul78_24_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3181 'fmul' 'z_560' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3182 [1/2] (8.46ns)   --->   "%mul78_24_2 = fmul i32 %A_13_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3182 'fmul' 'mul78_24_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3183 [2/2] (8.46ns)   --->   "%z_561 = fmul i32 %mul78_24_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3183 'fmul' 'z_561' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3184 [1/2] (13.1ns)   --->   "%add84_25_8 = fadd i32 %add84_25_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 3184 'fadd' 'add84_25_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3185 [2/2] (13.1ns)   --->   "%add84_25_9 = fadd i32 %add84_25_8, i32 %z_575" [gemm_no_taffoin2.c:93]   --->   Operation 3185 'fadd' 'add84_25_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3186 [1/2] (8.46ns)   --->   "%z_576 = fmul i32 %mul78_25_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3186 'fmul' 'z_576' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3187 [2/2] (8.46ns)   --->   "%mul78_25_2 = fmul i32 %A_13_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3187 'fmul' 'mul78_25_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3188 [1/2] (13.1ns)   --->   "%add84_26_7 = fadd i32 %add84_26_6, i32 %z_590" [gemm_no_taffoin2.c:93]   --->   Operation 3188 'fadd' 'add84_26_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3189 [2/2] (13.1ns)   --->   "%add84_26_8 = fadd i32 %add84_26_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 3189 'fadd' 'add84_26_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3190 [1/2] (8.46ns)   --->   "%z_591 = fmul i32 %mul78_26_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3190 'fmul' 'z_591' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3191 [1/2] (8.46ns)   --->   "%mul78_26_s = fmul i32 %A_11_load, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3191 'fmul' 'mul78_26_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3192 [2/2] (8.46ns)   --->   "%z_592 = fmul i32 %mul78_26_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3192 'fmul' 'z_592' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3193 [1/2] (13.1ns)   --->   "%add84_27_6 = fadd i32 %add84_27_5, i32 %z_311" [gemm_no_taffoin2.c:93]   --->   Operation 3193 'fadd' 'add84_27_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3194 [2/2] (13.1ns)   --->   "%add84_27_7 = fadd i32 %add84_27_6, i32 %z_606" [gemm_no_taffoin2.c:93]   --->   Operation 3194 'fadd' 'add84_27_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3195 [2/2] (8.46ns)   --->   "%z_607 = fmul i32 %mul78_27_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3195 'fmul' 'z_607' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3196 [2/2] (8.46ns)   --->   "%mul78_27_s = fmul i32 %A_11_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3196 'fmul' 'mul78_27_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3197 [1/2] (13.1ns)   --->   "%add84_28_6 = fadd i32 %add84_28_5, i32 %z_335" [gemm_no_taffoin2.c:93]   --->   Operation 3197 'fadd' 'add84_28_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3198 [1/2] (8.46ns)   --->   "%z_622 = fmul i32 %mul78_28_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3198 'fmul' 'z_622' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3199 [2/2] (13.1ns)   --->   "%add84_28_7 = fadd i32 %add84_28_6, i32 %z_622" [gemm_no_taffoin2.c:93]   --->   Operation 3199 'fadd' 'add84_28_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3200 [1/2] (8.46ns)   --->   "%mul78_28_9 = fmul i32 %A_9_load, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 3200 'fmul' 'mul78_28_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3201 [2/2] (8.46ns)   --->   "%z_623 = fmul i32 %mul78_28_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3201 'fmul' 'z_623' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3202 [1/2] (13.1ns)   --->   "%add84_29_5 = fadd i32 %add84_29_4, i32 %z_637" [gemm_no_taffoin2.c:93]   --->   Operation 3202 'fadd' 'add84_29_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3203 [2/2] (13.1ns)   --->   "%add84_29_6 = fadd i32 %add84_29_5, i32 %z_359" [gemm_no_taffoin2.c:93]   --->   Operation 3203 'fadd' 'add84_29_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3204 [2/2] (8.46ns)   --->   "%z_638 = fmul i32 %mul78_29_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3204 'fmul' 'z_638' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3205 [2/2] (8.46ns)   --->   "%mul78_29_9 = fmul i32 %A_9_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3205 'fmul' 'mul78_29_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3206 [1/2] (13.1ns)   --->   "%add84_30_4 = fadd i32 %add84_30_3, i32 %z_182" [gemm_no_taffoin2.c:93]   --->   Operation 3206 'fadd' 'add84_30_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3207 [1/2] (8.46ns)   --->   "%z_653 = fmul i32 %mul78_30_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3207 'fmul' 'z_653' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3208 [2/2] (13.1ns)   --->   "%add84_30_5 = fadd i32 %add84_30_4, i32 %z_653" [gemm_no_taffoin2.c:93]   --->   Operation 3208 'fadd' 'add84_30_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3209 [1/2] (8.46ns)   --->   "%mul78_30_7 = fmul i32 %A_7_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3209 'fmul' 'mul78_30_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3210 [2/2] (8.46ns)   --->   "%z_654 = fmul i32 %mul78_30_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3210 'fmul' 'z_654' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3211 [1/2] (13.1ns)   --->   "%add84_31_3 = fadd i32 %add84_31_2, i32 %z_668" [gemm_no_taffoin2.c:93]   --->   Operation 3211 'fadd' 'add84_31_3' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3212 [2/2] (13.1ns)   --->   "%add84_31_4 = fadd i32 %add84_31_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 3212 'fadd' 'add84_31_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3213 [2/2] (8.46ns)   --->   "%z_669 = fmul i32 %mul78_31_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3213 'fmul' 'z_669' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3214 [2/2] (8.46ns)   --->   "%mul78_31_7 = fmul i32 %A_7_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3214 'fmul' 'mul78_31_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 26.2>
ST_25 : Operation 3215 [1/2] (13.1ns)   --->   "%add84_19 = fadd i32 %add84_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3215 'fadd' 'add84_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3216 [2/2] (13.1ns)   --->   "%add84_20 = fadd i32 %add84_19, i32 %z_21" [gemm_no_taffoin2.c:93]   --->   Operation 3216 'fadd' 'add84_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3217 [1/2] (13.1ns)   --->   "%add84_1_19 = fadd i32 %add84_1_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 3217 'fadd' 'add84_1_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3218 [2/2] (13.1ns)   --->   "%add84_1_20 = fadd i32 %add84_1_19, i32 %z_52" [gemm_no_taffoin2.c:93]   --->   Operation 3218 'fadd' 'add84_1_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3219 [1/2] (13.1ns)   --->   "%add84_2_19 = fadd i32 %add84_2_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 3219 'fadd' 'add84_2_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3220 [2/2] (13.1ns)   --->   "%add84_2_20 = fadd i32 %add84_2_19, i32 %z_82" [gemm_no_taffoin2.c:93]   --->   Operation 3220 'fadd' 'add84_2_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3221 [1/2] (13.1ns)   --->   "%add84_3_19 = fadd i32 %add84_3_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 3221 'fadd' 'add84_3_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3222 [2/2] (13.1ns)   --->   "%add84_3_20 = fadd i32 %add84_3_19, i32 %z_112" [gemm_no_taffoin2.c:93]   --->   Operation 3222 'fadd' 'add84_3_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3223 [1/2] (13.1ns)   --->   "%add84_4_19 = fadd i32 %add84_4_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 3223 'fadd' 'add84_4_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3224 [2/2] (13.1ns)   --->   "%add84_4_20 = fadd i32 %add84_4_19, i32 %z_141" [gemm_no_taffoin2.c:93]   --->   Operation 3224 'fadd' 'add84_4_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3225 [1/2] (13.1ns)   --->   "%add84_5_19 = fadd i32 %add84_5_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 3225 'fadd' 'add84_5_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3226 [2/2] (13.1ns)   --->   "%add84_5_20 = fadd i32 %add84_5_19, i32 %z_169" [gemm_no_taffoin2.c:93]   --->   Operation 3226 'fadd' 'add84_5_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3227 [1/2] (8.46ns)   --->   "%mul96_5 = fmul i32 %D_5_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3227 'fmul' 'mul96_5' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3228 [1/2] (13.1ns)   --->   "%add84_6_19 = fadd i32 %add84_6_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 3228 'fadd' 'add84_6_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3229 [2/2] (13.1ns)   --->   "%add84_6_20 = fadd i32 %add84_6_19, i32 %z_197" [gemm_no_taffoin2.c:93]   --->   Operation 3229 'fadd' 'add84_6_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3230 [1/2] (8.46ns)   --->   "%z_206 = fmul i32 %mul78_6_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3230 'fmul' 'z_206' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3231 [1/2] (8.46ns)   --->   "%mul96_6 = fmul i32 %D_6_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3231 'fmul' 'mul96_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3232 [1/2] (13.1ns)   --->   "%add84_7_19 = fadd i32 %add84_7_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 3232 'fadd' 'add84_7_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3233 [2/2] (13.1ns)   --->   "%add84_7_20 = fadd i32 %add84_7_19, i32 %z_225" [gemm_no_taffoin2.c:93]   --->   Operation 3233 'fadd' 'add84_7_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3234 [1/2] (8.46ns)   --->   "%z_233 = fmul i32 %mul78_7_26, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3234 'fmul' 'z_233' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3235 [1/2] (8.46ns)   --->   "%mul78_7_27 = fmul i32 %A_15_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3235 'fmul' 'mul78_7_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3236 [2/2] (8.46ns)   --->   "%z_234 = fmul i32 %mul78_7_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3236 'fmul' 'z_234' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3237 [2/2] (8.46ns)   --->   "%mul96_7 = fmul i32 %D_7_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3237 'fmul' 'mul96_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3238 [1/2] (13.1ns)   --->   "%add84_8_19 = fadd i32 %add84_8_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3238 'fadd' 'add84_8_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3239 [2/2] (13.1ns)   --->   "%add84_8_20 = fadd i32 %add84_8_19, i32 %z_250" [gemm_no_taffoin2.c:93]   --->   Operation 3239 'fadd' 'add84_8_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3240 [1/2] (8.46ns)   --->   "%z_256 = fmul i32 %mul78_8_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3240 'fmul' 'z_256' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3241 [1/2] (8.46ns)   --->   "%mul78_8_22 = fmul i32 %A_14_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3241 'fmul' 'mul78_8_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3242 [2/2] (8.46ns)   --->   "%z_257 = fmul i32 %mul78_8_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3242 'fmul' 'z_257' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3243 [1/2] (8.46ns)   --->   "%mul78_8_23 = fmul i32 %A_15_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3243 'fmul' 'mul78_8_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3244 [2/2] (8.46ns)   --->   "%z_258 = fmul i32 %mul78_8_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3244 'fmul' 'z_258' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3245 [2/2] (8.46ns)   --->   "%mul96_8 = fmul i32 %D_8_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3245 'fmul' 'mul96_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3246 [1/2] (13.1ns)   --->   "%add84_9_18 = fadd i32 %add84_9_17, i32 %z_273" [gemm_no_taffoin2.c:93]   --->   Operation 3246 'fadd' 'add84_9_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3247 [2/2] (13.1ns)   --->   "%add84_9_19 = fadd i32 %add84_9_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 3247 'fadd' 'add84_9_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3248 [1/2] (8.46ns)   --->   "%mul78_9_21 = fmul i32 %A_13_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3248 'fmul' 'mul78_9_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3249 [2/2] (8.46ns)   --->   "%z_280 = fmul i32 %mul78_9_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3249 'fmul' 'z_280' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3250 [1/2] (8.46ns)   --->   "%mul78_9_22 = fmul i32 %A_14_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3250 'fmul' 'mul78_9_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3251 [2/2] (8.46ns)   --->   "%z_281 = fmul i32 %mul78_9_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3251 'fmul' 'z_281' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3252 [2/2] (8.46ns)   --->   "%mul78_9_23 = fmul i32 %A_15_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3252 'fmul' 'mul78_9_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3253 [1/2] (13.1ns)   --->   "%add84_10_18 = fadd i32 %add84_10_17, i32 %z_297" [gemm_no_taffoin2.c:93]   --->   Operation 3253 'fadd' 'add84_10_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3254 [2/2] (13.1ns)   --->   "%add84_10_19 = fadd i32 %add84_10_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 3254 'fadd' 'add84_10_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3255 [1/2] (8.46ns)   --->   "%z_303 = fmul i32 %mul78_10_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3255 'fmul' 'z_303' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3256 [1/2] (8.46ns)   --->   "%mul78_10_21 = fmul i32 %A_13_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3256 'fmul' 'mul78_10_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3257 [2/2] (8.46ns)   --->   "%z_304 = fmul i32 %mul78_10_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3257 'fmul' 'z_304' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3258 [2/2] (8.46ns)   --->   "%mul78_10_22 = fmul i32 %A_14_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3258 'fmul' 'mul78_10_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3259 [1/2] (13.1ns)   --->   "%add84_11_18 = fadd i32 %add84_11_17, i32 %z_321" [gemm_no_taffoin2.c:93]   --->   Operation 3259 'fadd' 'add84_11_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3260 [2/2] (13.1ns)   --->   "%add84_11_19 = fadd i32 %add84_11_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 3260 'fadd' 'add84_11_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3261 [1/2] (8.46ns)   --->   "%z_326 = fmul i32 %mul78_11_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3261 'fmul' 'z_326' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3262 [1/2] (8.46ns)   --->   "%mul78_11_20 = fmul i32 %A_11_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3262 'fmul' 'mul78_11_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3263 [2/2] (8.46ns)   --->   "%z_327 = fmul i32 %mul78_11_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3263 'fmul' 'z_327' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3264 [2/2] (8.46ns)   --->   "%mul78_11_21 = fmul i32 %A_13_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3264 'fmul' 'mul78_11_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3265 [1/2] (13.1ns)   --->   "%add84_12_17 = fadd i32 %add84_12_16, i32 %z_344" [gemm_no_taffoin2.c:93]   --->   Operation 3265 'fadd' 'add84_12_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3266 [2/2] (13.1ns)   --->   "%add84_12_18 = fadd i32 %add84_12_17, i32 %z_345" [gemm_no_taffoin2.c:93]   --->   Operation 3266 'fadd' 'add84_12_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3267 [1/2] (8.46ns)   --->   "%z_349 = fmul i32 %mul78_12_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3267 'fmul' 'z_349' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3268 [1/2] (8.46ns)   --->   "%mul78_12_19 = fmul i32 %A_10_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3268 'fmul' 'mul78_12_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3269 [2/2] (8.46ns)   --->   "%z_350 = fmul i32 %mul78_12_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3269 'fmul' 'z_350' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3270 [1/2] (8.46ns)   --->   "%mul78_12_20 = fmul i32 %A_11_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3270 'fmul' 'mul78_12_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3271 [2/2] (8.46ns)   --->   "%z_351 = fmul i32 %mul78_12_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3271 'fmul' 'z_351' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3272 [1/2] (13.1ns)   --->   "%add84_13_17 = fadd i32 %add84_13_16, i32 %z_368" [gemm_no_taffoin2.c:93]   --->   Operation 3272 'fadd' 'add84_13_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3273 [2/2] (13.1ns)   --->   "%add84_13_18 = fadd i32 %add84_13_17, i32 %z_369" [gemm_no_taffoin2.c:93]   --->   Operation 3273 'fadd' 'add84_13_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3274 [1/2] (8.46ns)   --->   "%mul78_13_18 = fmul i32 %A_9_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3274 'fmul' 'mul78_13_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3275 [2/2] (8.46ns)   --->   "%z_373 = fmul i32 %mul78_13_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3275 'fmul' 'z_373' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3276 [1/2] (8.46ns)   --->   "%mul78_13_19 = fmul i32 %A_10_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3276 'fmul' 'mul78_13_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3277 [2/2] (8.46ns)   --->   "%z_374 = fmul i32 %mul78_13_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3277 'fmul' 'z_374' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3278 [2/2] (8.46ns)   --->   "%mul78_13_20 = fmul i32 %A_11_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3278 'fmul' 'mul78_13_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3279 [1/2] (13.1ns)   --->   "%add84_14_16 = fadd i32 %add84_14_15, i32 %z_391" [gemm_no_taffoin2.c:93]   --->   Operation 3279 'fadd' 'add84_14_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3280 [2/2] (13.1ns)   --->   "%add84_14_17 = fadd i32 %add84_14_16, i32 %z_392" [gemm_no_taffoin2.c:93]   --->   Operation 3280 'fadd' 'add84_14_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3281 [1/2] (8.46ns)   --->   "%z_396 = fmul i32 %mul78_14_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3281 'fmul' 'z_396' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3282 [1/2] (8.46ns)   --->   "%mul78_14_18 = fmul i32 %A_9_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3282 'fmul' 'mul78_14_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3283 [2/2] (8.46ns)   --->   "%z_397 = fmul i32 %mul78_14_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3283 'fmul' 'z_397' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3284 [2/2] (8.46ns)   --->   "%mul78_14_19 = fmul i32 %A_10_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3284 'fmul' 'mul78_14_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3285 [1/2] (13.1ns)   --->   "%add84_15_15 = fadd i32 %add84_15_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3285 'fadd' 'add84_15_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3286 [2/2] (13.1ns)   --->   "%add84_15_16 = fadd i32 %add84_15_15, i32 %z_415" [gemm_no_taffoin2.c:93]   --->   Operation 3286 'fadd' 'add84_15_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3287 [1/2] (8.46ns)   --->   "%z_419 = fmul i32 %mul78_15_16, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3287 'fmul' 'z_419' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3288 [1/2] (8.46ns)   --->   "%mul78_15_17 = fmul i32 %A_7_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3288 'fmul' 'mul78_15_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3289 [2/2] (8.46ns)   --->   "%z_420 = fmul i32 %mul78_15_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3289 'fmul' 'z_420' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3290 [2/2] (8.46ns)   --->   "%mul78_15_18 = fmul i32 %A_9_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3290 'fmul' 'mul78_15_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3291 [1/2] (13.1ns)   --->   "%add84_16_15 = fadd i32 %add84_16_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3291 'fadd' 'add84_16_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3292 [2/2] (13.1ns)   --->   "%add84_16_16 = fadd i32 %add84_16_15, i32 %z_435" [gemm_no_taffoin2.c:93]   --->   Operation 3292 'fadd' 'add84_16_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3293 [1/2] (8.46ns)   --->   "%z_437 = fmul i32 %mul78_16_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3293 'fmul' 'z_437' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3294 [1/2] (8.46ns)   --->   "%mul78_16_11 = fmul i32 %A_7_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3294 'fmul' 'mul78_16_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3295 [2/2] (8.46ns)   --->   "%z_438 = fmul i32 %mul78_16_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3295 'fmul' 'z_438' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3296 [1/2] (13.1ns)   --->   "%add84_17_14 = fadd i32 %add84_17_13, i32 %z_450" [gemm_no_taffoin2.c:93]   --->   Operation 3296 'fadd' 'add84_17_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3297 [2/2] (13.1ns)   --->   "%add84_17_15 = fadd i32 %add84_17_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3297 'fadd' 'add84_17_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3298 [1/2] (8.46ns)   --->   "%mul78_17_10 = fmul i32 %A_5_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3298 'fmul' 'mul78_17_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3299 [2/2] (8.46ns)   --->   "%z_453 = fmul i32 %mul78_17_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3299 'fmul' 'z_453' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3300 [2/2] (8.46ns)   --->   "%mul78_17_11 = fmul i32 %A_7_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3300 'fmul' 'mul78_17_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3301 [1/2] (13.1ns)   --->   "%add84_18_14 = fadd i32 %add84_18_13, i32 %z_466" [gemm_no_taffoin2.c:93]   --->   Operation 3301 'fadd' 'add84_18_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3302 [2/2] (13.1ns)   --->   "%add84_18_15 = fadd i32 %add84_18_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3302 'fadd' 'add84_18_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3303 [1/2] (8.46ns)   --->   "%z_468 = fmul i32 %mul78_18_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3303 'fmul' 'z_468' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3304 [1/2] (8.46ns)   --->   "%mul78_18_10 = fmul i32 %A_5_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3304 'fmul' 'mul78_18_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3305 [2/2] (8.46ns)   --->   "%z_469 = fmul i32 %mul78_18_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3305 'fmul' 'z_469' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3306 [1/2] (13.1ns)   --->   "%add84_19_13 = fadd i32 %add84_19_12, i32 %z_106" [gemm_no_taffoin2.c:93]   --->   Operation 3306 'fadd' 'add84_19_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3307 [2/2] (13.1ns)   --->   "%add84_19_14 = fadd i32 %add84_19_13, i32 %z_482" [gemm_no_taffoin2.c:93]   --->   Operation 3307 'fadd' 'add84_19_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3308 [1/2] (8.46ns)   --->   "%mul78_19_8 = fmul i32 %A_3_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3308 'fmul' 'mul78_19_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3309 [2/2] (8.46ns)   --->   "%z_484 = fmul i32 %mul78_19_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3309 'fmul' 'z_484' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3310 [2/2] (8.46ns)   --->   "%mul78_19_10 = fmul i32 %A_5_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3310 'fmul' 'mul78_19_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3311 [1/2] (13.1ns)   --->   "%add84_20_12 = fadd i32 %add84_20_11, i32 %z_497" [gemm_no_taffoin2.c:93]   --->   Operation 3311 'fadd' 'add84_20_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3312 [2/2] (13.1ns)   --->   "%add84_20_13 = fadd i32 %add84_20_12, i32 %z_135" [gemm_no_taffoin2.c:93]   --->   Operation 3312 'fadd' 'add84_20_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3313 [1/2] (8.46ns)   --->   "%z_499 = fmul i32 %mul78_20_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3313 'fmul' 'z_499' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3314 [1/2] (8.46ns)   --->   "%mul78_20_8 = fmul i32 %A_3_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3314 'fmul' 'mul78_20_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3315 [2/2] (8.46ns)   --->   "%z_500 = fmul i32 %mul78_20_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3315 'fmul' 'z_500' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3316 [1/2] (13.1ns)   --->   "%add84_21_11 = fadd i32 %add84_21_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 3316 'fadd' 'add84_21_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3317 [2/2] (13.1ns)   --->   "%add84_21_12 = fadd i32 %add84_21_11, i32 %z_513" [gemm_no_taffoin2.c:93]   --->   Operation 3317 'fadd' 'add84_21_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3318 [1/2] (8.46ns)   --->   "%mul78_21_6 = fmul i32 %A_1_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3318 'fmul' 'mul78_21_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3319 [2/2] (8.46ns)   --->   "%z_515 = fmul i32 %mul78_21_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3319 'fmul' 'z_515' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3320 [2/2] (8.46ns)   --->   "%mul78_21_8 = fmul i32 %A_3_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3320 'fmul' 'mul78_21_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3321 [1/2] (13.1ns)   --->   "%add84_22_11 = fadd i32 %add84_22_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 3321 'fadd' 'add84_22_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3322 [2/2] (13.1ns)   --->   "%add84_22_12 = fadd i32 %add84_22_11, i32 %z_529" [gemm_no_taffoin2.c:93]   --->   Operation 3322 'fadd' 'add84_22_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3323 [1/2] (8.46ns)   --->   "%z_530 = fmul i32 %mul78_22_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3323 'fmul' 'z_530' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3324 [2/2] (8.46ns)   --->   "%mul78_22_6 = fmul i32 %A_1_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3324 'fmul' 'mul78_22_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3325 [1/2] (13.1ns)   --->   "%add84_23_10 = fadd i32 %add84_23_s, i32 %z_544" [gemm_no_taffoin2.c:93]   --->   Operation 3325 'fadd' 'add84_23_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3326 [2/2] (13.1ns)   --->   "%add84_23_11 = fadd i32 %add84_23_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 3326 'fadd' 'add84_23_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3327 [1/2] (8.46ns)   --->   "%mul78_23_4 = fmul i32 %A_15_load, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3327 'fmul' 'mul78_23_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3328 [2/2] (8.46ns)   --->   "%z_546 = fmul i32 %mul78_23_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3328 'fmul' 'z_546' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3329 [2/2] (8.46ns)   --->   "%mul78_23_6 = fmul i32 %A_1_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3329 'fmul' 'mul78_23_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3330 [1/2] (13.1ns)   --->   "%add84_24_s = fadd i32 %add84_24_9, i32 %z_242" [gemm_no_taffoin2.c:93]   --->   Operation 3330 'fadd' 'add84_24_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3331 [2/2] (13.1ns)   --->   "%add84_24_10 = fadd i32 %add84_24_s, i32 %z_560" [gemm_no_taffoin2.c:93]   --->   Operation 3331 'fadd' 'add84_24_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3332 [1/2] (8.46ns)   --->   "%z_561 = fmul i32 %mul78_24_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3332 'fmul' 'z_561' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3333 [2/2] (8.46ns)   --->   "%mul78_24_4 = fmul i32 %A_15_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3333 'fmul' 'mul78_24_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3334 [1/2] (13.1ns)   --->   "%add84_25_9 = fadd i32 %add84_25_8, i32 %z_575" [gemm_no_taffoin2.c:93]   --->   Operation 3334 'fadd' 'add84_25_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3335 [2/2] (13.1ns)   --->   "%add84_25_s = fadd i32 %add84_25_9, i32 %z_266" [gemm_no_taffoin2.c:93]   --->   Operation 3335 'fadd' 'add84_25_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3336 [1/2] (8.46ns)   --->   "%mul78_25_2 = fmul i32 %A_13_load, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3336 'fmul' 'mul78_25_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3337 [2/2] (8.46ns)   --->   "%z_577 = fmul i32 %mul78_25_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3337 'fmul' 'z_577' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3338 [2/2] (8.46ns)   --->   "%mul78_25_4 = fmul i32 %A_15_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3338 'fmul' 'mul78_25_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3339 [1/2] (13.1ns)   --->   "%add84_26_8 = fadd i32 %add84_26_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 3339 'fadd' 'add84_26_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3340 [2/2] (13.1ns)   --->   "%add84_26_9 = fadd i32 %add84_26_8, i32 %z_591" [gemm_no_taffoin2.c:93]   --->   Operation 3340 'fadd' 'add84_26_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3341 [1/2] (8.46ns)   --->   "%z_592 = fmul i32 %mul78_26_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3341 'fmul' 'z_592' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3342 [2/2] (8.46ns)   --->   "%mul78_26_2 = fmul i32 %A_13_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3342 'fmul' 'mul78_26_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3343 [1/2] (13.1ns)   --->   "%add84_27_7 = fadd i32 %add84_27_6, i32 %z_606" [gemm_no_taffoin2.c:93]   --->   Operation 3343 'fadd' 'add84_27_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3344 [2/2] (13.1ns)   --->   "%add84_27_8 = fadd i32 %add84_27_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 3344 'fadd' 'add84_27_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3345 [1/2] (8.46ns)   --->   "%z_607 = fmul i32 %mul78_27_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3345 'fmul' 'z_607' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3346 [1/2] (8.46ns)   --->   "%mul78_27_s = fmul i32 %A_11_load, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3346 'fmul' 'mul78_27_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3347 [2/2] (8.46ns)   --->   "%z_608 = fmul i32 %mul78_27_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3347 'fmul' 'z_608' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3348 [2/2] (8.46ns)   --->   "%mul78_27_2 = fmul i32 %A_13_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3348 'fmul' 'mul78_27_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3349 [1/2] (13.1ns)   --->   "%add84_28_7 = fadd i32 %add84_28_6, i32 %z_622" [gemm_no_taffoin2.c:93]   --->   Operation 3349 'fadd' 'add84_28_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3350 [2/2] (13.1ns)   --->   "%add84_28_8 = fadd i32 %add84_28_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 3350 'fadd' 'add84_28_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3351 [1/2] (8.46ns)   --->   "%z_623 = fmul i32 %mul78_28_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3351 'fmul' 'z_623' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3352 [2/2] (8.46ns)   --->   "%mul78_28_s = fmul i32 %A_11_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3352 'fmul' 'mul78_28_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3353 [1/2] (13.1ns)   --->   "%add84_29_6 = fadd i32 %add84_29_5, i32 %z_359" [gemm_no_taffoin2.c:93]   --->   Operation 3353 'fadd' 'add84_29_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3354 [1/2] (8.46ns)   --->   "%z_638 = fmul i32 %mul78_29_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3354 'fmul' 'z_638' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3355 [2/2] (13.1ns)   --->   "%add84_29_7 = fadd i32 %add84_29_6, i32 %z_638" [gemm_no_taffoin2.c:93]   --->   Operation 3355 'fadd' 'add84_29_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3356 [1/2] (8.46ns)   --->   "%mul78_29_9 = fmul i32 %A_9_load, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3356 'fmul' 'mul78_29_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3357 [2/2] (8.46ns)   --->   "%z_639 = fmul i32 %mul78_29_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3357 'fmul' 'z_639' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3358 [2/2] (8.46ns)   --->   "%mul78_29_s = fmul i32 %A_11_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3358 'fmul' 'mul78_29_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3359 [1/2] (13.1ns)   --->   "%add84_30_5 = fadd i32 %add84_30_4, i32 %z_653" [gemm_no_taffoin2.c:93]   --->   Operation 3359 'fadd' 'add84_30_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3360 [2/2] (13.1ns)   --->   "%add84_30_6 = fadd i32 %add84_30_5, i32 %z_383" [gemm_no_taffoin2.c:93]   --->   Operation 3360 'fadd' 'add84_30_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3361 [1/2] (8.46ns)   --->   "%z_654 = fmul i32 %mul78_30_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3361 'fmul' 'z_654' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3362 [2/2] (8.46ns)   --->   "%mul78_30_9 = fmul i32 %A_9_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3362 'fmul' 'mul78_30_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3363 [1/2] (13.1ns)   --->   "%add84_31_4 = fadd i32 %add84_31_3, i32 %z_210" [gemm_no_taffoin2.c:93]   --->   Operation 3363 'fadd' 'add84_31_4' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3364 [1/2] (8.46ns)   --->   "%z_669 = fmul i32 %mul78_31_5, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3364 'fmul' 'z_669' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3365 [2/2] (13.1ns)   --->   "%add84_31_5 = fadd i32 %add84_31_4, i32 %z_669" [gemm_no_taffoin2.c:93]   --->   Operation 3365 'fadd' 'add84_31_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3366 [1/2] (8.46ns)   --->   "%mul78_31_7 = fmul i32 %A_7_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3366 'fmul' 'mul78_31_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3367 [2/2] (8.46ns)   --->   "%z_670 = fmul i32 %mul78_31_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3367 'fmul' 'z_670' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3368 [2/2] (8.46ns)   --->   "%mul78_31_9 = fmul i32 %A_9_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3368 'fmul' 'mul78_31_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 26.2>
ST_26 : Operation 3369 [1/2] (13.1ns)   --->   "%add84_20 = fadd i32 %add84_19, i32 %z_21" [gemm_no_taffoin2.c:93]   --->   Operation 3369 'fadd' 'add84_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3370 [2/2] (13.1ns)   --->   "%add84_21 = fadd i32 %add84_20, i32 %z_22" [gemm_no_taffoin2.c:93]   --->   Operation 3370 'fadd' 'add84_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3371 [1/2] (13.1ns)   --->   "%add84_1_20 = fadd i32 %add84_1_19, i32 %z_52" [gemm_no_taffoin2.c:93]   --->   Operation 3371 'fadd' 'add84_1_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3372 [2/2] (13.1ns)   --->   "%add84_1_21 = fadd i32 %add84_1_20, i32 %z_53" [gemm_no_taffoin2.c:93]   --->   Operation 3372 'fadd' 'add84_1_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3373 [1/2] (13.1ns)   --->   "%add84_2_20 = fadd i32 %add84_2_19, i32 %z_82" [gemm_no_taffoin2.c:93]   --->   Operation 3373 'fadd' 'add84_2_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3374 [2/2] (13.1ns)   --->   "%add84_2_21 = fadd i32 %add84_2_20, i32 %z_83" [gemm_no_taffoin2.c:93]   --->   Operation 3374 'fadd' 'add84_2_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3375 [1/2] (13.1ns)   --->   "%add84_3_20 = fadd i32 %add84_3_19, i32 %z_112" [gemm_no_taffoin2.c:93]   --->   Operation 3375 'fadd' 'add84_3_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3376 [2/2] (13.1ns)   --->   "%add84_3_21 = fadd i32 %add84_3_20, i32 %z_113" [gemm_no_taffoin2.c:93]   --->   Operation 3376 'fadd' 'add84_3_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3377 [1/2] (13.1ns)   --->   "%add84_4_20 = fadd i32 %add84_4_19, i32 %z_141" [gemm_no_taffoin2.c:93]   --->   Operation 3377 'fadd' 'add84_4_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3378 [2/2] (13.1ns)   --->   "%add84_4_21 = fadd i32 %add84_4_20, i32 %z_142" [gemm_no_taffoin2.c:93]   --->   Operation 3378 'fadd' 'add84_4_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3379 [1/2] (13.1ns)   --->   "%add84_5_20 = fadd i32 %add84_5_19, i32 %z_169" [gemm_no_taffoin2.c:93]   --->   Operation 3379 'fadd' 'add84_5_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3380 [2/2] (13.1ns)   --->   "%add84_5_21 = fadd i32 %add84_5_20, i32 %z_170" [gemm_no_taffoin2.c:93]   --->   Operation 3380 'fadd' 'add84_5_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3381 [1/2] (13.1ns)   --->   "%add84_6_20 = fadd i32 %add84_6_19, i32 %z_197" [gemm_no_taffoin2.c:93]   --->   Operation 3381 'fadd' 'add84_6_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3382 [2/2] (13.1ns)   --->   "%add84_6_21 = fadd i32 %add84_6_20, i32 %z_198" [gemm_no_taffoin2.c:93]   --->   Operation 3382 'fadd' 'add84_6_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3383 [1/2] (13.1ns)   --->   "%add84_7_20 = fadd i32 %add84_7_19, i32 %z_225" [gemm_no_taffoin2.c:93]   --->   Operation 3383 'fadd' 'add84_7_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3384 [2/2] (13.1ns)   --->   "%add84_7_21 = fadd i32 %add84_7_20, i32 %z_226" [gemm_no_taffoin2.c:93]   --->   Operation 3384 'fadd' 'add84_7_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3385 [1/2] (8.46ns)   --->   "%z_234 = fmul i32 %mul78_7_27, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3385 'fmul' 'z_234' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3386 [1/2] (8.46ns)   --->   "%mul96_7 = fmul i32 %D_7_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3386 'fmul' 'mul96_7' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3387 [1/2] (13.1ns)   --->   "%add84_8_20 = fadd i32 %add84_8_19, i32 %z_250" [gemm_no_taffoin2.c:93]   --->   Operation 3387 'fadd' 'add84_8_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3388 [2/2] (13.1ns)   --->   "%add84_8_21 = fadd i32 %add84_8_20, i32 %z_251" [gemm_no_taffoin2.c:93]   --->   Operation 3388 'fadd' 'add84_8_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3389 [1/2] (8.46ns)   --->   "%z_257 = fmul i32 %mul78_8_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3389 'fmul' 'z_257' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3390 [1/2] (8.46ns)   --->   "%z_258 = fmul i32 %mul78_8_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3390 'fmul' 'z_258' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3391 [1/2] (8.46ns)   --->   "%mul96_8 = fmul i32 %D_8_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3391 'fmul' 'mul96_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3392 [1/2] (13.1ns)   --->   "%add84_9_19 = fadd i32 %add84_9_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 3392 'fadd' 'add84_9_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3393 [2/2] (13.1ns)   --->   "%add84_9_20 = fadd i32 %add84_9_19, i32 %z_274" [gemm_no_taffoin2.c:93]   --->   Operation 3393 'fadd' 'add84_9_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3394 [1/2] (8.46ns)   --->   "%z_280 = fmul i32 %mul78_9_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3394 'fmul' 'z_280' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3395 [1/2] (8.46ns)   --->   "%z_281 = fmul i32 %mul78_9_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3395 'fmul' 'z_281' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3396 [1/2] (8.46ns)   --->   "%mul78_9_23 = fmul i32 %A_15_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3396 'fmul' 'mul78_9_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3397 [2/2] (8.46ns)   --->   "%z_282 = fmul i32 %mul78_9_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3397 'fmul' 'z_282' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3398 [2/2] (8.46ns)   --->   "%mul96_9 = fmul i32 %D_9_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3398 'fmul' 'mul96_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3399 [1/2] (13.1ns)   --->   "%add84_10_19 = fadd i32 %add84_10_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 3399 'fadd' 'add84_10_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3400 [2/2] (13.1ns)   --->   "%add84_10_20 = fadd i32 %add84_10_19, i32 %z_298" [gemm_no_taffoin2.c:93]   --->   Operation 3400 'fadd' 'add84_10_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3401 [1/2] (8.46ns)   --->   "%z_304 = fmul i32 %mul78_10_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3401 'fmul' 'z_304' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3402 [1/2] (8.46ns)   --->   "%mul78_10_22 = fmul i32 %A_14_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3402 'fmul' 'mul78_10_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3403 [2/2] (8.46ns)   --->   "%z_305 = fmul i32 %mul78_10_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3403 'fmul' 'z_305' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3404 [2/2] (8.46ns)   --->   "%mul78_10_23 = fmul i32 %A_15_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3404 'fmul' 'mul78_10_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3405 [1/2] (13.1ns)   --->   "%add84_11_19 = fadd i32 %add84_11_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 3405 'fadd' 'add84_11_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3406 [2/2] (13.1ns)   --->   "%add84_11_20 = fadd i32 %add84_11_19, i32 %z_322" [gemm_no_taffoin2.c:93]   --->   Operation 3406 'fadd' 'add84_11_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3407 [1/2] (8.46ns)   --->   "%z_327 = fmul i32 %mul78_11_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3407 'fmul' 'z_327' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3408 [1/2] (8.46ns)   --->   "%mul78_11_21 = fmul i32 %A_13_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3408 'fmul' 'mul78_11_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3409 [2/2] (8.46ns)   --->   "%z_328 = fmul i32 %mul78_11_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3409 'fmul' 'z_328' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3410 [2/2] (8.46ns)   --->   "%mul78_11_22 = fmul i32 %A_14_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3410 'fmul' 'mul78_11_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3411 [2/2] (8.46ns)   --->   "%mul78_11_23 = fmul i32 %A_15_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3411 'fmul' 'mul78_11_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3412 [1/2] (13.1ns)   --->   "%add84_12_18 = fadd i32 %add84_12_17, i32 %z_345" [gemm_no_taffoin2.c:93]   --->   Operation 3412 'fadd' 'add84_12_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3413 [2/2] (13.1ns)   --->   "%add84_12_19 = fadd i32 %add84_12_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 3413 'fadd' 'add84_12_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3414 [1/2] (8.46ns)   --->   "%z_350 = fmul i32 %mul78_12_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3414 'fmul' 'z_350' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3415 [1/2] (8.46ns)   --->   "%z_351 = fmul i32 %mul78_12_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3415 'fmul' 'z_351' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3416 [2/2] (8.46ns)   --->   "%mul78_12_21 = fmul i32 %A_13_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3416 'fmul' 'mul78_12_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3417 [2/2] (8.46ns)   --->   "%mul78_12_22 = fmul i32 %A_14_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3417 'fmul' 'mul78_12_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3418 [1/2] (13.1ns)   --->   "%add84_13_18 = fadd i32 %add84_13_17, i32 %z_369" [gemm_no_taffoin2.c:93]   --->   Operation 3418 'fadd' 'add84_13_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3419 [2/2] (13.1ns)   --->   "%add84_13_19 = fadd i32 %add84_13_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 3419 'fadd' 'add84_13_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3420 [1/2] (8.46ns)   --->   "%z_373 = fmul i32 %mul78_13_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3420 'fmul' 'z_373' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3421 [1/2] (8.46ns)   --->   "%z_374 = fmul i32 %mul78_13_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3421 'fmul' 'z_374' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3422 [1/2] (8.46ns)   --->   "%mul78_13_20 = fmul i32 %A_11_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3422 'fmul' 'mul78_13_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3423 [2/2] (8.46ns)   --->   "%z_375 = fmul i32 %mul78_13_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3423 'fmul' 'z_375' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3424 [2/2] (8.46ns)   --->   "%mul78_13_21 = fmul i32 %A_13_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3424 'fmul' 'mul78_13_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3425 [1/2] (13.1ns)   --->   "%add84_14_17 = fadd i32 %add84_14_16, i32 %z_392" [gemm_no_taffoin2.c:93]   --->   Operation 3425 'fadd' 'add84_14_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3426 [2/2] (13.1ns)   --->   "%add84_14_18 = fadd i32 %add84_14_17, i32 %z_393" [gemm_no_taffoin2.c:93]   --->   Operation 3426 'fadd' 'add84_14_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3427 [1/2] (8.46ns)   --->   "%z_397 = fmul i32 %mul78_14_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3427 'fmul' 'z_397' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3428 [1/2] (8.46ns)   --->   "%mul78_14_19 = fmul i32 %A_10_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3428 'fmul' 'mul78_14_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3429 [2/2] (8.46ns)   --->   "%z_398 = fmul i32 %mul78_14_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3429 'fmul' 'z_398' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3430 [2/2] (8.46ns)   --->   "%mul78_14_20 = fmul i32 %A_11_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3430 'fmul' 'mul78_14_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3431 [1/2] (13.1ns)   --->   "%add84_15_16 = fadd i32 %add84_15_15, i32 %z_415" [gemm_no_taffoin2.c:93]   --->   Operation 3431 'fadd' 'add84_15_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3432 [2/2] (13.1ns)   --->   "%add84_15_17 = fadd i32 %add84_15_16, i32 %z_416" [gemm_no_taffoin2.c:93]   --->   Operation 3432 'fadd' 'add84_15_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3433 [1/2] (8.46ns)   --->   "%z_420 = fmul i32 %mul78_15_17, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3433 'fmul' 'z_420' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3434 [1/2] (8.46ns)   --->   "%mul78_15_18 = fmul i32 %A_9_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3434 'fmul' 'mul78_15_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3435 [2/2] (8.46ns)   --->   "%z_421 = fmul i32 %mul78_15_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3435 'fmul' 'z_421' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3436 [2/2] (8.46ns)   --->   "%mul78_15_19 = fmul i32 %A_10_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3436 'fmul' 'mul78_15_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3437 [2/2] (8.46ns)   --->   "%mul78_15_20 = fmul i32 %A_11_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3437 'fmul' 'mul78_15_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3438 [1/2] (13.1ns)   --->   "%add84_16_16 = fadd i32 %add84_16_15, i32 %z_435" [gemm_no_taffoin2.c:93]   --->   Operation 3438 'fadd' 'add84_16_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3439 [2/2] (13.1ns)   --->   "%add84_16_17 = fadd i32 %add84_16_16, i32 %z_18" [gemm_no_taffoin2.c:93]   --->   Operation 3439 'fadd' 'add84_16_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3440 [1/2] (8.46ns)   --->   "%z_438 = fmul i32 %mul78_16_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3440 'fmul' 'z_438' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3441 [2/2] (8.46ns)   --->   "%mul78_16_12 = fmul i32 %A_9_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3441 'fmul' 'mul78_16_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3442 [1/2] (13.1ns)   --->   "%add84_17_15 = fadd i32 %add84_17_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3442 'fadd' 'add84_17_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3443 [2/2] (13.1ns)   --->   "%add84_17_16 = fadd i32 %add84_17_15, i32 %z_451" [gemm_no_taffoin2.c:93]   --->   Operation 3443 'fadd' 'add84_17_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3444 [1/2] (8.46ns)   --->   "%z_453 = fmul i32 %mul78_17_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3444 'fmul' 'z_453' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3445 [1/2] (8.46ns)   --->   "%mul78_17_11 = fmul i32 %A_7_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3445 'fmul' 'mul78_17_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3446 [2/2] (8.46ns)   --->   "%z_454 = fmul i32 %mul78_17_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3446 'fmul' 'z_454' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3447 [2/2] (8.46ns)   --->   "%mul78_17_12 = fmul i32 %A_9_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3447 'fmul' 'mul78_17_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3448 [1/2] (13.1ns)   --->   "%add84_18_15 = fadd i32 %add84_18_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3448 'fadd' 'add84_18_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3449 [2/2] (13.1ns)   --->   "%add84_18_16 = fadd i32 %add84_18_15, i32 %z_467" [gemm_no_taffoin2.c:93]   --->   Operation 3449 'fadd' 'add84_18_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3450 [1/2] (8.46ns)   --->   "%z_469 = fmul i32 %mul78_18_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3450 'fmul' 'z_469' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3451 [2/2] (8.46ns)   --->   "%mul78_18_11 = fmul i32 %A_7_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3451 'fmul' 'mul78_18_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3452 [1/2] (13.1ns)   --->   "%add84_19_14 = fadd i32 %add84_19_13, i32 %z_482" [gemm_no_taffoin2.c:93]   --->   Operation 3452 'fadd' 'add84_19_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3453 [2/2] (13.1ns)   --->   "%add84_19_15 = fadd i32 %add84_19_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3453 'fadd' 'add84_19_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3454 [1/2] (8.46ns)   --->   "%z_484 = fmul i32 %mul78_19_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3454 'fmul' 'z_484' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3455 [1/2] (8.46ns)   --->   "%mul78_19_10 = fmul i32 %A_5_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3455 'fmul' 'mul78_19_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3456 [2/2] (8.46ns)   --->   "%z_485 = fmul i32 %mul78_19_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3456 'fmul' 'z_485' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3457 [2/2] (8.46ns)   --->   "%mul78_19_11 = fmul i32 %A_7_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3457 'fmul' 'mul78_19_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3458 [1/2] (13.1ns)   --->   "%add84_20_13 = fadd i32 %add84_20_12, i32 %z_135" [gemm_no_taffoin2.c:93]   --->   Operation 3458 'fadd' 'add84_20_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3459 [2/2] (13.1ns)   --->   "%add84_20_14 = fadd i32 %add84_20_13, i32 %z_498" [gemm_no_taffoin2.c:93]   --->   Operation 3459 'fadd' 'add84_20_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3460 [1/2] (8.46ns)   --->   "%z_500 = fmul i32 %mul78_20_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3460 'fmul' 'z_500' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3461 [2/2] (8.46ns)   --->   "%mul78_20_10 = fmul i32 %A_5_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3461 'fmul' 'mul78_20_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3462 [1/2] (13.1ns)   --->   "%add84_21_12 = fadd i32 %add84_21_11, i32 %z_513" [gemm_no_taffoin2.c:93]   --->   Operation 3462 'fadd' 'add84_21_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3463 [2/2] (13.1ns)   --->   "%add84_21_13 = fadd i32 %add84_21_12, i32 %z_163" [gemm_no_taffoin2.c:93]   --->   Operation 3463 'fadd' 'add84_21_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3464 [1/2] (8.46ns)   --->   "%z_515 = fmul i32 %mul78_21_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3464 'fmul' 'z_515' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3465 [1/2] (8.46ns)   --->   "%mul78_21_8 = fmul i32 %A_3_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3465 'fmul' 'mul78_21_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3466 [2/2] (8.46ns)   --->   "%z_516 = fmul i32 %mul78_21_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3466 'fmul' 'z_516' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3467 [2/2] (8.46ns)   --->   "%mul78_21_10 = fmul i32 %A_5_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3467 'fmul' 'mul78_21_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3468 [1/2] (13.1ns)   --->   "%add84_22_12 = fadd i32 %add84_22_11, i32 %z_529" [gemm_no_taffoin2.c:93]   --->   Operation 3468 'fadd' 'add84_22_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3469 [2/2] (13.1ns)   --->   "%add84_22_13 = fadd i32 %add84_22_12, i32 %z_191" [gemm_no_taffoin2.c:93]   --->   Operation 3469 'fadd' 'add84_22_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3470 [1/2] (8.46ns)   --->   "%mul78_22_6 = fmul i32 %A_1_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3470 'fmul' 'mul78_22_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3471 [2/2] (8.46ns)   --->   "%z_531 = fmul i32 %mul78_22_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3471 'fmul' 'z_531' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3472 [2/2] (8.46ns)   --->   "%mul78_22_8 = fmul i32 %A_3_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3472 'fmul' 'mul78_22_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3473 [1/2] (13.1ns)   --->   "%add84_23_11 = fadd i32 %add84_23_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 3473 'fadd' 'add84_23_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3474 [2/2] (13.1ns)   --->   "%add84_23_12 = fadd i32 %add84_23_11, i32 %z_545" [gemm_no_taffoin2.c:93]   --->   Operation 3474 'fadd' 'add84_23_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3475 [1/2] (8.46ns)   --->   "%z_546 = fmul i32 %mul78_23_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3475 'fmul' 'z_546' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3476 [1/2] (8.46ns)   --->   "%mul78_23_6 = fmul i32 %A_1_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3476 'fmul' 'mul78_23_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3477 [2/2] (8.46ns)   --->   "%z_547 = fmul i32 %mul78_23_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3477 'fmul' 'z_547' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3478 [2/2] (8.46ns)   --->   "%mul78_23_8 = fmul i32 %A_3_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3478 'fmul' 'mul78_23_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3479 [1/2] (13.1ns)   --->   "%add84_24_10 = fadd i32 %add84_24_s, i32 %z_560" [gemm_no_taffoin2.c:93]   --->   Operation 3479 'fadd' 'add84_24_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3480 [2/2] (13.1ns)   --->   "%add84_24_11 = fadd i32 %add84_24_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 3480 'fadd' 'add84_24_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3481 [1/2] (8.46ns)   --->   "%mul78_24_4 = fmul i32 %A_15_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3481 'fmul' 'mul78_24_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3482 [2/2] (8.46ns)   --->   "%z_562 = fmul i32 %mul78_24_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3482 'fmul' 'z_562' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3483 [2/2] (8.46ns)   --->   "%mul78_24_6 = fmul i32 %A_1_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3483 'fmul' 'mul78_24_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3484 [1/2] (13.1ns)   --->   "%add84_25_s = fadd i32 %add84_25_9, i32 %z_266" [gemm_no_taffoin2.c:93]   --->   Operation 3484 'fadd' 'add84_25_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3485 [2/2] (13.1ns)   --->   "%add84_25_10 = fadd i32 %add84_25_s, i32 %z_576" [gemm_no_taffoin2.c:93]   --->   Operation 3485 'fadd' 'add84_25_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3486 [1/2] (8.46ns)   --->   "%z_577 = fmul i32 %mul78_25_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3486 'fmul' 'z_577' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3487 [1/2] (8.46ns)   --->   "%mul78_25_4 = fmul i32 %A_15_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3487 'fmul' 'mul78_25_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3488 [2/2] (8.46ns)   --->   "%z_578 = fmul i32 %mul78_25_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3488 'fmul' 'z_578' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3489 [2/2] (8.46ns)   --->   "%mul78_25_6 = fmul i32 %A_1_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3489 'fmul' 'mul78_25_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3490 [1/2] (13.1ns)   --->   "%add84_26_9 = fadd i32 %add84_26_8, i32 %z_591" [gemm_no_taffoin2.c:93]   --->   Operation 3490 'fadd' 'add84_26_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3491 [2/2] (13.1ns)   --->   "%add84_26_s = fadd i32 %add84_26_9, i32 %z_290" [gemm_no_taffoin2.c:93]   --->   Operation 3491 'fadd' 'add84_26_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3492 [1/2] (8.46ns)   --->   "%mul78_26_2 = fmul i32 %A_13_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3492 'fmul' 'mul78_26_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3493 [2/2] (8.46ns)   --->   "%z_593 = fmul i32 %mul78_26_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3493 'fmul' 'z_593' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3494 [2/2] (8.46ns)   --->   "%mul78_26_4 = fmul i32 %A_15_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3494 'fmul' 'mul78_26_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3495 [1/2] (13.1ns)   --->   "%add84_27_8 = fadd i32 %add84_27_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 3495 'fadd' 'add84_27_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3496 [2/2] (13.1ns)   --->   "%add84_27_9 = fadd i32 %add84_27_8, i32 %z_607" [gemm_no_taffoin2.c:93]   --->   Operation 3496 'fadd' 'add84_27_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3497 [1/2] (8.46ns)   --->   "%z_608 = fmul i32 %mul78_27_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3497 'fmul' 'z_608' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3498 [1/2] (8.46ns)   --->   "%mul78_27_2 = fmul i32 %A_13_load, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3498 'fmul' 'mul78_27_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3499 [2/2] (8.46ns)   --->   "%z_609 = fmul i32 %mul78_27_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3499 'fmul' 'z_609' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3500 [2/2] (8.46ns)   --->   "%mul78_27_4 = fmul i32 %A_15_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3500 'fmul' 'mul78_27_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3501 [1/2] (13.1ns)   --->   "%add84_28_8 = fadd i32 %add84_28_7, i32 %z_8" [gemm_no_taffoin2.c:93]   --->   Operation 3501 'fadd' 'add84_28_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3502 [2/2] (13.1ns)   --->   "%add84_28_9 = fadd i32 %add84_28_8, i32 %z_623" [gemm_no_taffoin2.c:93]   --->   Operation 3502 'fadd' 'add84_28_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3503 [1/2] (8.46ns)   --->   "%mul78_28_s = fmul i32 %A_11_load, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3503 'fmul' 'mul78_28_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3504 [2/2] (8.46ns)   --->   "%z_624 = fmul i32 %mul78_28_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3504 'fmul' 'z_624' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3505 [2/2] (8.46ns)   --->   "%mul78_28_2 = fmul i32 %A_13_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3505 'fmul' 'mul78_28_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3506 [1/2] (13.1ns)   --->   "%add84_29_7 = fadd i32 %add84_29_6, i32 %z_638" [gemm_no_taffoin2.c:93]   --->   Operation 3506 'fadd' 'add84_29_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3507 [2/2] (13.1ns)   --->   "%add84_29_8 = fadd i32 %add84_29_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 3507 'fadd' 'add84_29_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3508 [1/2] (8.46ns)   --->   "%z_639 = fmul i32 %mul78_29_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3508 'fmul' 'z_639' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3509 [1/2] (8.46ns)   --->   "%mul78_29_s = fmul i32 %A_11_load, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3509 'fmul' 'mul78_29_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3510 [2/2] (8.46ns)   --->   "%z_640 = fmul i32 %mul78_29_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3510 'fmul' 'z_640' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3511 [2/2] (8.46ns)   --->   "%mul78_29_2 = fmul i32 %A_13_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3511 'fmul' 'mul78_29_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3512 [1/2] (13.1ns)   --->   "%add84_30_6 = fadd i32 %add84_30_5, i32 %z_383" [gemm_no_taffoin2.c:93]   --->   Operation 3512 'fadd' 'add84_30_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3513 [2/2] (13.1ns)   --->   "%add84_30_7 = fadd i32 %add84_30_6, i32 %z_654" [gemm_no_taffoin2.c:93]   --->   Operation 3513 'fadd' 'add84_30_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3514 [1/2] (8.46ns)   --->   "%mul78_30_9 = fmul i32 %A_9_load, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3514 'fmul' 'mul78_30_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3515 [2/2] (8.46ns)   --->   "%z_655 = fmul i32 %mul78_30_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3515 'fmul' 'z_655' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3516 [2/2] (8.46ns)   --->   "%mul78_30_s = fmul i32 %A_11_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3516 'fmul' 'mul78_30_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3517 [1/2] (13.1ns)   --->   "%add84_31_5 = fadd i32 %add84_31_4, i32 %z_669" [gemm_no_taffoin2.c:93]   --->   Operation 3517 'fadd' 'add84_31_5' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3518 [2/2] (13.1ns)   --->   "%add84_31_6 = fadd i32 %add84_31_5, i32 %z_407" [gemm_no_taffoin2.c:93]   --->   Operation 3518 'fadd' 'add84_31_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3519 [1/2] (8.46ns)   --->   "%z_670 = fmul i32 %mul78_31_7, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3519 'fmul' 'z_670' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3520 [1/2] (8.46ns)   --->   "%mul78_31_9 = fmul i32 %A_9_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3520 'fmul' 'mul78_31_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3521 [2/2] (8.46ns)   --->   "%z_671 = fmul i32 %mul78_31_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3521 'fmul' 'z_671' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3522 [2/2] (8.46ns)   --->   "%mul78_31_s = fmul i32 %A_11_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3522 'fmul' 'mul78_31_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 26.2>
ST_27 : Operation 3523 [1/2] (13.1ns)   --->   "%add84_21 = fadd i32 %add84_20, i32 %z_22" [gemm_no_taffoin2.c:93]   --->   Operation 3523 'fadd' 'add84_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3524 [2/2] (13.1ns)   --->   "%add84_22 = fadd i32 %add84_21, i32 %z_23" [gemm_no_taffoin2.c:93]   --->   Operation 3524 'fadd' 'add84_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3525 [1/2] (13.1ns)   --->   "%add84_1_21 = fadd i32 %add84_1_20, i32 %z_53" [gemm_no_taffoin2.c:93]   --->   Operation 3525 'fadd' 'add84_1_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3526 [2/2] (13.1ns)   --->   "%add84_1_22 = fadd i32 %add84_1_21, i32 %z_54" [gemm_no_taffoin2.c:93]   --->   Operation 3526 'fadd' 'add84_1_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3527 [1/2] (13.1ns)   --->   "%add84_2_21 = fadd i32 %add84_2_20, i32 %z_83" [gemm_no_taffoin2.c:93]   --->   Operation 3527 'fadd' 'add84_2_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3528 [2/2] (13.1ns)   --->   "%add84_2_22 = fadd i32 %add84_2_21, i32 %z_84" [gemm_no_taffoin2.c:93]   --->   Operation 3528 'fadd' 'add84_2_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3529 [1/2] (13.1ns)   --->   "%add84_3_21 = fadd i32 %add84_3_20, i32 %z_113" [gemm_no_taffoin2.c:93]   --->   Operation 3529 'fadd' 'add84_3_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3530 [2/2] (13.1ns)   --->   "%add84_3_22 = fadd i32 %add84_3_21, i32 %z_114" [gemm_no_taffoin2.c:93]   --->   Operation 3530 'fadd' 'add84_3_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3531 [1/2] (13.1ns)   --->   "%add84_4_21 = fadd i32 %add84_4_20, i32 %z_142" [gemm_no_taffoin2.c:93]   --->   Operation 3531 'fadd' 'add84_4_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3532 [2/2] (13.1ns)   --->   "%add84_4_22 = fadd i32 %add84_4_21, i32 %z_143" [gemm_no_taffoin2.c:93]   --->   Operation 3532 'fadd' 'add84_4_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3533 [1/2] (13.1ns)   --->   "%add84_5_21 = fadd i32 %add84_5_20, i32 %z_170" [gemm_no_taffoin2.c:93]   --->   Operation 3533 'fadd' 'add84_5_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3534 [2/2] (13.1ns)   --->   "%add84_5_22 = fadd i32 %add84_5_21, i32 %z_171" [gemm_no_taffoin2.c:93]   --->   Operation 3534 'fadd' 'add84_5_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3535 [1/2] (13.1ns)   --->   "%add84_6_21 = fadd i32 %add84_6_20, i32 %z_198" [gemm_no_taffoin2.c:93]   --->   Operation 3535 'fadd' 'add84_6_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3536 [2/2] (13.1ns)   --->   "%add84_6_22 = fadd i32 %add84_6_21, i32 %z_199" [gemm_no_taffoin2.c:93]   --->   Operation 3536 'fadd' 'add84_6_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3537 [1/2] (13.1ns)   --->   "%add84_7_21 = fadd i32 %add84_7_20, i32 %z_226" [gemm_no_taffoin2.c:93]   --->   Operation 3537 'fadd' 'add84_7_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3538 [2/2] (13.1ns)   --->   "%add84_7_22 = fadd i32 %add84_7_21, i32 %z_227" [gemm_no_taffoin2.c:93]   --->   Operation 3538 'fadd' 'add84_7_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3539 [1/2] (13.1ns)   --->   "%add84_8_21 = fadd i32 %add84_8_20, i32 %z_251" [gemm_no_taffoin2.c:93]   --->   Operation 3539 'fadd' 'add84_8_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3540 [2/2] (13.1ns)   --->   "%add84_8_22 = fadd i32 %add84_8_21, i32 %z_252" [gemm_no_taffoin2.c:93]   --->   Operation 3540 'fadd' 'add84_8_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3541 [1/2] (13.1ns)   --->   "%add84_9_20 = fadd i32 %add84_9_19, i32 %z_274" [gemm_no_taffoin2.c:93]   --->   Operation 3541 'fadd' 'add84_9_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3542 [2/2] (13.1ns)   --->   "%add84_9_21 = fadd i32 %add84_9_20, i32 %z_275" [gemm_no_taffoin2.c:93]   --->   Operation 3542 'fadd' 'add84_9_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3543 [1/2] (8.46ns)   --->   "%z_282 = fmul i32 %mul78_9_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3543 'fmul' 'z_282' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3544 [1/2] (8.46ns)   --->   "%mul96_9 = fmul i32 %D_9_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3544 'fmul' 'mul96_9' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3545 [1/2] (13.1ns)   --->   "%add84_10_20 = fadd i32 %add84_10_19, i32 %z_298" [gemm_no_taffoin2.c:93]   --->   Operation 3545 'fadd' 'add84_10_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3546 [2/2] (13.1ns)   --->   "%add84_10_21 = fadd i32 %add84_10_20, i32 %z_299" [gemm_no_taffoin2.c:93]   --->   Operation 3546 'fadd' 'add84_10_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3547 [1/2] (8.46ns)   --->   "%z_305 = fmul i32 %mul78_10_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3547 'fmul' 'z_305' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3548 [1/2] (8.46ns)   --->   "%mul78_10_23 = fmul i32 %A_15_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3548 'fmul' 'mul78_10_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3549 [2/2] (8.46ns)   --->   "%z_306 = fmul i32 %mul78_10_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3549 'fmul' 'z_306' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3550 [2/2] (8.46ns)   --->   "%mul96_s = fmul i32 %D_10_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3550 'fmul' 'mul96_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3551 [1/2] (13.1ns)   --->   "%add84_11_20 = fadd i32 %add84_11_19, i32 %z_322" [gemm_no_taffoin2.c:93]   --->   Operation 3551 'fadd' 'add84_11_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3552 [2/2] (13.1ns)   --->   "%add84_11_21 = fadd i32 %add84_11_20, i32 %z_323" [gemm_no_taffoin2.c:93]   --->   Operation 3552 'fadd' 'add84_11_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3553 [1/2] (8.46ns)   --->   "%z_328 = fmul i32 %mul78_11_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3553 'fmul' 'z_328' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3554 [1/2] (8.46ns)   --->   "%mul78_11_22 = fmul i32 %A_14_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3554 'fmul' 'mul78_11_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3555 [2/2] (8.46ns)   --->   "%z_329 = fmul i32 %mul78_11_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3555 'fmul' 'z_329' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3556 [1/2] (8.46ns)   --->   "%mul78_11_23 = fmul i32 %A_15_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3556 'fmul' 'mul78_11_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3557 [2/2] (8.46ns)   --->   "%z_330 = fmul i32 %mul78_11_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3557 'fmul' 'z_330' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3558 [2/2] (8.46ns)   --->   "%mul96_10 = fmul i32 %D_11_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3558 'fmul' 'mul96_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3559 [1/2] (13.1ns)   --->   "%add84_12_19 = fadd i32 %add84_12_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 3559 'fadd' 'add84_12_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3560 [2/2] (13.1ns)   --->   "%add84_12_20 = fadd i32 %add84_12_19, i32 %z_346" [gemm_no_taffoin2.c:93]   --->   Operation 3560 'fadd' 'add84_12_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3561 [1/2] (8.46ns)   --->   "%mul78_12_21 = fmul i32 %A_13_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3561 'fmul' 'mul78_12_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3562 [2/2] (8.46ns)   --->   "%z_352 = fmul i32 %mul78_12_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3562 'fmul' 'z_352' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3563 [1/2] (8.46ns)   --->   "%mul78_12_22 = fmul i32 %A_14_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3563 'fmul' 'mul78_12_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3564 [2/2] (8.46ns)   --->   "%z_353 = fmul i32 %mul78_12_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3564 'fmul' 'z_353' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3565 [2/2] (8.46ns)   --->   "%mul78_12_23 = fmul i32 %A_15_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3565 'fmul' 'mul78_12_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3566 [1/2] (13.1ns)   --->   "%add84_13_19 = fadd i32 %add84_13_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 3566 'fadd' 'add84_13_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3567 [2/2] (13.1ns)   --->   "%add84_13_20 = fadd i32 %add84_13_19, i32 %z_370" [gemm_no_taffoin2.c:93]   --->   Operation 3567 'fadd' 'add84_13_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3568 [1/2] (8.46ns)   --->   "%z_375 = fmul i32 %mul78_13_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3568 'fmul' 'z_375' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3569 [1/2] (8.46ns)   --->   "%mul78_13_21 = fmul i32 %A_13_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3569 'fmul' 'mul78_13_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3570 [2/2] (8.46ns)   --->   "%z_376 = fmul i32 %mul78_13_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3570 'fmul' 'z_376' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3571 [2/2] (8.46ns)   --->   "%mul78_13_22 = fmul i32 %A_14_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3571 'fmul' 'mul78_13_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3572 [2/2] (8.46ns)   --->   "%mul78_13_23 = fmul i32 %A_15_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3572 'fmul' 'mul78_13_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3573 [1/2] (13.1ns)   --->   "%add84_14_18 = fadd i32 %add84_14_17, i32 %z_393" [gemm_no_taffoin2.c:93]   --->   Operation 3573 'fadd' 'add84_14_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3574 [2/2] (13.1ns)   --->   "%add84_14_19 = fadd i32 %add84_14_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 3574 'fadd' 'add84_14_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3575 [1/2] (8.46ns)   --->   "%z_398 = fmul i32 %mul78_14_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3575 'fmul' 'z_398' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3576 [1/2] (8.46ns)   --->   "%mul78_14_20 = fmul i32 %A_11_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3576 'fmul' 'mul78_14_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3577 [2/2] (8.46ns)   --->   "%z_399 = fmul i32 %mul78_14_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3577 'fmul' 'z_399' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3578 [2/2] (8.46ns)   --->   "%mul78_14_21 = fmul i32 %A_13_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3578 'fmul' 'mul78_14_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3579 [2/2] (8.46ns)   --->   "%mul78_14_22 = fmul i32 %A_14_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3579 'fmul' 'mul78_14_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3580 [1/2] (13.1ns)   --->   "%add84_15_17 = fadd i32 %add84_15_16, i32 %z_416" [gemm_no_taffoin2.c:93]   --->   Operation 3580 'fadd' 'add84_15_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3581 [2/2] (13.1ns)   --->   "%add84_15_18 = fadd i32 %add84_15_17, i32 %z_417" [gemm_no_taffoin2.c:93]   --->   Operation 3581 'fadd' 'add84_15_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3582 [1/2] (8.46ns)   --->   "%z_421 = fmul i32 %mul78_15_18, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3582 'fmul' 'z_421' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3583 [1/2] (8.46ns)   --->   "%mul78_15_19 = fmul i32 %A_10_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3583 'fmul' 'mul78_15_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3584 [2/2] (8.46ns)   --->   "%z_422 = fmul i32 %mul78_15_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3584 'fmul' 'z_422' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3585 [1/2] (8.46ns)   --->   "%mul78_15_20 = fmul i32 %A_11_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3585 'fmul' 'mul78_15_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3586 [2/2] (8.46ns)   --->   "%z_423 = fmul i32 %mul78_15_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3586 'fmul' 'z_423' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3587 [2/2] (8.46ns)   --->   "%mul78_15_21 = fmul i32 %A_13_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3587 'fmul' 'mul78_15_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3588 [1/2] (13.1ns)   --->   "%add84_16_17 = fadd i32 %add84_16_16, i32 %z_18" [gemm_no_taffoin2.c:93]   --->   Operation 3588 'fadd' 'add84_16_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3589 [2/2] (13.1ns)   --->   "%add84_16_18 = fadd i32 %add84_16_17, i32 %z_436" [gemm_no_taffoin2.c:93]   --->   Operation 3589 'fadd' 'add84_16_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3590 [1/2] (8.46ns)   --->   "%mul78_16_12 = fmul i32 %A_9_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3590 'fmul' 'mul78_16_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3591 [2/2] (8.46ns)   --->   "%z_439 = fmul i32 %mul78_16_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3591 'fmul' 'z_439' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3592 [2/2] (8.46ns)   --->   "%mul78_16_13 = fmul i32 %A_11_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 3592 'fmul' 'mul78_16_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3593 [1/2] (13.1ns)   --->   "%add84_17_16 = fadd i32 %add84_17_15, i32 %z_451" [gemm_no_taffoin2.c:93]   --->   Operation 3593 'fadd' 'add84_17_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3594 [2/2] (13.1ns)   --->   "%add84_17_17 = fadd i32 %add84_17_16, i32 %z_49" [gemm_no_taffoin2.c:93]   --->   Operation 3594 'fadd' 'add84_17_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3595 [1/2] (8.46ns)   --->   "%z_454 = fmul i32 %mul78_17_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3595 'fmul' 'z_454' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3596 [1/2] (8.46ns)   --->   "%mul78_17_12 = fmul i32 %A_9_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3596 'fmul' 'mul78_17_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3597 [2/2] (8.46ns)   --->   "%z_455 = fmul i32 %mul78_17_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3597 'fmul' 'z_455' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3598 [2/2] (8.46ns)   --->   "%mul78_17_13 = fmul i32 %A_11_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3598 'fmul' 'mul78_17_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3599 [1/2] (13.1ns)   --->   "%add84_18_16 = fadd i32 %add84_18_15, i32 %z_467" [gemm_no_taffoin2.c:93]   --->   Operation 3599 'fadd' 'add84_18_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3600 [2/2] (13.1ns)   --->   "%add84_18_17 = fadd i32 %add84_18_16, i32 %z_79" [gemm_no_taffoin2.c:93]   --->   Operation 3600 'fadd' 'add84_18_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3601 [1/2] (8.46ns)   --->   "%mul78_18_11 = fmul i32 %A_7_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3601 'fmul' 'mul78_18_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3602 [2/2] (8.46ns)   --->   "%z_470 = fmul i32 %mul78_18_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3602 'fmul' 'z_470' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3603 [2/2] (8.46ns)   --->   "%mul78_18_12 = fmul i32 %A_9_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 3603 'fmul' 'mul78_18_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3604 [1/2] (13.1ns)   --->   "%add84_19_15 = fadd i32 %add84_19_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3604 'fadd' 'add84_19_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3605 [2/2] (13.1ns)   --->   "%add84_19_16 = fadd i32 %add84_19_15, i32 %z_483" [gemm_no_taffoin2.c:93]   --->   Operation 3605 'fadd' 'add84_19_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3606 [1/2] (8.46ns)   --->   "%z_485 = fmul i32 %mul78_19_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3606 'fmul' 'z_485' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3607 [1/2] (8.46ns)   --->   "%mul78_19_11 = fmul i32 %A_7_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3607 'fmul' 'mul78_19_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3608 [2/2] (8.46ns)   --->   "%z_486 = fmul i32 %mul78_19_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3608 'fmul' 'z_486' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3609 [2/2] (8.46ns)   --->   "%mul78_19_12 = fmul i32 %A_9_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3609 'fmul' 'mul78_19_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3610 [1/2] (13.1ns)   --->   "%add84_20_14 = fadd i32 %add84_20_13, i32 %z_498" [gemm_no_taffoin2.c:93]   --->   Operation 3610 'fadd' 'add84_20_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3611 [2/2] (13.1ns)   --->   "%add84_20_15 = fadd i32 %add84_20_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3611 'fadd' 'add84_20_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3612 [1/2] (8.46ns)   --->   "%mul78_20_10 = fmul i32 %A_5_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3612 'fmul' 'mul78_20_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3613 [2/2] (8.46ns)   --->   "%z_501 = fmul i32 %mul78_20_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3613 'fmul' 'z_501' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3614 [2/2] (8.46ns)   --->   "%mul78_20_11 = fmul i32 %A_7_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 3614 'fmul' 'mul78_20_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3615 [1/2] (13.1ns)   --->   "%add84_21_13 = fadd i32 %add84_21_12, i32 %z_163" [gemm_no_taffoin2.c:93]   --->   Operation 3615 'fadd' 'add84_21_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3616 [2/2] (13.1ns)   --->   "%add84_21_14 = fadd i32 %add84_21_13, i32 %z_514" [gemm_no_taffoin2.c:93]   --->   Operation 3616 'fadd' 'add84_21_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3617 [1/2] (8.46ns)   --->   "%z_516 = fmul i32 %mul78_21_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3617 'fmul' 'z_516' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3618 [1/2] (8.46ns)   --->   "%mul78_21_10 = fmul i32 %A_5_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3618 'fmul' 'mul78_21_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3619 [2/2] (8.46ns)   --->   "%z_517 = fmul i32 %mul78_21_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3619 'fmul' 'z_517' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3620 [2/2] (8.46ns)   --->   "%mul78_21_11 = fmul i32 %A_7_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3620 'fmul' 'mul78_21_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3621 [1/2] (13.1ns)   --->   "%add84_22_13 = fadd i32 %add84_22_12, i32 %z_191" [gemm_no_taffoin2.c:93]   --->   Operation 3621 'fadd' 'add84_22_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3622 [2/2] (13.1ns)   --->   "%add84_22_14 = fadd i32 %add84_22_13, i32 %z_530" [gemm_no_taffoin2.c:93]   --->   Operation 3622 'fadd' 'add84_22_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3623 [1/2] (8.46ns)   --->   "%z_531 = fmul i32 %mul78_22_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3623 'fmul' 'z_531' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3624 [1/2] (8.46ns)   --->   "%mul78_22_8 = fmul i32 %A_3_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3624 'fmul' 'mul78_22_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3625 [2/2] (8.46ns)   --->   "%z_532 = fmul i32 %mul78_22_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3625 'fmul' 'z_532' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3626 [2/2] (8.46ns)   --->   "%mul78_22_10 = fmul i32 %A_5_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 3626 'fmul' 'mul78_22_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3627 [1/2] (13.1ns)   --->   "%add84_23_12 = fadd i32 %add84_23_11, i32 %z_545" [gemm_no_taffoin2.c:93]   --->   Operation 3627 'fadd' 'add84_23_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3628 [2/2] (13.1ns)   --->   "%add84_23_13 = fadd i32 %add84_23_12, i32 %z_219" [gemm_no_taffoin2.c:93]   --->   Operation 3628 'fadd' 'add84_23_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3629 [1/2] (8.46ns)   --->   "%z_547 = fmul i32 %mul78_23_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3629 'fmul' 'z_547' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3630 [1/2] (8.46ns)   --->   "%mul78_23_8 = fmul i32 %A_3_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3630 'fmul' 'mul78_23_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3631 [2/2] (8.46ns)   --->   "%z_548 = fmul i32 %mul78_23_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3631 'fmul' 'z_548' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3632 [2/2] (8.46ns)   --->   "%mul78_23_10 = fmul i32 %A_5_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3632 'fmul' 'mul78_23_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3633 [1/2] (13.1ns)   --->   "%add84_24_11 = fadd i32 %add84_24_10, i32 %z_12" [gemm_no_taffoin2.c:93]   --->   Operation 3633 'fadd' 'add84_24_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3634 [2/2] (13.1ns)   --->   "%add84_24_12 = fadd i32 %add84_24_11, i32 %z_561" [gemm_no_taffoin2.c:93]   --->   Operation 3634 'fadd' 'add84_24_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3635 [1/2] (8.46ns)   --->   "%z_562 = fmul i32 %mul78_24_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3635 'fmul' 'z_562' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3636 [1/2] (8.46ns)   --->   "%mul78_24_6 = fmul i32 %A_1_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 3636 'fmul' 'mul78_24_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3637 [2/2] (8.46ns)   --->   "%z_563 = fmul i32 %mul78_24_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3637 'fmul' 'z_563' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3638 [2/2] (8.46ns)   --->   "%mul78_24_8 = fmul i32 %A_3_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 3638 'fmul' 'mul78_24_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3639 [1/2] (13.1ns)   --->   "%add84_25_10 = fadd i32 %add84_25_s, i32 %z_576" [gemm_no_taffoin2.c:93]   --->   Operation 3639 'fadd' 'add84_25_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3640 [2/2] (13.1ns)   --->   "%add84_25_11 = fadd i32 %add84_25_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 3640 'fadd' 'add84_25_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3641 [1/2] (8.46ns)   --->   "%z_578 = fmul i32 %mul78_25_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3641 'fmul' 'z_578' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3642 [1/2] (8.46ns)   --->   "%mul78_25_6 = fmul i32 %A_1_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3642 'fmul' 'mul78_25_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3643 [2/2] (8.46ns)   --->   "%z_579 = fmul i32 %mul78_25_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3643 'fmul' 'z_579' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3644 [1/2] (13.1ns)   --->   "%add84_26_s = fadd i32 %add84_26_9, i32 %z_290" [gemm_no_taffoin2.c:93]   --->   Operation 3644 'fadd' 'add84_26_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3645 [2/2] (13.1ns)   --->   "%add84_26_10 = fadd i32 %add84_26_s, i32 %z_592" [gemm_no_taffoin2.c:93]   --->   Operation 3645 'fadd' 'add84_26_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3646 [1/2] (8.46ns)   --->   "%z_593 = fmul i32 %mul78_26_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3646 'fmul' 'z_593' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3647 [1/2] (8.46ns)   --->   "%mul78_26_4 = fmul i32 %A_15_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3647 'fmul' 'mul78_26_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3648 [2/2] (8.46ns)   --->   "%z_594 = fmul i32 %mul78_26_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3648 'fmul' 'z_594' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3649 [2/2] (8.46ns)   --->   "%mul78_26_6 = fmul i32 %A_1_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 3649 'fmul' 'mul78_26_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3650 [1/2] (13.1ns)   --->   "%add84_27_9 = fadd i32 %add84_27_8, i32 %z_607" [gemm_no_taffoin2.c:93]   --->   Operation 3650 'fadd' 'add84_27_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3651 [2/2] (13.1ns)   --->   "%add84_27_s = fadd i32 %add84_27_9, i32 %z_314" [gemm_no_taffoin2.c:93]   --->   Operation 3651 'fadd' 'add84_27_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3652 [1/2] (8.46ns)   --->   "%z_609 = fmul i32 %mul78_27_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3652 'fmul' 'z_609' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3653 [1/2] (8.46ns)   --->   "%mul78_27_4 = fmul i32 %A_15_load, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3653 'fmul' 'mul78_27_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3654 [2/2] (8.46ns)   --->   "%z_610 = fmul i32 %mul78_27_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3654 'fmul' 'z_610' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3655 [1/2] (13.1ns)   --->   "%add84_28_9 = fadd i32 %add84_28_8, i32 %z_623" [gemm_no_taffoin2.c:93]   --->   Operation 3655 'fadd' 'add84_28_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3656 [2/2] (13.1ns)   --->   "%add84_28_s = fadd i32 %add84_28_9, i32 %z_338" [gemm_no_taffoin2.c:93]   --->   Operation 3656 'fadd' 'add84_28_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3657 [1/2] (8.46ns)   --->   "%z_624 = fmul i32 %mul78_28_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3657 'fmul' 'z_624' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3658 [1/2] (8.46ns)   --->   "%mul78_28_2 = fmul i32 %A_13_load, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 3658 'fmul' 'mul78_28_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3659 [2/2] (8.46ns)   --->   "%z_625 = fmul i32 %mul78_28_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3659 'fmul' 'z_625' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3660 [2/2] (8.46ns)   --->   "%mul78_28_4 = fmul i32 %A_15_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3660 'fmul' 'mul78_28_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3661 [1/2] (13.1ns)   --->   "%add84_29_8 = fadd i32 %add84_29_7, i32 %z_39" [gemm_no_taffoin2.c:93]   --->   Operation 3661 'fadd' 'add84_29_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3662 [2/2] (13.1ns)   --->   "%add84_29_9 = fadd i32 %add84_29_8, i32 %z_639" [gemm_no_taffoin2.c:93]   --->   Operation 3662 'fadd' 'add84_29_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3663 [1/2] (8.46ns)   --->   "%z_640 = fmul i32 %mul78_29_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3663 'fmul' 'z_640' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3664 [1/2] (8.46ns)   --->   "%mul78_29_2 = fmul i32 %A_13_load, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3664 'fmul' 'mul78_29_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3665 [2/2] (8.46ns)   --->   "%z_641 = fmul i32 %mul78_29_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3665 'fmul' 'z_641' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3666 [1/2] (13.1ns)   --->   "%add84_30_7 = fadd i32 %add84_30_6, i32 %z_654" [gemm_no_taffoin2.c:93]   --->   Operation 3666 'fadd' 'add84_30_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3667 [2/2] (13.1ns)   --->   "%add84_30_8 = fadd i32 %add84_30_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 3667 'fadd' 'add84_30_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3668 [1/2] (8.46ns)   --->   "%z_655 = fmul i32 %mul78_30_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3668 'fmul' 'z_655' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3669 [1/2] (8.46ns)   --->   "%mul78_30_s = fmul i32 %A_11_load, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 3669 'fmul' 'mul78_30_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3670 [2/2] (8.46ns)   --->   "%z_656 = fmul i32 %mul78_30_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3670 'fmul' 'z_656' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3671 [2/2] (8.46ns)   --->   "%mul78_30_2 = fmul i32 %A_13_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3671 'fmul' 'mul78_30_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3672 [1/2] (13.1ns)   --->   "%add84_31_6 = fadd i32 %add84_31_5, i32 %z_407" [gemm_no_taffoin2.c:93]   --->   Operation 3672 'fadd' 'add84_31_6' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3673 [2/2] (13.1ns)   --->   "%add84_31_7 = fadd i32 %add84_31_6, i32 %z_670" [gemm_no_taffoin2.c:93]   --->   Operation 3673 'fadd' 'add84_31_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3674 [1/2] (8.46ns)   --->   "%z_671 = fmul i32 %mul78_31_9, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3674 'fmul' 'z_671' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3675 [1/2] (8.46ns)   --->   "%mul78_31_s = fmul i32 %A_11_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3675 'fmul' 'mul78_31_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3676 [2/2] (8.46ns)   --->   "%z_672 = fmul i32 %mul78_31_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3676 'fmul' 'z_672' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 26.2>
ST_28 : Operation 3677 [1/2] (13.1ns)   --->   "%add84_22 = fadd i32 %add84_21, i32 %z_23" [gemm_no_taffoin2.c:93]   --->   Operation 3677 'fadd' 'add84_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3678 [2/2] (13.1ns)   --->   "%add84_23 = fadd i32 %add84_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3678 'fadd' 'add84_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3679 [1/2] (13.1ns)   --->   "%add84_1_22 = fadd i32 %add84_1_21, i32 %z_54" [gemm_no_taffoin2.c:93]   --->   Operation 3679 'fadd' 'add84_1_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3680 [2/2] (13.1ns)   --->   "%add84_1_23 = fadd i32 %add84_1_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 3680 'fadd' 'add84_1_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3681 [1/2] (13.1ns)   --->   "%add84_2_22 = fadd i32 %add84_2_21, i32 %z_84" [gemm_no_taffoin2.c:93]   --->   Operation 3681 'fadd' 'add84_2_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3682 [2/2] (13.1ns)   --->   "%add84_2_23 = fadd i32 %add84_2_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 3682 'fadd' 'add84_2_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3683 [1/2] (13.1ns)   --->   "%add84_3_22 = fadd i32 %add84_3_21, i32 %z_114" [gemm_no_taffoin2.c:93]   --->   Operation 3683 'fadd' 'add84_3_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3684 [2/2] (13.1ns)   --->   "%add84_3_23 = fadd i32 %add84_3_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 3684 'fadd' 'add84_3_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3685 [1/2] (13.1ns)   --->   "%add84_4_22 = fadd i32 %add84_4_21, i32 %z_143" [gemm_no_taffoin2.c:93]   --->   Operation 3685 'fadd' 'add84_4_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3686 [2/2] (13.1ns)   --->   "%add84_4_23 = fadd i32 %add84_4_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3686 'fadd' 'add84_4_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3687 [1/2] (13.1ns)   --->   "%add84_5_22 = fadd i32 %add84_5_21, i32 %z_171" [gemm_no_taffoin2.c:93]   --->   Operation 3687 'fadd' 'add84_5_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3688 [2/2] (13.1ns)   --->   "%add84_5_23 = fadd i32 %add84_5_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 3688 'fadd' 'add84_5_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3689 [1/2] (13.1ns)   --->   "%add84_6_22 = fadd i32 %add84_6_21, i32 %z_199" [gemm_no_taffoin2.c:93]   --->   Operation 3689 'fadd' 'add84_6_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3690 [2/2] (13.1ns)   --->   "%add84_6_23 = fadd i32 %add84_6_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 3690 'fadd' 'add84_6_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3691 [1/2] (13.1ns)   --->   "%add84_7_22 = fadd i32 %add84_7_21, i32 %z_227" [gemm_no_taffoin2.c:93]   --->   Operation 3691 'fadd' 'add84_7_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3692 [2/2] (13.1ns)   --->   "%add84_7_23 = fadd i32 %add84_7_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 3692 'fadd' 'add84_7_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3693 [1/2] (13.1ns)   --->   "%add84_8_22 = fadd i32 %add84_8_21, i32 %z_252" [gemm_no_taffoin2.c:93]   --->   Operation 3693 'fadd' 'add84_8_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3694 [2/2] (13.1ns)   --->   "%add84_8_23 = fadd i32 %add84_8_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3694 'fadd' 'add84_8_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3695 [1/2] (13.1ns)   --->   "%add84_9_21 = fadd i32 %add84_9_20, i32 %z_275" [gemm_no_taffoin2.c:93]   --->   Operation 3695 'fadd' 'add84_9_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3696 [2/2] (13.1ns)   --->   "%add84_9_22 = fadd i32 %add84_9_21, i32 %z_276" [gemm_no_taffoin2.c:93]   --->   Operation 3696 'fadd' 'add84_9_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3697 [1/2] (13.1ns)   --->   "%add84_10_21 = fadd i32 %add84_10_20, i32 %z_299" [gemm_no_taffoin2.c:93]   --->   Operation 3697 'fadd' 'add84_10_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3698 [2/2] (13.1ns)   --->   "%add84_10_22 = fadd i32 %add84_10_21, i32 %z_300" [gemm_no_taffoin2.c:93]   --->   Operation 3698 'fadd' 'add84_10_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3699 [1/2] (8.46ns)   --->   "%z_306 = fmul i32 %mul78_10_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3699 'fmul' 'z_306' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3700 [1/2] (8.46ns)   --->   "%mul96_s = fmul i32 %D_10_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3700 'fmul' 'mul96_s' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3701 [1/2] (13.1ns)   --->   "%add84_11_21 = fadd i32 %add84_11_20, i32 %z_323" [gemm_no_taffoin2.c:93]   --->   Operation 3701 'fadd' 'add84_11_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3702 [2/2] (13.1ns)   --->   "%add84_11_22 = fadd i32 %add84_11_21, i32 %z_324" [gemm_no_taffoin2.c:93]   --->   Operation 3702 'fadd' 'add84_11_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3703 [1/2] (8.46ns)   --->   "%z_329 = fmul i32 %mul78_11_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3703 'fmul' 'z_329' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3704 [1/2] (8.46ns)   --->   "%z_330 = fmul i32 %mul78_11_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3704 'fmul' 'z_330' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3705 [1/2] (8.46ns)   --->   "%mul96_10 = fmul i32 %D_11_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3705 'fmul' 'mul96_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3706 [1/2] (13.1ns)   --->   "%add84_12_20 = fadd i32 %add84_12_19, i32 %z_346" [gemm_no_taffoin2.c:93]   --->   Operation 3706 'fadd' 'add84_12_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3707 [2/2] (13.1ns)   --->   "%add84_12_21 = fadd i32 %add84_12_20, i32 %z_347" [gemm_no_taffoin2.c:93]   --->   Operation 3707 'fadd' 'add84_12_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3708 [1/2] (8.46ns)   --->   "%z_352 = fmul i32 %mul78_12_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3708 'fmul' 'z_352' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3709 [1/2] (8.46ns)   --->   "%z_353 = fmul i32 %mul78_12_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3709 'fmul' 'z_353' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3710 [1/2] (8.46ns)   --->   "%mul78_12_23 = fmul i32 %A_15_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3710 'fmul' 'mul78_12_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3711 [2/2] (8.46ns)   --->   "%z_354 = fmul i32 %mul78_12_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3711 'fmul' 'z_354' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3712 [2/2] (8.46ns)   --->   "%mul96_11 = fmul i32 %D_12_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3712 'fmul' 'mul96_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3713 [1/2] (13.1ns)   --->   "%add84_13_20 = fadd i32 %add84_13_19, i32 %z_370" [gemm_no_taffoin2.c:93]   --->   Operation 3713 'fadd' 'add84_13_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3714 [2/2] (13.1ns)   --->   "%add84_13_21 = fadd i32 %add84_13_20, i32 %z_371" [gemm_no_taffoin2.c:93]   --->   Operation 3714 'fadd' 'add84_13_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3715 [1/2] (8.46ns)   --->   "%z_376 = fmul i32 %mul78_13_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3715 'fmul' 'z_376' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3716 [1/2] (8.46ns)   --->   "%mul78_13_22 = fmul i32 %A_14_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3716 'fmul' 'mul78_13_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3717 [2/2] (8.46ns)   --->   "%z_377 = fmul i32 %mul78_13_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3717 'fmul' 'z_377' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3718 [1/2] (8.46ns)   --->   "%mul78_13_23 = fmul i32 %A_15_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3718 'fmul' 'mul78_13_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3719 [2/2] (8.46ns)   --->   "%z_378 = fmul i32 %mul78_13_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3719 'fmul' 'z_378' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3720 [2/2] (8.46ns)   --->   "%mul96_12 = fmul i32 %D_13_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3720 'fmul' 'mul96_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3721 [1/2] (13.1ns)   --->   "%add84_14_19 = fadd i32 %add84_14_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 3721 'fadd' 'add84_14_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3722 [2/2] (13.1ns)   --->   "%add84_14_20 = fadd i32 %add84_14_19, i32 %z_394" [gemm_no_taffoin2.c:93]   --->   Operation 3722 'fadd' 'add84_14_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3723 [1/2] (8.46ns)   --->   "%z_399 = fmul i32 %mul78_14_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3723 'fmul' 'z_399' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3724 [1/2] (8.46ns)   --->   "%mul78_14_21 = fmul i32 %A_13_load_1, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3724 'fmul' 'mul78_14_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3725 [2/2] (8.46ns)   --->   "%z_400 = fmul i32 %mul78_14_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3725 'fmul' 'z_400' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3726 [1/2] (8.46ns)   --->   "%mul78_14_22 = fmul i32 %A_14_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3726 'fmul' 'mul78_14_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3727 [2/2] (8.46ns)   --->   "%z_401 = fmul i32 %mul78_14_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3727 'fmul' 'z_401' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3728 [2/2] (8.46ns)   --->   "%mul78_14_23 = fmul i32 %A_15_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3728 'fmul' 'mul78_14_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3729 [2/2] (8.46ns)   --->   "%mul96_13 = fmul i32 %D_14_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3729 'fmul' 'mul96_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3730 [1/2] (13.1ns)   --->   "%add84_15_18 = fadd i32 %add84_15_17, i32 %z_417" [gemm_no_taffoin2.c:93]   --->   Operation 3730 'fadd' 'add84_15_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3731 [2/2] (13.1ns)   --->   "%add84_15_19 = fadd i32 %add84_15_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 3731 'fadd' 'add84_15_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3732 [1/2] (8.46ns)   --->   "%z_422 = fmul i32 %mul78_15_19, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3732 'fmul' 'z_422' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3733 [1/2] (8.46ns)   --->   "%z_423 = fmul i32 %mul78_15_20, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3733 'fmul' 'z_423' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3734 [1/2] (8.46ns)   --->   "%mul78_15_21 = fmul i32 %A_13_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3734 'fmul' 'mul78_15_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3735 [2/2] (8.46ns)   --->   "%z_424 = fmul i32 %mul78_15_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3735 'fmul' 'z_424' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3736 [2/2] (8.46ns)   --->   "%mul78_15_22 = fmul i32 %A_14_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3736 'fmul' 'mul78_15_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3737 [2/2] (8.46ns)   --->   "%mul78_15_23 = fmul i32 %A_15_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3737 'fmul' 'mul78_15_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3738 [1/2] (13.1ns)   --->   "%add84_16_18 = fadd i32 %add84_16_17, i32 %z_436" [gemm_no_taffoin2.c:93]   --->   Operation 3738 'fadd' 'add84_16_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3739 [2/2] (13.1ns)   --->   "%add84_16_19 = fadd i32 %add84_16_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3739 'fadd' 'add84_16_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3740 [1/2] (8.46ns)   --->   "%z_439 = fmul i32 %mul78_16_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3740 'fmul' 'z_439' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3741 [1/2] (8.46ns)   --->   "%mul78_16_13 = fmul i32 %A_11_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 3741 'fmul' 'mul78_16_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3742 [2/2] (8.46ns)   --->   "%z_440 = fmul i32 %mul78_16_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3742 'fmul' 'z_440' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3743 [2/2] (8.46ns)   --->   "%mul78_16_14 = fmul i32 %A_13_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3743 'fmul' 'mul78_16_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3744 [2/2] (8.46ns)   --->   "%mul78_16_15 = fmul i32 %A_15_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3744 'fmul' 'mul78_16_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3745 [1/2] (13.1ns)   --->   "%add84_17_17 = fadd i32 %add84_17_16, i32 %z_49" [gemm_no_taffoin2.c:93]   --->   Operation 3745 'fadd' 'add84_17_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3746 [2/2] (13.1ns)   --->   "%add84_17_18 = fadd i32 %add84_17_17, i32 %z_452" [gemm_no_taffoin2.c:93]   --->   Operation 3746 'fadd' 'add84_17_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3747 [1/2] (8.46ns)   --->   "%z_455 = fmul i32 %mul78_17_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3747 'fmul' 'z_455' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3748 [1/2] (8.46ns)   --->   "%mul78_17_13 = fmul i32 %A_11_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3748 'fmul' 'mul78_17_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3749 [2/2] (8.46ns)   --->   "%z_456 = fmul i32 %mul78_17_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3749 'fmul' 'z_456' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3750 [2/2] (8.46ns)   --->   "%mul78_17_14 = fmul i32 %A_13_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3750 'fmul' 'mul78_17_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3751 [1/2] (13.1ns)   --->   "%add84_18_17 = fadd i32 %add84_18_16, i32 %z_79" [gemm_no_taffoin2.c:93]   --->   Operation 3751 'fadd' 'add84_18_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3752 [2/2] (13.1ns)   --->   "%add84_18_18 = fadd i32 %add84_18_17, i32 %z_468" [gemm_no_taffoin2.c:93]   --->   Operation 3752 'fadd' 'add84_18_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3753 [1/2] (8.46ns)   --->   "%z_470 = fmul i32 %mul78_18_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3753 'fmul' 'z_470' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3754 [1/2] (8.46ns)   --->   "%mul78_18_12 = fmul i32 %A_9_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 3754 'fmul' 'mul78_18_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3755 [2/2] (8.46ns)   --->   "%z_471 = fmul i32 %mul78_18_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3755 'fmul' 'z_471' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3756 [2/2] (8.46ns)   --->   "%mul78_18_13 = fmul i32 %A_11_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 3756 'fmul' 'mul78_18_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3757 [1/2] (13.1ns)   --->   "%add84_19_16 = fadd i32 %add84_19_15, i32 %z_483" [gemm_no_taffoin2.c:93]   --->   Operation 3757 'fadd' 'add84_19_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3758 [2/2] (13.1ns)   --->   "%add84_19_17 = fadd i32 %add84_19_16, i32 %z_109" [gemm_no_taffoin2.c:93]   --->   Operation 3758 'fadd' 'add84_19_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3759 [1/2] (8.46ns)   --->   "%z_486 = fmul i32 %mul78_19_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3759 'fmul' 'z_486' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3760 [1/2] (8.46ns)   --->   "%mul78_19_12 = fmul i32 %A_9_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3760 'fmul' 'mul78_19_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3761 [2/2] (8.46ns)   --->   "%z_487 = fmul i32 %mul78_19_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3761 'fmul' 'z_487' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3762 [2/2] (8.46ns)   --->   "%mul78_19_13 = fmul i32 %A_11_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3762 'fmul' 'mul78_19_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3763 [1/2] (13.1ns)   --->   "%add84_20_15 = fadd i32 %add84_20_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3763 'fadd' 'add84_20_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3764 [2/2] (13.1ns)   --->   "%add84_20_16 = fadd i32 %add84_20_15, i32 %z_499" [gemm_no_taffoin2.c:93]   --->   Operation 3764 'fadd' 'add84_20_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3765 [1/2] (8.46ns)   --->   "%z_501 = fmul i32 %mul78_20_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3765 'fmul' 'z_501' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3766 [1/2] (8.46ns)   --->   "%mul78_20_11 = fmul i32 %A_7_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 3766 'fmul' 'mul78_20_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3767 [2/2] (8.46ns)   --->   "%z_502 = fmul i32 %mul78_20_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3767 'fmul' 'z_502' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3768 [2/2] (8.46ns)   --->   "%mul78_20_12 = fmul i32 %A_9_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3768 'fmul' 'mul78_20_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3769 [1/2] (13.1ns)   --->   "%add84_21_14 = fadd i32 %add84_21_13, i32 %z_514" [gemm_no_taffoin2.c:93]   --->   Operation 3769 'fadd' 'add84_21_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3770 [2/2] (13.1ns)   --->   "%add84_21_15 = fadd i32 %add84_21_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3770 'fadd' 'add84_21_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3771 [1/2] (8.46ns)   --->   "%z_517 = fmul i32 %mul78_21_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3771 'fmul' 'z_517' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3772 [1/2] (8.46ns)   --->   "%mul78_21_11 = fmul i32 %A_7_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3772 'fmul' 'mul78_21_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3773 [2/2] (8.46ns)   --->   "%z_518 = fmul i32 %mul78_21_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3773 'fmul' 'z_518' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3774 [2/2] (8.46ns)   --->   "%mul78_21_12 = fmul i32 %A_9_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3774 'fmul' 'mul78_21_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3775 [1/2] (13.1ns)   --->   "%add84_22_14 = fadd i32 %add84_22_13, i32 %z_530" [gemm_no_taffoin2.c:93]   --->   Operation 3775 'fadd' 'add84_22_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3776 [2/2] (13.1ns)   --->   "%add84_22_15 = fadd i32 %add84_22_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3776 'fadd' 'add84_22_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3777 [1/2] (8.46ns)   --->   "%z_532 = fmul i32 %mul78_22_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3777 'fmul' 'z_532' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3778 [1/2] (8.46ns)   --->   "%mul78_22_10 = fmul i32 %A_5_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 3778 'fmul' 'mul78_22_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3779 [2/2] (8.46ns)   --->   "%z_533 = fmul i32 %mul78_22_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3779 'fmul' 'z_533' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3780 [2/2] (8.46ns)   --->   "%mul78_22_11 = fmul i32 %A_7_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3780 'fmul' 'mul78_22_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3781 [1/2] (13.1ns)   --->   "%add84_23_13 = fadd i32 %add84_23_12, i32 %z_219" [gemm_no_taffoin2.c:93]   --->   Operation 3781 'fadd' 'add84_23_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3782 [2/2] (13.1ns)   --->   "%add84_23_14 = fadd i32 %add84_23_13, i32 %z_546" [gemm_no_taffoin2.c:93]   --->   Operation 3782 'fadd' 'add84_23_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3783 [1/2] (8.46ns)   --->   "%z_548 = fmul i32 %mul78_23_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3783 'fmul' 'z_548' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3784 [1/2] (8.46ns)   --->   "%mul78_23_10 = fmul i32 %A_5_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3784 'fmul' 'mul78_23_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3785 [2/2] (8.46ns)   --->   "%z_549 = fmul i32 %mul78_23_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3785 'fmul' 'z_549' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3786 [2/2] (8.46ns)   --->   "%mul78_23_11 = fmul i32 %A_7_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3786 'fmul' 'mul78_23_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3787 [1/2] (13.1ns)   --->   "%add84_24_12 = fadd i32 %add84_24_11, i32 %z_561" [gemm_no_taffoin2.c:93]   --->   Operation 3787 'fadd' 'add84_24_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3788 [2/2] (13.1ns)   --->   "%add84_24_13 = fadd i32 %add84_24_12, i32 %z_245" [gemm_no_taffoin2.c:93]   --->   Operation 3788 'fadd' 'add84_24_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3789 [1/2] (8.46ns)   --->   "%z_563 = fmul i32 %mul78_24_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3789 'fmul' 'z_563' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3790 [1/2] (8.46ns)   --->   "%mul78_24_8 = fmul i32 %A_3_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 3790 'fmul' 'mul78_24_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3791 [2/2] (8.46ns)   --->   "%z_564 = fmul i32 %mul78_24_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3791 'fmul' 'z_564' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3792 [2/2] (8.46ns)   --->   "%mul78_24_10 = fmul i32 %A_5_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3792 'fmul' 'mul78_24_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3793 [1/2] (13.1ns)   --->   "%add84_25_11 = fadd i32 %add84_25_10, i32 %z_43" [gemm_no_taffoin2.c:93]   --->   Operation 3793 'fadd' 'add84_25_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3794 [2/2] (13.1ns)   --->   "%add84_25_12 = fadd i32 %add84_25_11, i32 %z_577" [gemm_no_taffoin2.c:93]   --->   Operation 3794 'fadd' 'add84_25_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3795 [1/2] (8.46ns)   --->   "%z_579 = fmul i32 %mul78_25_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3795 'fmul' 'z_579' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3796 [2/2] (8.46ns)   --->   "%mul78_25_8 = fmul i32 %A_3_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3796 'fmul' 'mul78_25_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3797 [2/2] (8.46ns)   --->   "%mul78_25_10 = fmul i32 %A_5_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3797 'fmul' 'mul78_25_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3798 [1/2] (13.1ns)   --->   "%add84_26_10 = fadd i32 %add84_26_s, i32 %z_592" [gemm_no_taffoin2.c:93]   --->   Operation 3798 'fadd' 'add84_26_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3799 [2/2] (13.1ns)   --->   "%add84_26_11 = fadd i32 %add84_26_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 3799 'fadd' 'add84_26_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3800 [1/2] (8.46ns)   --->   "%z_594 = fmul i32 %mul78_26_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3800 'fmul' 'z_594' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3801 [1/2] (8.46ns)   --->   "%mul78_26_6 = fmul i32 %A_1_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 3801 'fmul' 'mul78_26_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3802 [2/2] (8.46ns)   --->   "%z_595 = fmul i32 %mul78_26_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3802 'fmul' 'z_595' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3803 [2/2] (8.46ns)   --->   "%mul78_26_8 = fmul i32 %A_3_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 3803 'fmul' 'mul78_26_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3804 [1/2] (13.1ns)   --->   "%add84_27_s = fadd i32 %add84_27_9, i32 %z_314" [gemm_no_taffoin2.c:93]   --->   Operation 3804 'fadd' 'add84_27_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3805 [2/2] (13.1ns)   --->   "%add84_27_10 = fadd i32 %add84_27_s, i32 %z_608" [gemm_no_taffoin2.c:93]   --->   Operation 3805 'fadd' 'add84_27_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3806 [1/2] (8.46ns)   --->   "%z_610 = fmul i32 %mul78_27_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3806 'fmul' 'z_610' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3807 [2/2] (8.46ns)   --->   "%mul78_27_6 = fmul i32 %A_1_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3807 'fmul' 'mul78_27_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3808 [2/2] (8.46ns)   --->   "%mul78_27_8 = fmul i32 %A_3_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3808 'fmul' 'mul78_27_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3809 [1/2] (13.1ns)   --->   "%add84_28_s = fadd i32 %add84_28_9, i32 %z_338" [gemm_no_taffoin2.c:93]   --->   Operation 3809 'fadd' 'add84_28_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3810 [2/2] (13.1ns)   --->   "%add84_28_10 = fadd i32 %add84_28_s, i32 %z_624" [gemm_no_taffoin2.c:93]   --->   Operation 3810 'fadd' 'add84_28_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3811 [1/2] (8.46ns)   --->   "%z_625 = fmul i32 %mul78_28_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3811 'fmul' 'z_625' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3812 [1/2] (8.46ns)   --->   "%mul78_28_4 = fmul i32 %A_15_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3812 'fmul' 'mul78_28_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3813 [2/2] (8.46ns)   --->   "%z_626 = fmul i32 %mul78_28_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3813 'fmul' 'z_626' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3814 [2/2] (8.46ns)   --->   "%mul78_28_6 = fmul i32 %A_1_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3814 'fmul' 'mul78_28_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3815 [1/2] (13.1ns)   --->   "%add84_29_9 = fadd i32 %add84_29_8, i32 %z_639" [gemm_no_taffoin2.c:93]   --->   Operation 3815 'fadd' 'add84_29_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3816 [2/2] (13.1ns)   --->   "%add84_29_s = fadd i32 %add84_29_9, i32 %z_362" [gemm_no_taffoin2.c:93]   --->   Operation 3816 'fadd' 'add84_29_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3817 [1/2] (8.46ns)   --->   "%z_641 = fmul i32 %mul78_29_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3817 'fmul' 'z_641' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3818 [2/2] (8.46ns)   --->   "%mul78_29_4 = fmul i32 %A_15_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3818 'fmul' 'mul78_29_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3819 [2/2] (8.46ns)   --->   "%mul78_29_6 = fmul i32 %A_1_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3819 'fmul' 'mul78_29_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3820 [1/2] (13.1ns)   --->   "%add84_30_8 = fadd i32 %add84_30_7, i32 %z_70" [gemm_no_taffoin2.c:93]   --->   Operation 3820 'fadd' 'add84_30_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3821 [2/2] (13.1ns)   --->   "%add84_30_9 = fadd i32 %add84_30_8, i32 %z_655" [gemm_no_taffoin2.c:93]   --->   Operation 3821 'fadd' 'add84_30_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3822 [1/2] (8.46ns)   --->   "%z_656 = fmul i32 %mul78_30_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3822 'fmul' 'z_656' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3823 [1/2] (8.46ns)   --->   "%mul78_30_2 = fmul i32 %A_13_load, i32 1.78125" [gemm_no_taffoin2.c:92]   --->   Operation 3823 'fmul' 'mul78_30_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3824 [2/2] (8.46ns)   --->   "%z_657 = fmul i32 %mul78_30_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3824 'fmul' 'z_657' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3825 [2/2] (8.46ns)   --->   "%mul78_30_4 = fmul i32 %A_15_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3825 'fmul' 'mul78_30_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3826 [1/2] (13.1ns)   --->   "%add84_31_7 = fadd i32 %add84_31_6, i32 %z_670" [gemm_no_taffoin2.c:93]   --->   Operation 3826 'fadd' 'add84_31_7' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3827 [2/2] (13.1ns)   --->   "%add84_31_8 = fadd i32 %add84_31_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 3827 'fadd' 'add84_31_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3828 [1/2] (8.46ns)   --->   "%z_672 = fmul i32 %mul78_31_s, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3828 'fmul' 'z_672' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3829 [2/2] (8.46ns)   --->   "%mul78_31_2 = fmul i32 %A_13_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3829 'fmul' 'mul78_31_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3830 [2/2] (8.46ns)   --->   "%mul78_31_4 = fmul i32 %A_15_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3830 'fmul' 'mul78_31_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 26.2>
ST_29 : Operation 3831 [1/2] (13.1ns)   --->   "%add84_23 = fadd i32 %add84_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3831 'fadd' 'add84_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3832 [2/2] (13.1ns)   --->   "%add84_24 = fadd i32 %add84_23, i32 %z_25" [gemm_no_taffoin2.c:93]   --->   Operation 3832 'fadd' 'add84_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3833 [1/2] (13.1ns)   --->   "%add84_1_23 = fadd i32 %add84_1_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 3833 'fadd' 'add84_1_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3834 [2/2] (13.1ns)   --->   "%add84_1_24 = fadd i32 %add84_1_23, i32 %z_56" [gemm_no_taffoin2.c:93]   --->   Operation 3834 'fadd' 'add84_1_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3835 [1/2] (13.1ns)   --->   "%add84_2_23 = fadd i32 %add84_2_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 3835 'fadd' 'add84_2_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3836 [2/2] (13.1ns)   --->   "%add84_2_24 = fadd i32 %add84_2_23, i32 %z_86" [gemm_no_taffoin2.c:93]   --->   Operation 3836 'fadd' 'add84_2_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3837 [1/2] (13.1ns)   --->   "%add84_3_23 = fadd i32 %add84_3_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 3837 'fadd' 'add84_3_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3838 [2/2] (13.1ns)   --->   "%add84_3_24 = fadd i32 %add84_3_23, i32 %z_116" [gemm_no_taffoin2.c:93]   --->   Operation 3838 'fadd' 'add84_3_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3839 [1/2] (13.1ns)   --->   "%add84_4_23 = fadd i32 %add84_4_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3839 'fadd' 'add84_4_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3840 [2/2] (13.1ns)   --->   "%add84_4_24 = fadd i32 %add84_4_23, i32 %z_144" [gemm_no_taffoin2.c:93]   --->   Operation 3840 'fadd' 'add84_4_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3841 [1/2] (13.1ns)   --->   "%add84_5_23 = fadd i32 %add84_5_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 3841 'fadd' 'add84_5_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3842 [2/2] (13.1ns)   --->   "%add84_5_24 = fadd i32 %add84_5_23, i32 %z_172" [gemm_no_taffoin2.c:93]   --->   Operation 3842 'fadd' 'add84_5_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3843 [1/2] (13.1ns)   --->   "%add84_6_23 = fadd i32 %add84_6_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 3843 'fadd' 'add84_6_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3844 [2/2] (13.1ns)   --->   "%add84_6_24 = fadd i32 %add84_6_23, i32 %z_200" [gemm_no_taffoin2.c:93]   --->   Operation 3844 'fadd' 'add84_6_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3845 [1/2] (13.1ns)   --->   "%add84_7_23 = fadd i32 %add84_7_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 3845 'fadd' 'add84_7_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3846 [2/2] (13.1ns)   --->   "%add84_7_24 = fadd i32 %add84_7_23, i32 %z_228" [gemm_no_taffoin2.c:93]   --->   Operation 3846 'fadd' 'add84_7_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3847 [1/2] (13.1ns)   --->   "%add84_8_23 = fadd i32 %add84_8_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 3847 'fadd' 'add84_8_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3848 [2/2] (13.1ns)   --->   "%add84_8_24 = fadd i32 %add84_8_23, i32 %z_253" [gemm_no_taffoin2.c:93]   --->   Operation 3848 'fadd' 'add84_8_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3849 [1/2] (13.1ns)   --->   "%add84_9_22 = fadd i32 %add84_9_21, i32 %z_276" [gemm_no_taffoin2.c:93]   --->   Operation 3849 'fadd' 'add84_9_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3850 [2/2] (13.1ns)   --->   "%add84_9_23 = fadd i32 %add84_9_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 3850 'fadd' 'add84_9_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3851 [1/2] (13.1ns)   --->   "%add84_10_22 = fadd i32 %add84_10_21, i32 %z_300" [gemm_no_taffoin2.c:93]   --->   Operation 3851 'fadd' 'add84_10_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3852 [2/2] (13.1ns)   --->   "%add84_10_23 = fadd i32 %add84_10_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 3852 'fadd' 'add84_10_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3853 [1/2] (13.1ns)   --->   "%add84_11_22 = fadd i32 %add84_11_21, i32 %z_324" [gemm_no_taffoin2.c:93]   --->   Operation 3853 'fadd' 'add84_11_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3854 [2/2] (13.1ns)   --->   "%add84_11_23 = fadd i32 %add84_11_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 3854 'fadd' 'add84_11_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3855 [1/2] (13.1ns)   --->   "%add84_12_21 = fadd i32 %add84_12_20, i32 %z_347" [gemm_no_taffoin2.c:93]   --->   Operation 3855 'fadd' 'add84_12_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3856 [2/2] (13.1ns)   --->   "%add84_12_22 = fadd i32 %add84_12_21, i32 %z_348" [gemm_no_taffoin2.c:93]   --->   Operation 3856 'fadd' 'add84_12_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3857 [1/2] (8.46ns)   --->   "%z_354 = fmul i32 %mul78_12_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3857 'fmul' 'z_354' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3858 [1/2] (8.46ns)   --->   "%mul96_11 = fmul i32 %D_12_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3858 'fmul' 'mul96_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3859 [1/2] (13.1ns)   --->   "%add84_13_21 = fadd i32 %add84_13_20, i32 %z_371" [gemm_no_taffoin2.c:93]   --->   Operation 3859 'fadd' 'add84_13_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3860 [2/2] (13.1ns)   --->   "%add84_13_22 = fadd i32 %add84_13_21, i32 %z_372" [gemm_no_taffoin2.c:93]   --->   Operation 3860 'fadd' 'add84_13_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3861 [1/2] (8.46ns)   --->   "%z_377 = fmul i32 %mul78_13_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3861 'fmul' 'z_377' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3862 [1/2] (8.46ns)   --->   "%z_378 = fmul i32 %mul78_13_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3862 'fmul' 'z_378' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3863 [1/2] (8.46ns)   --->   "%mul96_12 = fmul i32 %D_13_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3863 'fmul' 'mul96_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3864 [1/2] (13.1ns)   --->   "%add84_14_20 = fadd i32 %add84_14_19, i32 %z_394" [gemm_no_taffoin2.c:93]   --->   Operation 3864 'fadd' 'add84_14_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3865 [2/2] (13.1ns)   --->   "%add84_14_21 = fadd i32 %add84_14_20, i32 %z_395" [gemm_no_taffoin2.c:93]   --->   Operation 3865 'fadd' 'add84_14_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3866 [1/2] (8.46ns)   --->   "%z_400 = fmul i32 %mul78_14_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3866 'fmul' 'z_400' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3867 [1/2] (8.46ns)   --->   "%z_401 = fmul i32 %mul78_14_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3867 'fmul' 'z_401' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3868 [1/2] (8.46ns)   --->   "%mul78_14_23 = fmul i32 %A_15_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3868 'fmul' 'mul78_14_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3869 [2/2] (8.46ns)   --->   "%z_402 = fmul i32 %mul78_14_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3869 'fmul' 'z_402' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3870 [1/2] (8.46ns)   --->   "%mul96_13 = fmul i32 %D_14_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3870 'fmul' 'mul96_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3871 [1/2] (13.1ns)   --->   "%add84_15_19 = fadd i32 %add84_15_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 3871 'fadd' 'add84_15_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3872 [2/2] (13.1ns)   --->   "%add84_15_20 = fadd i32 %add84_15_19, i32 %z_418" [gemm_no_taffoin2.c:93]   --->   Operation 3872 'fadd' 'add84_15_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3873 [1/2] (8.46ns)   --->   "%z_424 = fmul i32 %mul78_15_21, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3873 'fmul' 'z_424' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3874 [1/2] (8.46ns)   --->   "%mul78_15_22 = fmul i32 %A_14_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3874 'fmul' 'mul78_15_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3875 [2/2] (8.46ns)   --->   "%z_425 = fmul i32 %mul78_15_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3875 'fmul' 'z_425' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3876 [1/2] (8.46ns)   --->   "%mul78_15_23 = fmul i32 %A_15_load_1, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 3876 'fmul' 'mul78_15_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3877 [2/2] (8.46ns)   --->   "%z_426 = fmul i32 %mul78_15_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3877 'fmul' 'z_426' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3878 [2/2] (8.46ns)   --->   "%mul96_14 = fmul i32 %D_15_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3878 'fmul' 'mul96_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3879 [1/2] (13.1ns)   --->   "%add84_16_19 = fadd i32 %add84_16_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 3879 'fadd' 'add84_16_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3880 [2/2] (13.1ns)   --->   "%add84_16_20 = fadd i32 %add84_16_19, i32 %z_437" [gemm_no_taffoin2.c:93]   --->   Operation 3880 'fadd' 'add84_16_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3881 [1/2] (8.46ns)   --->   "%z_440 = fmul i32 %mul78_16_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3881 'fmul' 'z_440' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3882 [1/2] (8.46ns)   --->   "%mul78_16_14 = fmul i32 %A_13_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3882 'fmul' 'mul78_16_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3883 [2/2] (8.46ns)   --->   "%z_441 = fmul i32 %mul78_16_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3883 'fmul' 'z_441' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3884 [1/2] (8.46ns)   --->   "%mul78_16_15 = fmul i32 %A_15_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3884 'fmul' 'mul78_16_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3885 [2/2] (8.46ns)   --->   "%z_442 = fmul i32 %mul78_16_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3885 'fmul' 'z_442' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3886 [2/2] (8.46ns)   --->   "%mul96_15 = fmul i32 %D_16_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 3886 'fmul' 'mul96_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3887 [1/2] (13.1ns)   --->   "%add84_17_18 = fadd i32 %add84_17_17, i32 %z_452" [gemm_no_taffoin2.c:93]   --->   Operation 3887 'fadd' 'add84_17_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3888 [2/2] (13.1ns)   --->   "%add84_17_19 = fadd i32 %add84_17_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 3888 'fadd' 'add84_17_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3889 [1/2] (8.46ns)   --->   "%z_456 = fmul i32 %mul78_17_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3889 'fmul' 'z_456' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3890 [1/2] (8.46ns)   --->   "%mul78_17_14 = fmul i32 %A_13_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 3890 'fmul' 'mul78_17_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3891 [2/2] (8.46ns)   --->   "%z_457 = fmul i32 %mul78_17_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3891 'fmul' 'z_457' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3892 [2/2] (8.46ns)   --->   "%mul78_17_15 = fmul i32 %A_15_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3892 'fmul' 'mul78_17_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3893 [1/2] (13.1ns)   --->   "%add84_18_18 = fadd i32 %add84_18_17, i32 %z_468" [gemm_no_taffoin2.c:93]   --->   Operation 3893 'fadd' 'add84_18_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3894 [2/2] (13.1ns)   --->   "%add84_18_19 = fadd i32 %add84_18_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 3894 'fadd' 'add84_18_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3895 [1/2] (8.46ns)   --->   "%z_471 = fmul i32 %mul78_18_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3895 'fmul' 'z_471' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3896 [1/2] (8.46ns)   --->   "%mul78_18_13 = fmul i32 %A_11_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 3896 'fmul' 'mul78_18_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3897 [2/2] (8.46ns)   --->   "%z_472 = fmul i32 %mul78_18_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3897 'fmul' 'z_472' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3898 [2/2] (8.46ns)   --->   "%mul78_18_14 = fmul i32 %A_13_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3898 'fmul' 'mul78_18_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3899 [2/2] (8.46ns)   --->   "%mul78_18_15 = fmul i32 %A_15_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3899 'fmul' 'mul78_18_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3900 [1/2] (13.1ns)   --->   "%add84_19_17 = fadd i32 %add84_19_16, i32 %z_109" [gemm_no_taffoin2.c:93]   --->   Operation 3900 'fadd' 'add84_19_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3901 [2/2] (13.1ns)   --->   "%add84_19_18 = fadd i32 %add84_19_17, i32 %z_484" [gemm_no_taffoin2.c:93]   --->   Operation 3901 'fadd' 'add84_19_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3902 [1/2] (8.46ns)   --->   "%z_487 = fmul i32 %mul78_19_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3902 'fmul' 'z_487' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3903 [1/2] (8.46ns)   --->   "%mul78_19_13 = fmul i32 %A_11_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3903 'fmul' 'mul78_19_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3904 [2/2] (8.46ns)   --->   "%z_488 = fmul i32 %mul78_19_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3904 'fmul' 'z_488' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3905 [2/2] (8.46ns)   --->   "%mul78_19_14 = fmul i32 %A_13_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 3905 'fmul' 'mul78_19_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3906 [1/2] (13.1ns)   --->   "%add84_20_16 = fadd i32 %add84_20_15, i32 %z_499" [gemm_no_taffoin2.c:93]   --->   Operation 3906 'fadd' 'add84_20_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3907 [2/2] (13.1ns)   --->   "%add84_20_17 = fadd i32 %add84_20_16, i32 %z_138" [gemm_no_taffoin2.c:93]   --->   Operation 3907 'fadd' 'add84_20_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3908 [1/2] (8.46ns)   --->   "%z_502 = fmul i32 %mul78_20_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3908 'fmul' 'z_502' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3909 [1/2] (8.46ns)   --->   "%mul78_20_12 = fmul i32 %A_9_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3909 'fmul' 'mul78_20_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3910 [2/2] (8.46ns)   --->   "%z_503 = fmul i32 %mul78_20_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3910 'fmul' 'z_503' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3911 [2/2] (8.46ns)   --->   "%mul78_20_13 = fmul i32 %A_11_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3911 'fmul' 'mul78_20_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3912 [2/2] (8.46ns)   --->   "%mul78_20_14 = fmul i32 %A_13_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 3912 'fmul' 'mul78_20_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3913 [1/2] (13.1ns)   --->   "%add84_21_15 = fadd i32 %add84_21_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3913 'fadd' 'add84_21_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3914 [2/2] (13.1ns)   --->   "%add84_21_16 = fadd i32 %add84_21_15, i32 %z_515" [gemm_no_taffoin2.c:93]   --->   Operation 3914 'fadd' 'add84_21_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3915 [1/2] (8.46ns)   --->   "%z_518 = fmul i32 %mul78_21_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3915 'fmul' 'z_518' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3916 [1/2] (8.46ns)   --->   "%mul78_21_12 = fmul i32 %A_9_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 3916 'fmul' 'mul78_21_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3917 [2/2] (8.46ns)   --->   "%z_519 = fmul i32 %mul78_21_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3917 'fmul' 'z_519' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3918 [2/2] (8.46ns)   --->   "%mul78_21_13 = fmul i32 %A_11_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 3918 'fmul' 'mul78_21_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3919 [1/2] (13.1ns)   --->   "%add84_22_15 = fadd i32 %add84_22_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 3919 'fadd' 'add84_22_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3920 [2/2] (13.1ns)   --->   "%add84_22_16 = fadd i32 %add84_22_15, i32 %z_531" [gemm_no_taffoin2.c:93]   --->   Operation 3920 'fadd' 'add84_22_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3921 [1/2] (8.46ns)   --->   "%z_533 = fmul i32 %mul78_22_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3921 'fmul' 'z_533' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3922 [1/2] (8.46ns)   --->   "%mul78_22_11 = fmul i32 %A_7_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3922 'fmul' 'mul78_22_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3923 [2/2] (8.46ns)   --->   "%z_534 = fmul i32 %mul78_22_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3923 'fmul' 'z_534' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3924 [2/2] (8.46ns)   --->   "%mul78_22_12 = fmul i32 %A_9_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3924 'fmul' 'mul78_22_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3925 [2/2] (8.46ns)   --->   "%mul78_22_13 = fmul i32 %A_11_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3925 'fmul' 'mul78_22_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3926 [1/2] (13.1ns)   --->   "%add84_23_14 = fadd i32 %add84_23_13, i32 %z_546" [gemm_no_taffoin2.c:93]   --->   Operation 3926 'fadd' 'add84_23_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3927 [2/2] (13.1ns)   --->   "%add84_23_15 = fadd i32 %add84_23_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 3927 'fadd' 'add84_23_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3928 [1/2] (8.46ns)   --->   "%z_549 = fmul i32 %mul78_23_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3928 'fmul' 'z_549' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3929 [1/2] (8.46ns)   --->   "%mul78_23_11 = fmul i32 %A_7_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 3929 'fmul' 'mul78_23_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3930 [2/2] (8.46ns)   --->   "%z_550 = fmul i32 %mul78_23_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3930 'fmul' 'z_550' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3931 [2/2] (8.46ns)   --->   "%mul78_23_12 = fmul i32 %A_9_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 3931 'fmul' 'mul78_23_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3932 [1/2] (13.1ns)   --->   "%add84_24_13 = fadd i32 %add84_24_12, i32 %z_245" [gemm_no_taffoin2.c:93]   --->   Operation 3932 'fadd' 'add84_24_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3933 [2/2] (13.1ns)   --->   "%add84_24_14 = fadd i32 %add84_24_13, i32 %z_562" [gemm_no_taffoin2.c:93]   --->   Operation 3933 'fadd' 'add84_24_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3934 [1/2] (8.46ns)   --->   "%z_564 = fmul i32 %mul78_24_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3934 'fmul' 'z_564' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3935 [1/2] (8.46ns)   --->   "%mul78_24_10 = fmul i32 %A_5_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3935 'fmul' 'mul78_24_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3936 [2/2] (8.46ns)   --->   "%z_565 = fmul i32 %mul78_24_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3936 'fmul' 'z_565' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3937 [2/2] (8.46ns)   --->   "%mul78_24_11 = fmul i32 %A_7_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 3937 'fmul' 'mul78_24_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3938 [2/2] (8.46ns)   --->   "%mul78_24_12 = fmul i32 %A_9_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3938 'fmul' 'mul78_24_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3939 [1/2] (13.1ns)   --->   "%add84_25_12 = fadd i32 %add84_25_11, i32 %z_577" [gemm_no_taffoin2.c:93]   --->   Operation 3939 'fadd' 'add84_25_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3940 [2/2] (13.1ns)   --->   "%add84_25_13 = fadd i32 %add84_25_12, i32 %z_269" [gemm_no_taffoin2.c:93]   --->   Operation 3940 'fadd' 'add84_25_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3941 [1/2] (8.46ns)   --->   "%mul78_25_8 = fmul i32 %A_3_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 3941 'fmul' 'mul78_25_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3942 [2/2] (8.46ns)   --->   "%z_580 = fmul i32 %mul78_25_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3942 'fmul' 'z_580' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3943 [1/2] (8.46ns)   --->   "%mul78_25_10 = fmul i32 %A_5_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3943 'fmul' 'mul78_25_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3944 [2/2] (8.46ns)   --->   "%z_581 = fmul i32 %mul78_25_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3944 'fmul' 'z_581' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3945 [2/2] (8.46ns)   --->   "%mul78_25_11 = fmul i32 %A_7_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 3945 'fmul' 'mul78_25_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3946 [1/2] (13.1ns)   --->   "%add84_26_11 = fadd i32 %add84_26_10, i32 %z_74" [gemm_no_taffoin2.c:93]   --->   Operation 3946 'fadd' 'add84_26_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3947 [2/2] (13.1ns)   --->   "%add84_26_12 = fadd i32 %add84_26_11, i32 %z_593" [gemm_no_taffoin2.c:93]   --->   Operation 3947 'fadd' 'add84_26_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3948 [1/2] (8.46ns)   --->   "%z_595 = fmul i32 %mul78_26_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3948 'fmul' 'z_595' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3949 [1/2] (8.46ns)   --->   "%mul78_26_8 = fmul i32 %A_3_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 3949 'fmul' 'mul78_26_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3950 [2/2] (8.46ns)   --->   "%z_596 = fmul i32 %mul78_26_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3950 'fmul' 'z_596' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3951 [2/2] (8.46ns)   --->   "%mul78_26_10 = fmul i32 %A_5_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 3951 'fmul' 'mul78_26_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3952 [1/2] (13.1ns)   --->   "%add84_27_10 = fadd i32 %add84_27_s, i32 %z_608" [gemm_no_taffoin2.c:93]   --->   Operation 3952 'fadd' 'add84_27_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3953 [2/2] (13.1ns)   --->   "%add84_27_11 = fadd i32 %add84_27_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 3953 'fadd' 'add84_27_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3954 [1/2] (8.46ns)   --->   "%mul78_27_6 = fmul i32 %A_1_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 3954 'fmul' 'mul78_27_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3955 [2/2] (8.46ns)   --->   "%z_611 = fmul i32 %mul78_27_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3955 'fmul' 'z_611' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3956 [1/2] (8.46ns)   --->   "%mul78_27_8 = fmul i32 %A_3_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 3956 'fmul' 'mul78_27_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3957 [2/2] (8.46ns)   --->   "%z_612 = fmul i32 %mul78_27_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3957 'fmul' 'z_612' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3958 [2/2] (8.46ns)   --->   "%mul78_27_10 = fmul i32 %A_5_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 3958 'fmul' 'mul78_27_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3959 [1/2] (13.1ns)   --->   "%add84_28_10 = fadd i32 %add84_28_s, i32 %z_624" [gemm_no_taffoin2.c:93]   --->   Operation 3959 'fadd' 'add84_28_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3960 [2/2] (13.1ns)   --->   "%add84_28_11 = fadd i32 %add84_28_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 3960 'fadd' 'add84_28_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3961 [1/2] (8.46ns)   --->   "%z_626 = fmul i32 %mul78_28_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3961 'fmul' 'z_626' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3962 [1/2] (8.46ns)   --->   "%mul78_28_6 = fmul i32 %A_1_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 3962 'fmul' 'mul78_28_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3963 [2/2] (8.46ns)   --->   "%z_627 = fmul i32 %mul78_28_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3963 'fmul' 'z_627' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3964 [2/2] (8.46ns)   --->   "%mul78_28_8 = fmul i32 %A_3_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 3964 'fmul' 'mul78_28_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3965 [1/2] (13.1ns)   --->   "%add84_29_s = fadd i32 %add84_29_9, i32 %z_362" [gemm_no_taffoin2.c:93]   --->   Operation 3965 'fadd' 'add84_29_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3966 [2/2] (13.1ns)   --->   "%add84_29_10 = fadd i32 %add84_29_s, i32 %z_640" [gemm_no_taffoin2.c:93]   --->   Operation 3966 'fadd' 'add84_29_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3967 [1/2] (8.46ns)   --->   "%mul78_29_4 = fmul i32 %A_15_load, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 3967 'fmul' 'mul78_29_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3968 [2/2] (8.46ns)   --->   "%z_642 = fmul i32 %mul78_29_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3968 'fmul' 'z_642' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3969 [1/2] (8.46ns)   --->   "%mul78_29_6 = fmul i32 %A_1_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 3969 'fmul' 'mul78_29_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3970 [2/2] (8.46ns)   --->   "%z_643 = fmul i32 %mul78_29_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3970 'fmul' 'z_643' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3971 [2/2] (8.46ns)   --->   "%mul78_29_8 = fmul i32 %A_3_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 3971 'fmul' 'mul78_29_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3972 [1/2] (13.1ns)   --->   "%add84_30_9 = fadd i32 %add84_30_8, i32 %z_655" [gemm_no_taffoin2.c:93]   --->   Operation 3972 'fadd' 'add84_30_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3973 [2/2] (13.1ns)   --->   "%add84_30_s = fadd i32 %add84_30_9, i32 %z_386" [gemm_no_taffoin2.c:93]   --->   Operation 3973 'fadd' 'add84_30_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3974 [1/2] (8.46ns)   --->   "%z_657 = fmul i32 %mul78_30_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3974 'fmul' 'z_657' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3975 [1/2] (8.46ns)   --->   "%mul78_30_4 = fmul i32 %A_15_load, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 3975 'fmul' 'mul78_30_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3976 [2/2] (8.46ns)   --->   "%z_658 = fmul i32 %mul78_30_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3976 'fmul' 'z_658' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3977 [2/2] (8.46ns)   --->   "%mul78_30_6 = fmul i32 %A_1_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 3977 'fmul' 'mul78_30_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3978 [1/2] (13.1ns)   --->   "%add84_31_8 = fadd i32 %add84_31_7, i32 %z_100" [gemm_no_taffoin2.c:93]   --->   Operation 3978 'fadd' 'add84_31_8' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3979 [2/2] (13.1ns)   --->   "%add84_31_9 = fadd i32 %add84_31_8, i32 %z_671" [gemm_no_taffoin2.c:93]   --->   Operation 3979 'fadd' 'add84_31_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3980 [1/2] (8.46ns)   --->   "%mul78_31_2 = fmul i32 %A_13_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3980 'fmul' 'mul78_31_2' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3981 [2/2] (8.46ns)   --->   "%z_673 = fmul i32 %mul78_31_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3981 'fmul' 'z_673' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3982 [1/2] (8.46ns)   --->   "%mul78_31_4 = fmul i32 %A_15_load, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3982 'fmul' 'mul78_31_4' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3983 [2/2] (8.46ns)   --->   "%z_674 = fmul i32 %mul78_31_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 3983 'fmul' 'z_674' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3984 [2/2] (8.46ns)   --->   "%mul78_31_6 = fmul i32 %A_1_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 3984 'fmul' 'mul78_31_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 26.2>
ST_30 : Operation 3985 [1/2] (13.1ns)   --->   "%add84_24 = fadd i32 %add84_23, i32 %z_25" [gemm_no_taffoin2.c:93]   --->   Operation 3985 'fadd' 'add84_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3986 [2/2] (13.1ns)   --->   "%add84_25 = fadd i32 %add84_24, i32 %z_26" [gemm_no_taffoin2.c:93]   --->   Operation 3986 'fadd' 'add84_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3987 [1/2] (13.1ns)   --->   "%add84_1_24 = fadd i32 %add84_1_23, i32 %z_56" [gemm_no_taffoin2.c:93]   --->   Operation 3987 'fadd' 'add84_1_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3988 [2/2] (13.1ns)   --->   "%add84_1_25 = fadd i32 %add84_1_24, i32 %z_57" [gemm_no_taffoin2.c:93]   --->   Operation 3988 'fadd' 'add84_1_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3989 [1/2] (13.1ns)   --->   "%add84_2_24 = fadd i32 %add84_2_23, i32 %z_86" [gemm_no_taffoin2.c:93]   --->   Operation 3989 'fadd' 'add84_2_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3990 [2/2] (13.1ns)   --->   "%add84_2_25 = fadd i32 %add84_2_24, i32 %z_87" [gemm_no_taffoin2.c:93]   --->   Operation 3990 'fadd' 'add84_2_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3991 [1/2] (13.1ns)   --->   "%add84_3_24 = fadd i32 %add84_3_23, i32 %z_116" [gemm_no_taffoin2.c:93]   --->   Operation 3991 'fadd' 'add84_3_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3992 [2/2] (13.1ns)   --->   "%add84_3_25 = fadd i32 %add84_3_24, i32 %z_117" [gemm_no_taffoin2.c:93]   --->   Operation 3992 'fadd' 'add84_3_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3993 [1/2] (13.1ns)   --->   "%add84_4_24 = fadd i32 %add84_4_23, i32 %z_144" [gemm_no_taffoin2.c:93]   --->   Operation 3993 'fadd' 'add84_4_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3994 [2/2] (13.1ns)   --->   "%add84_4_25 = fadd i32 %add84_4_24, i32 %z_145" [gemm_no_taffoin2.c:93]   --->   Operation 3994 'fadd' 'add84_4_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3995 [1/2] (13.1ns)   --->   "%add84_5_24 = fadd i32 %add84_5_23, i32 %z_172" [gemm_no_taffoin2.c:93]   --->   Operation 3995 'fadd' 'add84_5_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3996 [2/2] (13.1ns)   --->   "%add84_5_25 = fadd i32 %add84_5_24, i32 %z_173" [gemm_no_taffoin2.c:93]   --->   Operation 3996 'fadd' 'add84_5_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3997 [1/2] (13.1ns)   --->   "%add84_6_24 = fadd i32 %add84_6_23, i32 %z_200" [gemm_no_taffoin2.c:93]   --->   Operation 3997 'fadd' 'add84_6_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3998 [2/2] (13.1ns)   --->   "%add84_6_25 = fadd i32 %add84_6_24, i32 %z_201" [gemm_no_taffoin2.c:93]   --->   Operation 3998 'fadd' 'add84_6_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3999 [1/2] (13.1ns)   --->   "%add84_7_24 = fadd i32 %add84_7_23, i32 %z_228" [gemm_no_taffoin2.c:93]   --->   Operation 3999 'fadd' 'add84_7_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4000 [2/2] (13.1ns)   --->   "%add84_7_25 = fadd i32 %add84_7_24, i32 %z_229" [gemm_no_taffoin2.c:93]   --->   Operation 4000 'fadd' 'add84_7_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4001 [1/2] (13.1ns)   --->   "%add84_8_24 = fadd i32 %add84_8_23, i32 %z_253" [gemm_no_taffoin2.c:93]   --->   Operation 4001 'fadd' 'add84_8_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4002 [2/2] (13.1ns)   --->   "%add84_8_25 = fadd i32 %add84_8_24, i32 %z_254" [gemm_no_taffoin2.c:93]   --->   Operation 4002 'fadd' 'add84_8_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4003 [1/2] (13.1ns)   --->   "%add84_9_23 = fadd i32 %add84_9_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4003 'fadd' 'add84_9_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4004 [2/2] (13.1ns)   --->   "%add84_9_24 = fadd i32 %add84_9_23, i32 %z_277" [gemm_no_taffoin2.c:93]   --->   Operation 4004 'fadd' 'add84_9_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4005 [1/2] (13.1ns)   --->   "%add84_10_23 = fadd i32 %add84_10_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4005 'fadd' 'add84_10_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4006 [2/2] (13.1ns)   --->   "%add84_10_24 = fadd i32 %add84_10_23, i32 %z_301" [gemm_no_taffoin2.c:93]   --->   Operation 4006 'fadd' 'add84_10_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4007 [1/2] (13.1ns)   --->   "%add84_11_23 = fadd i32 %add84_11_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4007 'fadd' 'add84_11_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4008 [2/2] (13.1ns)   --->   "%add84_11_24 = fadd i32 %add84_11_23, i32 %z_325" [gemm_no_taffoin2.c:93]   --->   Operation 4008 'fadd' 'add84_11_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4009 [1/2] (13.1ns)   --->   "%add84_12_22 = fadd i32 %add84_12_21, i32 %z_348" [gemm_no_taffoin2.c:93]   --->   Operation 4009 'fadd' 'add84_12_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4010 [2/2] (13.1ns)   --->   "%add84_12_23 = fadd i32 %add84_12_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4010 'fadd' 'add84_12_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4011 [1/2] (13.1ns)   --->   "%add84_13_22 = fadd i32 %add84_13_21, i32 %z_372" [gemm_no_taffoin2.c:93]   --->   Operation 4011 'fadd' 'add84_13_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4012 [2/2] (13.1ns)   --->   "%add84_13_23 = fadd i32 %add84_13_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4012 'fadd' 'add84_13_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4013 [1/2] (13.1ns)   --->   "%add84_14_21 = fadd i32 %add84_14_20, i32 %z_395" [gemm_no_taffoin2.c:93]   --->   Operation 4013 'fadd' 'add84_14_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4014 [2/2] (13.1ns)   --->   "%add84_14_22 = fadd i32 %add84_14_21, i32 %z_396" [gemm_no_taffoin2.c:93]   --->   Operation 4014 'fadd' 'add84_14_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4015 [1/2] (8.46ns)   --->   "%z_402 = fmul i32 %mul78_14_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4015 'fmul' 'z_402' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4016 [1/2] (13.1ns)   --->   "%add84_15_20 = fadd i32 %add84_15_19, i32 %z_418" [gemm_no_taffoin2.c:93]   --->   Operation 4016 'fadd' 'add84_15_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4017 [2/2] (13.1ns)   --->   "%add84_15_21 = fadd i32 %add84_15_20, i32 %z_419" [gemm_no_taffoin2.c:93]   --->   Operation 4017 'fadd' 'add84_15_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4018 [1/2] (8.46ns)   --->   "%z_425 = fmul i32 %mul78_15_22, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4018 'fmul' 'z_425' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4019 [1/2] (8.46ns)   --->   "%z_426 = fmul i32 %mul78_15_23, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4019 'fmul' 'z_426' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4020 [1/2] (8.46ns)   --->   "%mul96_14 = fmul i32 %D_15_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4020 'fmul' 'mul96_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4021 [1/2] (13.1ns)   --->   "%add84_16_20 = fadd i32 %add84_16_19, i32 %z_437" [gemm_no_taffoin2.c:93]   --->   Operation 4021 'fadd' 'add84_16_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4022 [2/2] (13.1ns)   --->   "%add84_16_21 = fadd i32 %add84_16_20, i32 %z_22" [gemm_no_taffoin2.c:93]   --->   Operation 4022 'fadd' 'add84_16_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4023 [1/2] (8.46ns)   --->   "%z_441 = fmul i32 %mul78_16_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4023 'fmul' 'z_441' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4024 [1/2] (8.46ns)   --->   "%z_442 = fmul i32 %mul78_16_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4024 'fmul' 'z_442' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4025 [1/2] (8.46ns)   --->   "%mul96_15 = fmul i32 %D_16_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4025 'fmul' 'mul96_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4026 [1/2] (13.1ns)   --->   "%add84_17_19 = fadd i32 %add84_17_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 4026 'fadd' 'add84_17_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4027 [2/2] (13.1ns)   --->   "%add84_17_20 = fadd i32 %add84_17_19, i32 %z_453" [gemm_no_taffoin2.c:93]   --->   Operation 4027 'fadd' 'add84_17_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4028 [1/2] (8.46ns)   --->   "%z_457 = fmul i32 %mul78_17_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4028 'fmul' 'z_457' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4029 [1/2] (8.46ns)   --->   "%mul78_17_15 = fmul i32 %A_15_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 4029 'fmul' 'mul78_17_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4030 [2/2] (8.46ns)   --->   "%z_458 = fmul i32 %mul78_17_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4030 'fmul' 'z_458' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4031 [2/2] (8.46ns)   --->   "%mul96_16 = fmul i32 %D_17_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4031 'fmul' 'mul96_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4032 [1/2] (13.1ns)   --->   "%add84_18_19 = fadd i32 %add84_18_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 4032 'fadd' 'add84_18_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4033 [2/2] (13.1ns)   --->   "%add84_18_20 = fadd i32 %add84_18_19, i32 %z_469" [gemm_no_taffoin2.c:93]   --->   Operation 4033 'fadd' 'add84_18_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4034 [1/2] (8.46ns)   --->   "%z_472 = fmul i32 %mul78_18_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4034 'fmul' 'z_472' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4035 [1/2] (8.46ns)   --->   "%mul78_18_14 = fmul i32 %A_13_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4035 'fmul' 'mul78_18_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4036 [2/2] (8.46ns)   --->   "%z_473 = fmul i32 %mul78_18_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4036 'fmul' 'z_473' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4037 [1/2] (8.46ns)   --->   "%mul78_18_15 = fmul i32 %A_15_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4037 'fmul' 'mul78_18_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4038 [2/2] (8.46ns)   --->   "%z_474 = fmul i32 %mul78_18_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4038 'fmul' 'z_474' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4039 [2/2] (8.46ns)   --->   "%mul96_17 = fmul i32 %D_18_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4039 'fmul' 'mul96_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4040 [1/2] (13.1ns)   --->   "%add84_19_18 = fadd i32 %add84_19_17, i32 %z_484" [gemm_no_taffoin2.c:93]   --->   Operation 4040 'fadd' 'add84_19_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4041 [2/2] (13.1ns)   --->   "%add84_19_19 = fadd i32 %add84_19_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 4041 'fadd' 'add84_19_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4042 [1/2] (8.46ns)   --->   "%z_488 = fmul i32 %mul78_19_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4042 'fmul' 'z_488' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4043 [1/2] (8.46ns)   --->   "%mul78_19_14 = fmul i32 %A_13_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 4043 'fmul' 'mul78_19_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4044 [2/2] (8.46ns)   --->   "%z_489 = fmul i32 %mul78_19_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4044 'fmul' 'z_489' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4045 [2/2] (8.46ns)   --->   "%mul78_19_15 = fmul i32 %A_15_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 4045 'fmul' 'mul78_19_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4046 [2/2] (8.46ns)   --->   "%mul96_18 = fmul i32 %D_19_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4046 'fmul' 'mul96_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4047 [1/2] (13.1ns)   --->   "%add84_20_17 = fadd i32 %add84_20_16, i32 %z_138" [gemm_no_taffoin2.c:93]   --->   Operation 4047 'fadd' 'add84_20_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4048 [2/2] (13.1ns)   --->   "%add84_20_18 = fadd i32 %add84_20_17, i32 %z_500" [gemm_no_taffoin2.c:93]   --->   Operation 4048 'fadd' 'add84_20_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4049 [1/2] (8.46ns)   --->   "%z_503 = fmul i32 %mul78_20_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4049 'fmul' 'z_503' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4050 [1/2] (8.46ns)   --->   "%mul78_20_13 = fmul i32 %A_11_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 4050 'fmul' 'mul78_20_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4051 [2/2] (8.46ns)   --->   "%z_504 = fmul i32 %mul78_20_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4051 'fmul' 'z_504' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4052 [1/2] (8.46ns)   --->   "%mul78_20_14 = fmul i32 %A_13_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 4052 'fmul' 'mul78_20_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4053 [2/2] (8.46ns)   --->   "%z_505 = fmul i32 %mul78_20_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4053 'fmul' 'z_505' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4054 [2/2] (8.46ns)   --->   "%mul78_20_15 = fmul i32 %A_15_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 4054 'fmul' 'mul78_20_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4055 [2/2] (8.46ns)   --->   "%mul96_19 = fmul i32 %D_20_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4055 'fmul' 'mul96_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4056 [1/2] (13.1ns)   --->   "%add84_21_16 = fadd i32 %add84_21_15, i32 %z_515" [gemm_no_taffoin2.c:93]   --->   Operation 4056 'fadd' 'add84_21_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4057 [2/2] (13.1ns)   --->   "%add84_21_17 = fadd i32 %add84_21_16, i32 %z_166" [gemm_no_taffoin2.c:93]   --->   Operation 4057 'fadd' 'add84_21_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4058 [1/2] (8.46ns)   --->   "%z_519 = fmul i32 %mul78_21_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4058 'fmul' 'z_519' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4059 [1/2] (8.46ns)   --->   "%mul78_21_13 = fmul i32 %A_11_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 4059 'fmul' 'mul78_21_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4060 [2/2] (8.46ns)   --->   "%z_520 = fmul i32 %mul78_21_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4060 'fmul' 'z_520' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4061 [2/2] (8.46ns)   --->   "%mul78_21_14 = fmul i32 %A_13_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 4061 'fmul' 'mul78_21_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4062 [2/2] (8.46ns)   --->   "%mul78_21_15 = fmul i32 %A_15_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4062 'fmul' 'mul78_21_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4063 [1/2] (13.1ns)   --->   "%add84_22_16 = fadd i32 %add84_22_15, i32 %z_531" [gemm_no_taffoin2.c:93]   --->   Operation 4063 'fadd' 'add84_22_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4064 [2/2] (13.1ns)   --->   "%add84_22_17 = fadd i32 %add84_22_16, i32 %z_194" [gemm_no_taffoin2.c:93]   --->   Operation 4064 'fadd' 'add84_22_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4065 [1/2] (8.46ns)   --->   "%z_534 = fmul i32 %mul78_22_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4065 'fmul' 'z_534' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4066 [1/2] (8.46ns)   --->   "%mul78_22_12 = fmul i32 %A_9_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 4066 'fmul' 'mul78_22_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4067 [2/2] (8.46ns)   --->   "%z_535 = fmul i32 %mul78_22_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4067 'fmul' 'z_535' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4068 [1/2] (8.46ns)   --->   "%mul78_22_13 = fmul i32 %A_11_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4068 'fmul' 'mul78_22_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4069 [2/2] (8.46ns)   --->   "%z_536 = fmul i32 %mul78_22_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4069 'fmul' 'z_536' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4070 [2/2] (8.46ns)   --->   "%mul78_22_14 = fmul i32 %A_13_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 4070 'fmul' 'mul78_22_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4071 [1/2] (13.1ns)   --->   "%add84_23_15 = fadd i32 %add84_23_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4071 'fadd' 'add84_23_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4072 [2/2] (13.1ns)   --->   "%add84_23_16 = fadd i32 %add84_23_15, i32 %z_547" [gemm_no_taffoin2.c:93]   --->   Operation 4072 'fadd' 'add84_23_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4073 [1/2] (8.46ns)   --->   "%z_550 = fmul i32 %mul78_23_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4073 'fmul' 'z_550' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4074 [1/2] (8.46ns)   --->   "%mul78_23_12 = fmul i32 %A_9_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 4074 'fmul' 'mul78_23_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4075 [2/2] (8.46ns)   --->   "%z_551 = fmul i32 %mul78_23_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4075 'fmul' 'z_551' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4076 [2/2] (8.46ns)   --->   "%mul78_23_13 = fmul i32 %A_11_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 4076 'fmul' 'mul78_23_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4077 [2/2] (8.46ns)   --->   "%mul78_23_14 = fmul i32 %A_13_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 4077 'fmul' 'mul78_23_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4078 [1/2] (13.1ns)   --->   "%add84_24_14 = fadd i32 %add84_24_13, i32 %z_562" [gemm_no_taffoin2.c:93]   --->   Operation 4078 'fadd' 'add84_24_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4079 [2/2] (13.1ns)   --->   "%add84_24_15 = fadd i32 %add84_24_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4079 'fadd' 'add84_24_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4080 [1/2] (8.46ns)   --->   "%z_565 = fmul i32 %mul78_24_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4080 'fmul' 'z_565' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4081 [1/2] (8.46ns)   --->   "%mul78_24_11 = fmul i32 %A_7_load_1, i32 2.90625" [gemm_no_taffoin2.c:92]   --->   Operation 4081 'fmul' 'mul78_24_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4082 [2/2] (8.46ns)   --->   "%z_566 = fmul i32 %mul78_24_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4082 'fmul' 'z_566' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4083 [1/2] (8.46ns)   --->   "%mul78_24_12 = fmul i32 %A_9_load_1, i32 1.59375" [gemm_no_taffoin2.c:92]   --->   Operation 4083 'fmul' 'mul78_24_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4084 [2/2] (8.46ns)   --->   "%z_567 = fmul i32 %mul78_24_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4084 'fmul' 'z_567' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4085 [2/2] (8.46ns)   --->   "%mul78_24_13 = fmul i32 %A_11_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4085 'fmul' 'mul78_24_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4086 [1/2] (13.1ns)   --->   "%add84_25_13 = fadd i32 %add84_25_12, i32 %z_269" [gemm_no_taffoin2.c:93]   --->   Operation 4086 'fadd' 'add84_25_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4087 [2/2] (13.1ns)   --->   "%add84_25_14 = fadd i32 %add84_25_13, i32 %z_578" [gemm_no_taffoin2.c:93]   --->   Operation 4087 'fadd' 'add84_25_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4088 [1/2] (8.46ns)   --->   "%z_580 = fmul i32 %mul78_25_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4088 'fmul' 'z_580' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4089 [1/2] (8.46ns)   --->   "%z_581 = fmul i32 %mul78_25_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4089 'fmul' 'z_581' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4090 [1/2] (8.46ns)   --->   "%mul78_25_11 = fmul i32 %A_7_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 4090 'fmul' 'mul78_25_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4091 [2/2] (8.46ns)   --->   "%z_582 = fmul i32 %mul78_25_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4091 'fmul' 'z_582' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4092 [2/2] (8.46ns)   --->   "%mul78_25_12 = fmul i32 %A_9_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4092 'fmul' 'mul78_25_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4093 [2/2] (8.46ns)   --->   "%mul78_25_13 = fmul i32 %A_11_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 4093 'fmul' 'mul78_25_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4094 [1/2] (13.1ns)   --->   "%add84_26_12 = fadd i32 %add84_26_11, i32 %z_593" [gemm_no_taffoin2.c:93]   --->   Operation 4094 'fadd' 'add84_26_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4095 [2/2] (13.1ns)   --->   "%add84_26_13 = fadd i32 %add84_26_12, i32 %z_293" [gemm_no_taffoin2.c:93]   --->   Operation 4095 'fadd' 'add84_26_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4096 [1/2] (8.46ns)   --->   "%z_596 = fmul i32 %mul78_26_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4096 'fmul' 'z_596' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4097 [1/2] (8.46ns)   --->   "%mul78_26_10 = fmul i32 %A_5_load_1, i32 2.15625" [gemm_no_taffoin2.c:92]   --->   Operation 4097 'fmul' 'mul78_26_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4098 [2/2] (8.46ns)   --->   "%z_597 = fmul i32 %mul78_26_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4098 'fmul' 'z_597' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4099 [2/2] (8.46ns)   --->   "%mul78_26_11 = fmul i32 %A_7_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4099 'fmul' 'mul78_26_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4100 [2/2] (8.46ns)   --->   "%mul78_26_12 = fmul i32 %A_9_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4100 'fmul' 'mul78_26_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4101 [1/2] (13.1ns)   --->   "%add84_27_11 = fadd i32 %add84_27_10, i32 %z_104" [gemm_no_taffoin2.c:93]   --->   Operation 4101 'fadd' 'add84_27_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4102 [2/2] (13.1ns)   --->   "%add84_27_12 = fadd i32 %add84_27_11, i32 %z_609" [gemm_no_taffoin2.c:93]   --->   Operation 4102 'fadd' 'add84_27_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4103 [1/2] (8.46ns)   --->   "%z_611 = fmul i32 %mul78_27_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4103 'fmul' 'z_611' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4104 [1/2] (8.46ns)   --->   "%z_612 = fmul i32 %mul78_27_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4104 'fmul' 'z_612' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4105 [1/2] (8.46ns)   --->   "%mul78_27_10 = fmul i32 %A_5_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 4105 'fmul' 'mul78_27_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4106 [2/2] (8.46ns)   --->   "%z_613 = fmul i32 %mul78_27_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4106 'fmul' 'z_613' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4107 [2/2] (8.46ns)   --->   "%mul78_27_11 = fmul i32 %A_7_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 4107 'fmul' 'mul78_27_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4108 [2/2] (8.46ns)   --->   "%mul78_27_12 = fmul i32 %A_9_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 4108 'fmul' 'mul78_27_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4109 [1/2] (13.1ns)   --->   "%add84_28_11 = fadd i32 %add84_28_10, i32 %z_133" [gemm_no_taffoin2.c:93]   --->   Operation 4109 'fadd' 'add84_28_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4110 [2/2] (13.1ns)   --->   "%add84_28_12 = fadd i32 %add84_28_11, i32 %z_625" [gemm_no_taffoin2.c:93]   --->   Operation 4110 'fadd' 'add84_28_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4111 [1/2] (8.46ns)   --->   "%z_627 = fmul i32 %mul78_28_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4111 'fmul' 'z_627' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4112 [1/2] (8.46ns)   --->   "%mul78_28_8 = fmul i32 %A_3_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4112 'fmul' 'mul78_28_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4113 [2/2] (8.46ns)   --->   "%z_628 = fmul i32 %mul78_28_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4113 'fmul' 'z_628' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4114 [2/2] (8.46ns)   --->   "%mul78_28_10 = fmul i32 %A_5_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 4114 'fmul' 'mul78_28_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4115 [2/2] (8.46ns)   --->   "%mul78_28_11 = fmul i32 %A_7_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 4115 'fmul' 'mul78_28_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4116 [1/2] (13.1ns)   --->   "%add84_29_10 = fadd i32 %add84_29_s, i32 %z_640" [gemm_no_taffoin2.c:93]   --->   Operation 4116 'fadd' 'add84_29_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4117 [2/2] (13.1ns)   --->   "%add84_29_11 = fadd i32 %add84_29_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 4117 'fadd' 'add84_29_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4118 [1/2] (8.46ns)   --->   "%z_642 = fmul i32 %mul78_29_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4118 'fmul' 'z_642' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4119 [1/2] (8.46ns)   --->   "%z_643 = fmul i32 %mul78_29_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4119 'fmul' 'z_643' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4120 [1/2] (8.46ns)   --->   "%mul78_29_8 = fmul i32 %A_3_load_1, i32 2.4375" [gemm_no_taffoin2.c:92]   --->   Operation 4120 'fmul' 'mul78_29_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4121 [2/2] (8.46ns)   --->   "%z_644 = fmul i32 %mul78_29_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4121 'fmul' 'z_644' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4122 [2/2] (8.46ns)   --->   "%mul78_29_10 = fmul i32 %A_5_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 4122 'fmul' 'mul78_29_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4123 [2/2] (8.46ns)   --->   "%mul78_29_11 = fmul i32 %A_7_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 4123 'fmul' 'mul78_29_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4124 [1/2] (13.1ns)   --->   "%add84_30_s = fadd i32 %add84_30_9, i32 %z_386" [gemm_no_taffoin2.c:93]   --->   Operation 4124 'fadd' 'add84_30_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4125 [2/2] (13.1ns)   --->   "%add84_30_10 = fadd i32 %add84_30_s, i32 %z_656" [gemm_no_taffoin2.c:93]   --->   Operation 4125 'fadd' 'add84_30_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4126 [1/2] (8.46ns)   --->   "%z_658 = fmul i32 %mul78_30_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4126 'fmul' 'z_658' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4127 [1/2] (8.46ns)   --->   "%mul78_30_6 = fmul i32 %A_1_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 4127 'fmul' 'mul78_30_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4128 [2/2] (8.46ns)   --->   "%z_659 = fmul i32 %mul78_30_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4128 'fmul' 'z_659' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4129 [2/2] (8.46ns)   --->   "%mul78_30_8 = fmul i32 %A_3_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4129 'fmul' 'mul78_30_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4130 [2/2] (8.46ns)   --->   "%mul78_30_10 = fmul i32 %A_5_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 4130 'fmul' 'mul78_30_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4131 [1/2] (13.1ns)   --->   "%add84_31_9 = fadd i32 %add84_31_8, i32 %z_671" [gemm_no_taffoin2.c:93]   --->   Operation 4131 'fadd' 'add84_31_9' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4132 [2/2] (13.1ns)   --->   "%add84_31_s = fadd i32 %add84_31_9, i32 %z_410" [gemm_no_taffoin2.c:93]   --->   Operation 4132 'fadd' 'add84_31_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4133 [1/2] (8.46ns)   --->   "%z_673 = fmul i32 %mul78_31_2, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4133 'fmul' 'z_673' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4134 [1/2] (8.46ns)   --->   "%z_674 = fmul i32 %mul78_31_4, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4134 'fmul' 'z_674' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4135 [1/2] (8.46ns)   --->   "%mul78_31_6 = fmul i32 %A_1_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4135 'fmul' 'mul78_31_6' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4136 [2/2] (8.46ns)   --->   "%z_675 = fmul i32 %mul78_31_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4136 'fmul' 'z_675' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4137 [2/2] (8.46ns)   --->   "%mul78_31_8 = fmul i32 %A_3_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4137 'fmul' 'mul78_31_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4138 [2/2] (8.46ns)   --->   "%mul78_31_10 = fmul i32 %A_5_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4138 'fmul' 'mul78_31_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 26.2>
ST_31 : Operation 4139 [1/2] (13.1ns)   --->   "%add84_25 = fadd i32 %add84_24, i32 %z_26" [gemm_no_taffoin2.c:93]   --->   Operation 4139 'fadd' 'add84_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4140 [2/2] (13.1ns)   --->   "%add84_26 = fadd i32 %add84_25, i32 %z_27" [gemm_no_taffoin2.c:93]   --->   Operation 4140 'fadd' 'add84_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4141 [1/2] (13.1ns)   --->   "%add84_1_25 = fadd i32 %add84_1_24, i32 %z_57" [gemm_no_taffoin2.c:93]   --->   Operation 4141 'fadd' 'add84_1_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4142 [2/2] (13.1ns)   --->   "%add84_1_26 = fadd i32 %add84_1_25, i32 %z_58" [gemm_no_taffoin2.c:93]   --->   Operation 4142 'fadd' 'add84_1_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4143 [1/2] (13.1ns)   --->   "%add84_2_25 = fadd i32 %add84_2_24, i32 %z_87" [gemm_no_taffoin2.c:93]   --->   Operation 4143 'fadd' 'add84_2_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4144 [2/2] (13.1ns)   --->   "%add84_2_26 = fadd i32 %add84_2_25, i32 %z_88" [gemm_no_taffoin2.c:93]   --->   Operation 4144 'fadd' 'add84_2_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4145 [1/2] (13.1ns)   --->   "%add84_3_25 = fadd i32 %add84_3_24, i32 %z_117" [gemm_no_taffoin2.c:93]   --->   Operation 4145 'fadd' 'add84_3_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4146 [2/2] (13.1ns)   --->   "%add84_3_26 = fadd i32 %add84_3_25, i32 %z_118" [gemm_no_taffoin2.c:93]   --->   Operation 4146 'fadd' 'add84_3_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4147 [1/2] (13.1ns)   --->   "%add84_4_25 = fadd i32 %add84_4_24, i32 %z_145" [gemm_no_taffoin2.c:93]   --->   Operation 4147 'fadd' 'add84_4_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4148 [2/2] (13.1ns)   --->   "%add84_4_26 = fadd i32 %add84_4_25, i32 %z_146" [gemm_no_taffoin2.c:93]   --->   Operation 4148 'fadd' 'add84_4_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4149 [1/2] (13.1ns)   --->   "%add84_5_25 = fadd i32 %add84_5_24, i32 %z_173" [gemm_no_taffoin2.c:93]   --->   Operation 4149 'fadd' 'add84_5_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4150 [2/2] (13.1ns)   --->   "%add84_5_26 = fadd i32 %add84_5_25, i32 %z_174" [gemm_no_taffoin2.c:93]   --->   Operation 4150 'fadd' 'add84_5_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4151 [1/2] (13.1ns)   --->   "%add84_6_25 = fadd i32 %add84_6_24, i32 %z_201" [gemm_no_taffoin2.c:93]   --->   Operation 4151 'fadd' 'add84_6_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4152 [2/2] (13.1ns)   --->   "%add84_6_26 = fadd i32 %add84_6_25, i32 %z_202" [gemm_no_taffoin2.c:93]   --->   Operation 4152 'fadd' 'add84_6_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4153 [1/2] (13.1ns)   --->   "%add84_7_25 = fadd i32 %add84_7_24, i32 %z_229" [gemm_no_taffoin2.c:93]   --->   Operation 4153 'fadd' 'add84_7_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4154 [2/2] (13.1ns)   --->   "%add84_7_26 = fadd i32 %add84_7_25, i32 %z_230" [gemm_no_taffoin2.c:93]   --->   Operation 4154 'fadd' 'add84_7_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4155 [1/2] (13.1ns)   --->   "%add84_8_25 = fadd i32 %add84_8_24, i32 %z_254" [gemm_no_taffoin2.c:93]   --->   Operation 4155 'fadd' 'add84_8_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4156 [2/2] (13.1ns)   --->   "%add84_8_26 = fadd i32 %add84_8_25, i32 %z_255" [gemm_no_taffoin2.c:93]   --->   Operation 4156 'fadd' 'add84_8_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4157 [1/2] (13.1ns)   --->   "%add84_9_24 = fadd i32 %add84_9_23, i32 %z_277" [gemm_no_taffoin2.c:93]   --->   Operation 4157 'fadd' 'add84_9_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4158 [2/2] (13.1ns)   --->   "%add84_9_25 = fadd i32 %add84_9_24, i32 %z_278" [gemm_no_taffoin2.c:93]   --->   Operation 4158 'fadd' 'add84_9_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4159 [1/2] (13.1ns)   --->   "%add84_10_24 = fadd i32 %add84_10_23, i32 %z_301" [gemm_no_taffoin2.c:93]   --->   Operation 4159 'fadd' 'add84_10_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4160 [2/2] (13.1ns)   --->   "%add84_10_25 = fadd i32 %add84_10_24, i32 %z_302" [gemm_no_taffoin2.c:93]   --->   Operation 4160 'fadd' 'add84_10_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4161 [1/2] (13.1ns)   --->   "%add84_11_24 = fadd i32 %add84_11_23, i32 %z_325" [gemm_no_taffoin2.c:93]   --->   Operation 4161 'fadd' 'add84_11_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4162 [2/2] (13.1ns)   --->   "%add84_11_25 = fadd i32 %add84_11_24, i32 %z_326" [gemm_no_taffoin2.c:93]   --->   Operation 4162 'fadd' 'add84_11_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4163 [1/2] (13.1ns)   --->   "%add84_12_23 = fadd i32 %add84_12_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4163 'fadd' 'add84_12_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4164 [2/2] (13.1ns)   --->   "%add84_12_24 = fadd i32 %add84_12_23, i32 %z_349" [gemm_no_taffoin2.c:93]   --->   Operation 4164 'fadd' 'add84_12_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4165 [1/2] (13.1ns)   --->   "%add84_13_23 = fadd i32 %add84_13_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4165 'fadd' 'add84_13_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4166 [2/2] (13.1ns)   --->   "%add84_13_24 = fadd i32 %add84_13_23, i32 %z_373" [gemm_no_taffoin2.c:93]   --->   Operation 4166 'fadd' 'add84_13_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4167 [1/2] (13.1ns)   --->   "%add84_14_22 = fadd i32 %add84_14_21, i32 %z_396" [gemm_no_taffoin2.c:93]   --->   Operation 4167 'fadd' 'add84_14_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4168 [2/2] (13.1ns)   --->   "%add84_14_23 = fadd i32 %add84_14_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4168 'fadd' 'add84_14_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4169 [1/2] (13.1ns)   --->   "%add84_15_21 = fadd i32 %add84_15_20, i32 %z_419" [gemm_no_taffoin2.c:93]   --->   Operation 4169 'fadd' 'add84_15_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4170 [2/2] (13.1ns)   --->   "%add84_15_22 = fadd i32 %add84_15_21, i32 %z_420" [gemm_no_taffoin2.c:93]   --->   Operation 4170 'fadd' 'add84_15_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4171 [1/2] (13.1ns)   --->   "%add84_16_21 = fadd i32 %add84_16_20, i32 %z_22" [gemm_no_taffoin2.c:93]   --->   Operation 4171 'fadd' 'add84_16_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4172 [2/2] (13.1ns)   --->   "%add84_16_22 = fadd i32 %add84_16_21, i32 %z_438" [gemm_no_taffoin2.c:93]   --->   Operation 4172 'fadd' 'add84_16_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4173 [1/2] (13.1ns)   --->   "%add84_17_20 = fadd i32 %add84_17_19, i32 %z_453" [gemm_no_taffoin2.c:93]   --->   Operation 4173 'fadd' 'add84_17_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4174 [2/2] (13.1ns)   --->   "%add84_17_21 = fadd i32 %add84_17_20, i32 %z_53" [gemm_no_taffoin2.c:93]   --->   Operation 4174 'fadd' 'add84_17_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4175 [1/2] (8.46ns)   --->   "%z_458 = fmul i32 %mul78_17_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4175 'fmul' 'z_458' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4176 [1/2] (8.46ns)   --->   "%mul96_16 = fmul i32 %D_17_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4176 'fmul' 'mul96_16' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4177 [1/2] (13.1ns)   --->   "%add84_18_20 = fadd i32 %add84_18_19, i32 %z_469" [gemm_no_taffoin2.c:93]   --->   Operation 4177 'fadd' 'add84_18_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4178 [2/2] (13.1ns)   --->   "%add84_18_21 = fadd i32 %add84_18_20, i32 %z_83" [gemm_no_taffoin2.c:93]   --->   Operation 4178 'fadd' 'add84_18_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4179 [1/2] (8.46ns)   --->   "%z_473 = fmul i32 %mul78_18_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4179 'fmul' 'z_473' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4180 [1/2] (8.46ns)   --->   "%z_474 = fmul i32 %mul78_18_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4180 'fmul' 'z_474' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4181 [1/2] (8.46ns)   --->   "%mul96_17 = fmul i32 %D_18_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4181 'fmul' 'mul96_17' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4182 [1/2] (13.1ns)   --->   "%add84_19_19 = fadd i32 %add84_19_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 4182 'fadd' 'add84_19_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4183 [2/2] (13.1ns)   --->   "%add84_19_20 = fadd i32 %add84_19_19, i32 %z_485" [gemm_no_taffoin2.c:93]   --->   Operation 4183 'fadd' 'add84_19_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4184 [1/2] (8.46ns)   --->   "%z_489 = fmul i32 %mul78_19_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4184 'fmul' 'z_489' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4185 [1/2] (8.46ns)   --->   "%mul78_19_15 = fmul i32 %A_15_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 4185 'fmul' 'mul78_19_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4186 [2/2] (8.46ns)   --->   "%z_490 = fmul i32 %mul78_19_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4186 'fmul' 'z_490' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4187 [1/2] (8.46ns)   --->   "%mul96_18 = fmul i32 %D_19_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4187 'fmul' 'mul96_18' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4188 [1/2] (13.1ns)   --->   "%add84_20_18 = fadd i32 %add84_20_17, i32 %z_500" [gemm_no_taffoin2.c:93]   --->   Operation 4188 'fadd' 'add84_20_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4189 [2/2] (13.1ns)   --->   "%add84_20_19 = fadd i32 %add84_20_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 4189 'fadd' 'add84_20_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4190 [1/2] (8.46ns)   --->   "%z_504 = fmul i32 %mul78_20_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4190 'fmul' 'z_504' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4191 [1/2] (8.46ns)   --->   "%z_505 = fmul i32 %mul78_20_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4191 'fmul' 'z_505' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4192 [1/2] (8.46ns)   --->   "%mul78_20_15 = fmul i32 %A_15_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 4192 'fmul' 'mul78_20_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4193 [2/2] (8.46ns)   --->   "%z_506 = fmul i32 %mul78_20_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4193 'fmul' 'z_506' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4194 [1/2] (8.46ns)   --->   "%mul96_19 = fmul i32 %D_20_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4194 'fmul' 'mul96_19' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4195 [1/2] (13.1ns)   --->   "%add84_21_17 = fadd i32 %add84_21_16, i32 %z_166" [gemm_no_taffoin2.c:93]   --->   Operation 4195 'fadd' 'add84_21_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4196 [2/2] (13.1ns)   --->   "%add84_21_18 = fadd i32 %add84_21_17, i32 %z_516" [gemm_no_taffoin2.c:93]   --->   Operation 4196 'fadd' 'add84_21_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4197 [1/2] (8.46ns)   --->   "%z_520 = fmul i32 %mul78_21_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4197 'fmul' 'z_520' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4198 [1/2] (8.46ns)   --->   "%mul78_21_14 = fmul i32 %A_13_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 4198 'fmul' 'mul78_21_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4199 [2/2] (8.46ns)   --->   "%z_521 = fmul i32 %mul78_21_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4199 'fmul' 'z_521' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4200 [1/2] (8.46ns)   --->   "%mul78_21_15 = fmul i32 %A_15_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4200 'fmul' 'mul78_21_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4201 [2/2] (8.46ns)   --->   "%z_522 = fmul i32 %mul78_21_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4201 'fmul' 'z_522' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4202 [2/2] (8.46ns)   --->   "%mul96_20 = fmul i32 %D_21_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4202 'fmul' 'mul96_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4203 [1/2] (13.1ns)   --->   "%add84_22_17 = fadd i32 %add84_22_16, i32 %z_194" [gemm_no_taffoin2.c:93]   --->   Operation 4203 'fadd' 'add84_22_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4204 [2/2] (13.1ns)   --->   "%add84_22_18 = fadd i32 %add84_22_17, i32 %z_532" [gemm_no_taffoin2.c:93]   --->   Operation 4204 'fadd' 'add84_22_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4205 [1/2] (8.46ns)   --->   "%z_535 = fmul i32 %mul78_22_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4205 'fmul' 'z_535' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4206 [1/2] (8.46ns)   --->   "%z_536 = fmul i32 %mul78_22_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4206 'fmul' 'z_536' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4207 [1/2] (8.46ns)   --->   "%mul78_22_14 = fmul i32 %A_13_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 4207 'fmul' 'mul78_22_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4208 [2/2] (8.46ns)   --->   "%z_537 = fmul i32 %mul78_22_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4208 'fmul' 'z_537' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4209 [2/2] (8.46ns)   --->   "%mul78_22_15 = fmul i32 %A_15_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4209 'fmul' 'mul78_22_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4210 [2/2] (8.46ns)   --->   "%mul96_21 = fmul i32 %D_22_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4210 'fmul' 'mul96_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4211 [1/2] (13.1ns)   --->   "%add84_23_16 = fadd i32 %add84_23_15, i32 %z_547" [gemm_no_taffoin2.c:93]   --->   Operation 4211 'fadd' 'add84_23_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4212 [2/2] (13.1ns)   --->   "%add84_23_17 = fadd i32 %add84_23_16, i32 %z_222" [gemm_no_taffoin2.c:93]   --->   Operation 4212 'fadd' 'add84_23_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4213 [1/2] (8.46ns)   --->   "%z_551 = fmul i32 %mul78_23_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4213 'fmul' 'z_551' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4214 [1/2] (8.46ns)   --->   "%mul78_23_13 = fmul i32 %A_11_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 4214 'fmul' 'mul78_23_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4215 [2/2] (8.46ns)   --->   "%z_552 = fmul i32 %mul78_23_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4215 'fmul' 'z_552' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4216 [1/2] (8.46ns)   --->   "%mul78_23_14 = fmul i32 %A_13_load_1, i32 2.25" [gemm_no_taffoin2.c:92]   --->   Operation 4216 'fmul' 'mul78_23_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4217 [2/2] (8.46ns)   --->   "%z_553 = fmul i32 %mul78_23_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4217 'fmul' 'z_553' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4218 [2/2] (8.46ns)   --->   "%mul78_23_15 = fmul i32 %A_15_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 4218 'fmul' 'mul78_23_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4219 [2/2] (8.46ns)   --->   "%mul96_22 = fmul i32 %D_23_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4219 'fmul' 'mul96_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4220 [1/2] (13.1ns)   --->   "%add84_24_15 = fadd i32 %add84_24_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4220 'fadd' 'add84_24_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4221 [2/2] (13.1ns)   --->   "%add84_24_16 = fadd i32 %add84_24_15, i32 %z_563" [gemm_no_taffoin2.c:93]   --->   Operation 4221 'fadd' 'add84_24_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4222 [1/2] (8.46ns)   --->   "%z_566 = fmul i32 %mul78_24_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4222 'fmul' 'z_566' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4223 [1/2] (8.46ns)   --->   "%z_567 = fmul i32 %mul78_24_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4223 'fmul' 'z_567' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4224 [1/2] (8.46ns)   --->   "%mul78_24_13 = fmul i32 %A_11_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4224 'fmul' 'mul78_24_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4225 [2/2] (8.46ns)   --->   "%z_568 = fmul i32 %mul78_24_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4225 'fmul' 'z_568' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4226 [2/2] (8.46ns)   --->   "%mul78_24_14 = fmul i32 %A_13_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 4226 'fmul' 'mul78_24_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4227 [2/2] (8.46ns)   --->   "%mul78_24_15 = fmul i32 %A_15_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4227 'fmul' 'mul78_24_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4228 [2/2] (8.46ns)   --->   "%mul96_23 = fmul i32 %D_24_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4228 'fmul' 'mul96_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4229 [1/2] (13.1ns)   --->   "%add84_25_14 = fadd i32 %add84_25_13, i32 %z_578" [gemm_no_taffoin2.c:93]   --->   Operation 4229 'fadd' 'add84_25_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4230 [2/2] (13.1ns)   --->   "%add84_25_15 = fadd i32 %add84_25_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4230 'fadd' 'add84_25_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4231 [1/2] (8.46ns)   --->   "%z_582 = fmul i32 %mul78_25_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4231 'fmul' 'z_582' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4232 [1/2] (8.46ns)   --->   "%mul78_25_12 = fmul i32 %A_9_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4232 'fmul' 'mul78_25_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4233 [2/2] (8.46ns)   --->   "%z_583 = fmul i32 %mul78_25_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4233 'fmul' 'z_583' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4234 [1/2] (8.46ns)   --->   "%mul78_25_13 = fmul i32 %A_11_load_1, i32 2.8125" [gemm_no_taffoin2.c:92]   --->   Operation 4234 'fmul' 'mul78_25_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4235 [2/2] (8.46ns)   --->   "%z_584 = fmul i32 %mul78_25_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4235 'fmul' 'z_584' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4236 [2/2] (8.46ns)   --->   "%mul78_25_14 = fmul i32 %A_13_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 4236 'fmul' 'mul78_25_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4237 [2/2] (8.46ns)   --->   "%mul78_25_15 = fmul i32 %A_15_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 4237 'fmul' 'mul78_25_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4238 [1/2] (13.1ns)   --->   "%add84_26_13 = fadd i32 %add84_26_12, i32 %z_293" [gemm_no_taffoin2.c:93]   --->   Operation 4238 'fadd' 'add84_26_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4239 [2/2] (13.1ns)   --->   "%add84_26_14 = fadd i32 %add84_26_13, i32 %z_594" [gemm_no_taffoin2.c:93]   --->   Operation 4239 'fadd' 'add84_26_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4240 [1/2] (8.46ns)   --->   "%z_597 = fmul i32 %mul78_26_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4240 'fmul' 'z_597' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4241 [1/2] (8.46ns)   --->   "%mul78_26_11 = fmul i32 %A_7_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4241 'fmul' 'mul78_26_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4242 [2/2] (8.46ns)   --->   "%z_598 = fmul i32 %mul78_26_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4242 'fmul' 'z_598' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4243 [1/2] (8.46ns)   --->   "%mul78_26_12 = fmul i32 %A_9_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4243 'fmul' 'mul78_26_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4244 [2/2] (8.46ns)   --->   "%z_599 = fmul i32 %mul78_26_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4244 'fmul' 'z_599' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4245 [2/2] (8.46ns)   --->   "%mul78_26_13 = fmul i32 %A_11_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 4245 'fmul' 'mul78_26_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4246 [2/2] (8.46ns)   --->   "%mul78_26_14 = fmul i32 %A_13_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 4246 'fmul' 'mul78_26_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4247 [2/2] (8.46ns)   --->   "%mul78_26_15 = fmul i32 %A_15_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 4247 'fmul' 'mul78_26_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4248 [1/2] (13.1ns)   --->   "%add84_27_12 = fadd i32 %add84_27_11, i32 %z_609" [gemm_no_taffoin2.c:93]   --->   Operation 4248 'fadd' 'add84_27_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4249 [2/2] (13.1ns)   --->   "%add84_27_13 = fadd i32 %add84_27_12, i32 %z_317" [gemm_no_taffoin2.c:93]   --->   Operation 4249 'fadd' 'add84_27_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4250 [1/2] (8.46ns)   --->   "%z_613 = fmul i32 %mul78_27_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4250 'fmul' 'z_613' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4251 [1/2] (8.46ns)   --->   "%mul78_27_11 = fmul i32 %A_7_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 4251 'fmul' 'mul78_27_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4252 [2/2] (8.46ns)   --->   "%z_614 = fmul i32 %mul78_27_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4252 'fmul' 'z_614' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4253 [1/2] (8.46ns)   --->   "%mul78_27_12 = fmul i32 %A_9_load_1, i32 2.625" [gemm_no_taffoin2.c:92]   --->   Operation 4253 'fmul' 'mul78_27_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4254 [2/2] (8.46ns)   --->   "%z_615 = fmul i32 %mul78_27_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4254 'fmul' 'z_615' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4255 [2/2] (8.46ns)   --->   "%mul78_27_13 = fmul i32 %A_11_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 4255 'fmul' 'mul78_27_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4256 [2/2] (8.46ns)   --->   "%mul78_27_14 = fmul i32 %A_13_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 4256 'fmul' 'mul78_27_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4257 [1/2] (13.1ns)   --->   "%add84_28_12 = fadd i32 %add84_28_11, i32 %z_625" [gemm_no_taffoin2.c:93]   --->   Operation 4257 'fadd' 'add84_28_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4258 [2/2] (13.1ns)   --->   "%add84_28_13 = fadd i32 %add84_28_12, i32 %z_341" [gemm_no_taffoin2.c:93]   --->   Operation 4258 'fadd' 'add84_28_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4259 [1/2] (8.46ns)   --->   "%z_628 = fmul i32 %mul78_28_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4259 'fmul' 'z_628' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4260 [1/2] (8.46ns)   --->   "%mul78_28_10 = fmul i32 %A_5_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 4260 'fmul' 'mul78_28_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4261 [2/2] (8.46ns)   --->   "%z_629 = fmul i32 %mul78_28_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4261 'fmul' 'z_629' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4262 [1/2] (8.46ns)   --->   "%mul78_28_11 = fmul i32 %A_7_load_1, i32 2.53125" [gemm_no_taffoin2.c:92]   --->   Operation 4262 'fmul' 'mul78_28_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4263 [2/2] (8.46ns)   --->   "%z_630 = fmul i32 %mul78_28_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4263 'fmul' 'z_630' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4264 [2/2] (8.46ns)   --->   "%mul78_28_12 = fmul i32 %A_9_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 4264 'fmul' 'mul78_28_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4265 [2/2] (8.46ns)   --->   "%mul78_28_13 = fmul i32 %A_11_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 4265 'fmul' 'mul78_28_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4266 [1/2] (13.1ns)   --->   "%add84_29_11 = fadd i32 %add84_29_10, i32 %z_161" [gemm_no_taffoin2.c:93]   --->   Operation 4266 'fadd' 'add84_29_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4267 [2/2] (13.1ns)   --->   "%add84_29_12 = fadd i32 %add84_29_11, i32 %z_641" [gemm_no_taffoin2.c:93]   --->   Operation 4267 'fadd' 'add84_29_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4268 [1/2] (8.46ns)   --->   "%z_644 = fmul i32 %mul78_29_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4268 'fmul' 'z_644' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4269 [1/2] (8.46ns)   --->   "%mul78_29_10 = fmul i32 %A_5_load_1, i32 2.0625" [gemm_no_taffoin2.c:92]   --->   Operation 4269 'fmul' 'mul78_29_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4270 [2/2] (8.46ns)   --->   "%z_645 = fmul i32 %mul78_29_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4270 'fmul' 'z_645' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4271 [1/2] (8.46ns)   --->   "%mul78_29_11 = fmul i32 %A_7_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 4271 'fmul' 'mul78_29_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4272 [2/2] (8.46ns)   --->   "%z_646 = fmul i32 %mul78_29_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4272 'fmul' 'z_646' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4273 [2/2] (8.46ns)   --->   "%mul78_29_12 = fmul i32 %A_9_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 4273 'fmul' 'mul78_29_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4274 [2/2] (8.46ns)   --->   "%mul78_29_13 = fmul i32 %A_11_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4274 'fmul' 'mul78_29_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4275 [1/2] (13.1ns)   --->   "%add84_30_10 = fadd i32 %add84_30_s, i32 %z_656" [gemm_no_taffoin2.c:93]   --->   Operation 4275 'fadd' 'add84_30_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4276 [2/2] (13.1ns)   --->   "%add84_30_11 = fadd i32 %add84_30_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 4276 'fadd' 'add84_30_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4277 [1/2] (8.46ns)   --->   "%z_659 = fmul i32 %mul78_30_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4277 'fmul' 'z_659' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4278 [1/2] (8.46ns)   --->   "%mul78_30_8 = fmul i32 %A_3_load_1, i32 1.21875" [gemm_no_taffoin2.c:92]   --->   Operation 4278 'fmul' 'mul78_30_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4279 [2/2] (8.46ns)   --->   "%z_660 = fmul i32 %mul78_30_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4279 'fmul' 'z_660' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4280 [1/2] (8.46ns)   --->   "%mul78_30_10 = fmul i32 %A_5_load_1, i32 1.03125" [gemm_no_taffoin2.c:92]   --->   Operation 4280 'fmul' 'mul78_30_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4281 [2/2] (8.46ns)   --->   "%z_661 = fmul i32 %mul78_30_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4281 'fmul' 'z_661' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4282 [2/2] (8.46ns)   --->   "%mul78_30_11 = fmul i32 %A_7_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4282 'fmul' 'mul78_30_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4283 [2/2] (8.46ns)   --->   "%mul78_30_12 = fmul i32 %A_9_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4283 'fmul' 'mul78_30_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4284 [1/2] (13.1ns)   --->   "%add84_31_s = fadd i32 %add84_31_9, i32 %z_410" [gemm_no_taffoin2.c:93]   --->   Operation 4284 'fadd' 'add84_31_s' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4285 [2/2] (13.1ns)   --->   "%add84_31_10 = fadd i32 %add84_31_s, i32 %z_672" [gemm_no_taffoin2.c:93]   --->   Operation 4285 'fadd' 'add84_31_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4286 [1/2] (8.46ns)   --->   "%z_675 = fmul i32 %mul78_31_6, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4286 'fmul' 'z_675' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4287 [1/2] (8.46ns)   --->   "%mul78_31_8 = fmul i32 %A_3_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4287 'fmul' 'mul78_31_8' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4288 [2/2] (8.46ns)   --->   "%z_676 = fmul i32 %mul78_31_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4288 'fmul' 'z_676' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4289 [1/2] (8.46ns)   --->   "%mul78_31_10 = fmul i32 %A_5_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4289 'fmul' 'mul78_31_10' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4290 [2/2] (8.46ns)   --->   "%z_677 = fmul i32 %mul78_31_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4290 'fmul' 'z_677' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4291 [2/2] (8.46ns)   --->   "%mul78_31_11 = fmul i32 %A_7_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4291 'fmul' 'mul78_31_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4292 [2/2] (8.46ns)   --->   "%mul78_31_12 = fmul i32 %A_9_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4292 'fmul' 'mul78_31_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 26.2>
ST_32 : Operation 4293 [1/2] (13.1ns)   --->   "%add84_26 = fadd i32 %add84_25, i32 %z_27" [gemm_no_taffoin2.c:93]   --->   Operation 4293 'fadd' 'add84_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4294 [2/2] (13.1ns)   --->   "%add84_27 = fadd i32 %add84_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4294 'fadd' 'add84_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4295 [1/2] (13.1ns)   --->   "%add84_1_26 = fadd i32 %add84_1_25, i32 %z_58" [gemm_no_taffoin2.c:93]   --->   Operation 4295 'fadd' 'add84_1_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4296 [2/2] (13.1ns)   --->   "%add84_1_27 = fadd i32 %add84_1_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4296 'fadd' 'add84_1_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4297 [1/2] (13.1ns)   --->   "%add84_2_26 = fadd i32 %add84_2_25, i32 %z_88" [gemm_no_taffoin2.c:93]   --->   Operation 4297 'fadd' 'add84_2_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4298 [2/2] (13.1ns)   --->   "%add84_2_27 = fadd i32 %add84_2_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4298 'fadd' 'add84_2_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4299 [1/2] (13.1ns)   --->   "%add84_3_26 = fadd i32 %add84_3_25, i32 %z_118" [gemm_no_taffoin2.c:93]   --->   Operation 4299 'fadd' 'add84_3_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4300 [2/2] (13.1ns)   --->   "%add84_3_27 = fadd i32 %add84_3_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4300 'fadd' 'add84_3_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4301 [1/2] (13.1ns)   --->   "%add84_4_26 = fadd i32 %add84_4_25, i32 %z_146" [gemm_no_taffoin2.c:93]   --->   Operation 4301 'fadd' 'add84_4_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4302 [2/2] (13.1ns)   --->   "%add84_4_27 = fadd i32 %add84_4_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4302 'fadd' 'add84_4_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4303 [1/2] (13.1ns)   --->   "%add84_5_26 = fadd i32 %add84_5_25, i32 %z_174" [gemm_no_taffoin2.c:93]   --->   Operation 4303 'fadd' 'add84_5_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4304 [2/2] (13.1ns)   --->   "%add84_5_27 = fadd i32 %add84_5_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4304 'fadd' 'add84_5_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4305 [1/2] (13.1ns)   --->   "%add84_6_26 = fadd i32 %add84_6_25, i32 %z_202" [gemm_no_taffoin2.c:93]   --->   Operation 4305 'fadd' 'add84_6_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4306 [2/2] (13.1ns)   --->   "%add84_6_27 = fadd i32 %add84_6_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4306 'fadd' 'add84_6_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4307 [1/2] (13.1ns)   --->   "%add84_7_26 = fadd i32 %add84_7_25, i32 %z_230" [gemm_no_taffoin2.c:93]   --->   Operation 4307 'fadd' 'add84_7_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4308 [2/2] (13.1ns)   --->   "%add84_7_27 = fadd i32 %add84_7_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4308 'fadd' 'add84_7_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4309 [1/2] (13.1ns)   --->   "%add84_8_26 = fadd i32 %add84_8_25, i32 %z_255" [gemm_no_taffoin2.c:93]   --->   Operation 4309 'fadd' 'add84_8_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4310 [2/2] (13.1ns)   --->   "%add84_8_27 = fadd i32 %add84_8_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4310 'fadd' 'add84_8_27' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4311 [1/2] (13.1ns)   --->   "%add84_9_25 = fadd i32 %add84_9_24, i32 %z_278" [gemm_no_taffoin2.c:93]   --->   Operation 4311 'fadd' 'add84_9_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4312 [2/2] (13.1ns)   --->   "%add84_9_26 = fadd i32 %add84_9_25, i32 %z_279" [gemm_no_taffoin2.c:93]   --->   Operation 4312 'fadd' 'add84_9_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4313 [1/2] (13.1ns)   --->   "%add84_10_25 = fadd i32 %add84_10_24, i32 %z_302" [gemm_no_taffoin2.c:93]   --->   Operation 4313 'fadd' 'add84_10_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4314 [2/2] (13.1ns)   --->   "%add84_10_26 = fadd i32 %add84_10_25, i32 %z_303" [gemm_no_taffoin2.c:93]   --->   Operation 4314 'fadd' 'add84_10_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4315 [1/2] (13.1ns)   --->   "%add84_11_25 = fadd i32 %add84_11_24, i32 %z_326" [gemm_no_taffoin2.c:93]   --->   Operation 4315 'fadd' 'add84_11_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4316 [2/2] (13.1ns)   --->   "%add84_11_26 = fadd i32 %add84_11_25, i32 %z_327" [gemm_no_taffoin2.c:93]   --->   Operation 4316 'fadd' 'add84_11_26' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4317 [1/2] (13.1ns)   --->   "%add84_12_24 = fadd i32 %add84_12_23, i32 %z_349" [gemm_no_taffoin2.c:93]   --->   Operation 4317 'fadd' 'add84_12_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4318 [2/2] (13.1ns)   --->   "%add84_12_25 = fadd i32 %add84_12_24, i32 %z_350" [gemm_no_taffoin2.c:93]   --->   Operation 4318 'fadd' 'add84_12_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4319 [1/2] (13.1ns)   --->   "%add84_13_24 = fadd i32 %add84_13_23, i32 %z_373" [gemm_no_taffoin2.c:93]   --->   Operation 4319 'fadd' 'add84_13_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4320 [2/2] (13.1ns)   --->   "%add84_13_25 = fadd i32 %add84_13_24, i32 %z_374" [gemm_no_taffoin2.c:93]   --->   Operation 4320 'fadd' 'add84_13_25' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4321 [1/2] (13.1ns)   --->   "%add84_14_23 = fadd i32 %add84_14_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4321 'fadd' 'add84_14_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4322 [2/2] (13.1ns)   --->   "%add84_14_24 = fadd i32 %add84_14_23, i32 %z_397" [gemm_no_taffoin2.c:93]   --->   Operation 4322 'fadd' 'add84_14_24' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4323 [1/2] (13.1ns)   --->   "%add84_15_22 = fadd i32 %add84_15_21, i32 %z_420" [gemm_no_taffoin2.c:93]   --->   Operation 4323 'fadd' 'add84_15_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4324 [2/2] (13.1ns)   --->   "%add84_15_23 = fadd i32 %add84_15_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4324 'fadd' 'add84_15_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4325 [1/2] (13.1ns)   --->   "%add84_16_22 = fadd i32 %add84_16_21, i32 %z_438" [gemm_no_taffoin2.c:93]   --->   Operation 4325 'fadd' 'add84_16_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4326 [2/2] (13.1ns)   --->   "%add84_16_23 = fadd i32 %add84_16_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4326 'fadd' 'add84_16_23' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4327 [1/2] (13.1ns)   --->   "%add84_17_21 = fadd i32 %add84_17_20, i32 %z_53" [gemm_no_taffoin2.c:93]   --->   Operation 4327 'fadd' 'add84_17_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4328 [2/2] (13.1ns)   --->   "%add84_17_22 = fadd i32 %add84_17_21, i32 %z_454" [gemm_no_taffoin2.c:93]   --->   Operation 4328 'fadd' 'add84_17_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4329 [1/2] (13.1ns)   --->   "%add84_18_21 = fadd i32 %add84_18_20, i32 %z_83" [gemm_no_taffoin2.c:93]   --->   Operation 4329 'fadd' 'add84_18_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4330 [2/2] (13.1ns)   --->   "%add84_18_22 = fadd i32 %add84_18_21, i32 %z_470" [gemm_no_taffoin2.c:93]   --->   Operation 4330 'fadd' 'add84_18_22' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4331 [1/2] (13.1ns)   --->   "%add84_19_20 = fadd i32 %add84_19_19, i32 %z_485" [gemm_no_taffoin2.c:93]   --->   Operation 4331 'fadd' 'add84_19_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4332 [2/2] (13.1ns)   --->   "%add84_19_21 = fadd i32 %add84_19_20, i32 %z_113" [gemm_no_taffoin2.c:93]   --->   Operation 4332 'fadd' 'add84_19_21' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4333 [1/2] (8.46ns)   --->   "%z_490 = fmul i32 %mul78_19_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4333 'fmul' 'z_490' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4334 [1/2] (13.1ns)   --->   "%add84_20_19 = fadd i32 %add84_20_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 4334 'fadd' 'add84_20_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4335 [2/2] (13.1ns)   --->   "%add84_20_20 = fadd i32 %add84_20_19, i32 %z_501" [gemm_no_taffoin2.c:93]   --->   Operation 4335 'fadd' 'add84_20_20' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4336 [1/2] (8.46ns)   --->   "%z_506 = fmul i32 %mul78_20_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4336 'fmul' 'z_506' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4337 [1/2] (13.1ns)   --->   "%add84_21_18 = fadd i32 %add84_21_17, i32 %z_516" [gemm_no_taffoin2.c:93]   --->   Operation 4337 'fadd' 'add84_21_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4338 [2/2] (13.1ns)   --->   "%add84_21_19 = fadd i32 %add84_21_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 4338 'fadd' 'add84_21_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4339 [1/2] (8.46ns)   --->   "%z_521 = fmul i32 %mul78_21_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4339 'fmul' 'z_521' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4340 [1/2] (8.46ns)   --->   "%z_522 = fmul i32 %mul78_21_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4340 'fmul' 'z_522' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4341 [1/2] (8.46ns)   --->   "%mul96_20 = fmul i32 %D_21_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4341 'fmul' 'mul96_20' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4342 [1/2] (13.1ns)   --->   "%add84_22_18 = fadd i32 %add84_22_17, i32 %z_532" [gemm_no_taffoin2.c:93]   --->   Operation 4342 'fadd' 'add84_22_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4343 [2/2] (13.1ns)   --->   "%add84_22_19 = fadd i32 %add84_22_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 4343 'fadd' 'add84_22_19' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4344 [1/2] (8.46ns)   --->   "%z_537 = fmul i32 %mul78_22_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4344 'fmul' 'z_537' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4345 [1/2] (8.46ns)   --->   "%mul78_22_15 = fmul i32 %A_15_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4345 'fmul' 'mul78_22_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4346 [2/2] (8.46ns)   --->   "%z_538 = fmul i32 %mul78_22_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4346 'fmul' 'z_538' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4347 [1/2] (8.46ns)   --->   "%mul96_21 = fmul i32 %D_22_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4347 'fmul' 'mul96_21' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4348 [1/2] (13.1ns)   --->   "%add84_23_17 = fadd i32 %add84_23_16, i32 %z_222" [gemm_no_taffoin2.c:93]   --->   Operation 4348 'fadd' 'add84_23_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4349 [2/2] (13.1ns)   --->   "%add84_23_18 = fadd i32 %add84_23_17, i32 %z_548" [gemm_no_taffoin2.c:93]   --->   Operation 4349 'fadd' 'add84_23_18' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4350 [1/2] (8.46ns)   --->   "%z_552 = fmul i32 %mul78_23_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4350 'fmul' 'z_552' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4351 [1/2] (8.46ns)   --->   "%z_553 = fmul i32 %mul78_23_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4351 'fmul' 'z_553' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4352 [1/2] (8.46ns)   --->   "%mul78_23_15 = fmul i32 %A_15_load_1, i32 0.75" [gemm_no_taffoin2.c:92]   --->   Operation 4352 'fmul' 'mul78_23_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4353 [2/2] (8.46ns)   --->   "%z_554 = fmul i32 %mul78_23_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4353 'fmul' 'z_554' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4354 [1/2] (8.46ns)   --->   "%mul96_22 = fmul i32 %D_23_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4354 'fmul' 'mul96_22' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4355 [1/2] (13.1ns)   --->   "%add84_24_16 = fadd i32 %add84_24_15, i32 %z_563" [gemm_no_taffoin2.c:93]   --->   Operation 4355 'fadd' 'add84_24_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4356 [2/2] (13.1ns)   --->   "%add84_24_17 = fadd i32 %add84_24_16, i32 %z_248" [gemm_no_taffoin2.c:93]   --->   Operation 4356 'fadd' 'add84_24_17' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4357 [1/2] (8.46ns)   --->   "%z_568 = fmul i32 %mul78_24_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4357 'fmul' 'z_568' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4358 [1/2] (8.46ns)   --->   "%mul78_24_14 = fmul i32 %A_13_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 4358 'fmul' 'mul78_24_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4359 [2/2] (8.46ns)   --->   "%z_569 = fmul i32 %mul78_24_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4359 'fmul' 'z_569' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4360 [1/2] (8.46ns)   --->   "%mul78_24_15 = fmul i32 %A_15_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4360 'fmul' 'mul78_24_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4361 [2/2] (8.46ns)   --->   "%z_570 = fmul i32 %mul78_24_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4361 'fmul' 'z_570' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4362 [1/2] (8.46ns)   --->   "%mul96_23 = fmul i32 %D_24_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4362 'fmul' 'mul96_23' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4363 [1/2] (13.1ns)   --->   "%add84_25_15 = fadd i32 %add84_25_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4363 'fadd' 'add84_25_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4364 [2/2] (13.1ns)   --->   "%add84_25_16 = fadd i32 %add84_25_15, i32 %z_579" [gemm_no_taffoin2.c:93]   --->   Operation 4364 'fadd' 'add84_25_16' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4365 [1/2] (8.46ns)   --->   "%z_583 = fmul i32 %mul78_25_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4365 'fmul' 'z_583' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4366 [1/2] (8.46ns)   --->   "%z_584 = fmul i32 %mul78_25_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4366 'fmul' 'z_584' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4367 [1/2] (8.46ns)   --->   "%mul78_25_14 = fmul i32 %A_13_load_1, i32 1.6875" [gemm_no_taffoin2.c:92]   --->   Operation 4367 'fmul' 'mul78_25_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4368 [2/2] (8.46ns)   --->   "%z_585 = fmul i32 %mul78_25_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4368 'fmul' 'z_585' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4369 [1/2] (8.46ns)   --->   "%mul78_25_15 = fmul i32 %A_15_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 4369 'fmul' 'mul78_25_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4370 [2/2] (8.46ns)   --->   "%z_586 = fmul i32 %mul78_25_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4370 'fmul' 'z_586' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4371 [2/2] (8.46ns)   --->   "%mul96_24 = fmul i32 %D_25_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4371 'fmul' 'mul96_24' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4372 [1/2] (13.1ns)   --->   "%add84_26_14 = fadd i32 %add84_26_13, i32 %z_594" [gemm_no_taffoin2.c:93]   --->   Operation 4372 'fadd' 'add84_26_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4373 [2/2] (13.1ns)   --->   "%add84_26_15 = fadd i32 %add84_26_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4373 'fadd' 'add84_26_15' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4374 [1/2] (8.46ns)   --->   "%z_598 = fmul i32 %mul78_26_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4374 'fmul' 'z_598' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4375 [1/2] (8.46ns)   --->   "%z_599 = fmul i32 %mul78_26_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4375 'fmul' 'z_599' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4376 [1/2] (8.46ns)   --->   "%mul78_26_13 = fmul i32 %A_11_load_1, i32 2.34375" [gemm_no_taffoin2.c:92]   --->   Operation 4376 'fmul' 'mul78_26_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4377 [2/2] (8.46ns)   --->   "%z_600 = fmul i32 %mul78_26_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4377 'fmul' 'z_600' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4378 [1/2] (8.46ns)   --->   "%mul78_26_14 = fmul i32 %A_13_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 4378 'fmul' 'mul78_26_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4379 [2/2] (8.46ns)   --->   "%z_601 = fmul i32 %mul78_26_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4379 'fmul' 'z_601' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4380 [1/2] (8.46ns)   --->   "%mul78_26_15 = fmul i32 %A_15_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 4380 'fmul' 'mul78_26_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4381 [2/2] (8.46ns)   --->   "%z_602 = fmul i32 %mul78_26_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4381 'fmul' 'z_602' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4382 [2/2] (8.46ns)   --->   "%mul96_25 = fmul i32 %D_26_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4382 'fmul' 'mul96_25' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4383 [1/2] (13.1ns)   --->   "%add84_27_13 = fadd i32 %add84_27_12, i32 %z_317" [gemm_no_taffoin2.c:93]   --->   Operation 4383 'fadd' 'add84_27_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4384 [2/2] (13.1ns)   --->   "%add84_27_14 = fadd i32 %add84_27_13, i32 %z_610" [gemm_no_taffoin2.c:93]   --->   Operation 4384 'fadd' 'add84_27_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4385 [1/2] (8.46ns)   --->   "%z_614 = fmul i32 %mul78_27_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4385 'fmul' 'z_614' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4386 [1/2] (8.46ns)   --->   "%z_615 = fmul i32 %mul78_27_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4386 'fmul' 'z_615' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4387 [1/2] (8.46ns)   --->   "%mul78_27_13 = fmul i32 %A_11_load_1, i32 1.875" [gemm_no_taffoin2.c:92]   --->   Operation 4387 'fmul' 'mul78_27_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4388 [2/2] (8.46ns)   --->   "%z_616 = fmul i32 %mul78_27_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4388 'fmul' 'z_616' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4389 [1/2] (8.46ns)   --->   "%mul78_27_14 = fmul i32 %A_13_load_1, i32 1.125" [gemm_no_taffoin2.c:92]   --->   Operation 4389 'fmul' 'mul78_27_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4390 [2/2] (8.46ns)   --->   "%z_617 = fmul i32 %mul78_27_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4390 'fmul' 'z_617' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4391 [2/2] (8.46ns)   --->   "%mul78_27_15 = fmul i32 %A_15_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 4391 'fmul' 'mul78_27_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4392 [2/2] (8.46ns)   --->   "%mul96_26 = fmul i32 %D_27_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4392 'fmul' 'mul96_26' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4393 [1/2] (13.1ns)   --->   "%add84_28_13 = fadd i32 %add84_28_12, i32 %z_341" [gemm_no_taffoin2.c:93]   --->   Operation 4393 'fadd' 'add84_28_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4394 [2/2] (13.1ns)   --->   "%add84_28_14 = fadd i32 %add84_28_13, i32 %z_626" [gemm_no_taffoin2.c:93]   --->   Operation 4394 'fadd' 'add84_28_14' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4395 [1/2] (8.46ns)   --->   "%z_629 = fmul i32 %mul78_28_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4395 'fmul' 'z_629' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4396 [1/2] (8.46ns)   --->   "%z_630 = fmul i32 %mul78_28_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4396 'fmul' 'z_630' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4397 [1/2] (8.46ns)   --->   "%mul78_28_12 = fmul i32 %A_9_load_1, i32 1.96875" [gemm_no_taffoin2.c:92]   --->   Operation 4397 'fmul' 'mul78_28_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4398 [2/2] (8.46ns)   --->   "%z_631 = fmul i32 %mul78_28_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4398 'fmul' 'z_631' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4399 [1/2] (8.46ns)   --->   "%mul78_28_13 = fmul i32 %A_11_load_1, i32 1.40625" [gemm_no_taffoin2.c:92]   --->   Operation 4399 'fmul' 'mul78_28_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4400 [2/2] (8.46ns)   --->   "%z_632 = fmul i32 %mul78_28_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4400 'fmul' 'z_632' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4401 [2/2] (8.46ns)   --->   "%mul78_28_14 = fmul i32 %A_13_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4401 'fmul' 'mul78_28_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4402 [2/2] (8.46ns)   --->   "%mul78_28_15 = fmul i32 %A_15_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4402 'fmul' 'mul78_28_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4403 [2/2] (8.46ns)   --->   "%mul96_27 = fmul i32 %D_28_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4403 'fmul' 'mul96_27' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4404 [1/2] (13.1ns)   --->   "%add84_29_12 = fadd i32 %add84_29_11, i32 %z_641" [gemm_no_taffoin2.c:93]   --->   Operation 4404 'fadd' 'add84_29_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4405 [2/2] (13.1ns)   --->   "%add84_29_13 = fadd i32 %add84_29_12, i32 %z_365" [gemm_no_taffoin2.c:93]   --->   Operation 4405 'fadd' 'add84_29_13' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4406 [1/2] (8.46ns)   --->   "%z_645 = fmul i32 %mul78_29_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4406 'fmul' 'z_645' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4407 [1/2] (8.46ns)   --->   "%z_646 = fmul i32 %mul78_29_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4407 'fmul' 'z_646' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4408 [1/2] (8.46ns)   --->   "%mul78_29_12 = fmul i32 %A_9_load_1, i32 1.3125" [gemm_no_taffoin2.c:92]   --->   Operation 4408 'fmul' 'mul78_29_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4409 [2/2] (8.46ns)   --->   "%z_647 = fmul i32 %mul78_29_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4409 'fmul' 'z_647' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4410 [1/2] (8.46ns)   --->   "%mul78_29_13 = fmul i32 %A_11_load_1, i32 0.9375" [gemm_no_taffoin2.c:92]   --->   Operation 4410 'fmul' 'mul78_29_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4411 [2/2] (8.46ns)   --->   "%z_648 = fmul i32 %mul78_29_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4411 'fmul' 'z_648' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4412 [2/2] (8.46ns)   --->   "%mul78_29_14 = fmul i32 %A_13_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 4412 'fmul' 'mul78_29_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4413 [2/2] (8.46ns)   --->   "%mul78_29_15 = fmul i32 %A_15_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 4413 'fmul' 'mul78_29_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4414 [2/2] (8.46ns)   --->   "%mul96_28 = fmul i32 %D_29_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4414 'fmul' 'mul96_28' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4415 [1/2] (13.1ns)   --->   "%add84_30_11 = fadd i32 %add84_30_10, i32 %z_189" [gemm_no_taffoin2.c:93]   --->   Operation 4415 'fadd' 'add84_30_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4416 [2/2] (13.1ns)   --->   "%add84_30_12 = fadd i32 %add84_30_11, i32 %z_657" [gemm_no_taffoin2.c:93]   --->   Operation 4416 'fadd' 'add84_30_12' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4417 [1/2] (8.46ns)   --->   "%z_660 = fmul i32 %mul78_30_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4417 'fmul' 'z_660' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4418 [1/2] (8.46ns)   --->   "%z_661 = fmul i32 %mul78_30_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4418 'fmul' 'z_661' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4419 [1/2] (8.46ns)   --->   "%mul78_30_11 = fmul i32 %A_7_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4419 'fmul' 'mul78_30_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4420 [2/2] (8.46ns)   --->   "%z_662 = fmul i32 %mul78_30_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4420 'fmul' 'z_662' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4421 [1/2] (8.46ns)   --->   "%mul78_30_12 = fmul i32 %A_9_load_1, i32 0.65625" [gemm_no_taffoin2.c:92]   --->   Operation 4421 'fmul' 'mul78_30_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4422 [2/2] (8.46ns)   --->   "%z_663 = fmul i32 %mul78_30_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4422 'fmul' 'z_663' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4423 [2/2] (8.46ns)   --->   "%mul78_30_13 = fmul i32 %A_11_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 4423 'fmul' 'mul78_30_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4424 [2/2] (8.46ns)   --->   "%mul78_30_14 = fmul i32 %A_13_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4424 'fmul' 'mul78_30_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4425 [2/2] (8.46ns)   --->   "%mul78_30_15 = fmul i32 %A_15_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 4425 'fmul' 'mul78_30_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4426 [2/2] (8.46ns)   --->   "%mul96_29 = fmul i32 %D_30_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4426 'fmul' 'mul96_29' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4427 [1/2] (13.1ns)   --->   "%add84_31_10 = fadd i32 %add84_31_s, i32 %z_672" [gemm_no_taffoin2.c:93]   --->   Operation 4427 'fadd' 'add84_31_10' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4428 [2/2] (13.1ns)   --->   "%add84_31_11 = fadd i32 %add84_31_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 4428 'fadd' 'add84_31_11' <Predicate = (!icmp_ln84)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4429 [1/2] (8.46ns)   --->   "%z_676 = fmul i32 %mul78_31_8, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4429 'fmul' 'z_676' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4430 [1/2] (8.46ns)   --->   "%z_677 = fmul i32 %mul78_31_10, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4430 'fmul' 'z_677' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4431 [1/2] (8.46ns)   --->   "%mul78_31_11 = fmul i32 %A_7_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4431 'fmul' 'mul78_31_11' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4432 [2/2] (8.46ns)   --->   "%z_678 = fmul i32 %mul78_31_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4432 'fmul' 'z_678' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4433 [1/2] (8.46ns)   --->   "%mul78_31_12 = fmul i32 %A_9_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4433 'fmul' 'mul78_31_12' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4434 [2/2] (8.46ns)   --->   "%z_679 = fmul i32 %mul78_31_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4434 'fmul' 'z_679' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4435 [2/2] (8.46ns)   --->   "%mul78_31_13 = fmul i32 %A_11_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4435 'fmul' 'mul78_31_13' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4436 [2/2] (8.46ns)   --->   "%mul78_31_14 = fmul i32 %A_13_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4436 'fmul' 'mul78_31_14' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4437 [2/2] (8.46ns)   --->   "%mul78_31_15 = fmul i32 %A_15_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4437 'fmul' 'mul78_31_15' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4438 [2/2] (8.46ns)   --->   "%mul96_30 = fmul i32 %D_31_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4438 'fmul' 'mul96_30' <Predicate = (!icmp_ln84)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 26.2>
ST_33 : Operation 4439 [1/2] (13.1ns)   --->   "%add84_27 = fadd i32 %add84_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4439 'fadd' 'add84_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4440 [2/2] (13.1ns)   --->   "%add84_28 = fadd i32 %add84_27, i32 %z_29" [gemm_no_taffoin2.c:93]   --->   Operation 4440 'fadd' 'add84_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4441 [1/2] (13.1ns)   --->   "%add84_1_27 = fadd i32 %add84_1_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4441 'fadd' 'add84_1_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4442 [2/2] (13.1ns)   --->   "%add84_1_28 = fadd i32 %add84_1_27, i32 %z_60" [gemm_no_taffoin2.c:93]   --->   Operation 4442 'fadd' 'add84_1_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4443 [1/2] (13.1ns)   --->   "%add84_2_27 = fadd i32 %add84_2_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4443 'fadd' 'add84_2_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4444 [2/2] (13.1ns)   --->   "%add84_2_28 = fadd i32 %add84_2_27, i32 %z_90" [gemm_no_taffoin2.c:93]   --->   Operation 4444 'fadd' 'add84_2_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4445 [1/2] (13.1ns)   --->   "%add84_3_27 = fadd i32 %add84_3_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4445 'fadd' 'add84_3_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4446 [2/2] (13.1ns)   --->   "%add84_3_28 = fadd i32 %add84_3_27, i32 %z_120" [gemm_no_taffoin2.c:93]   --->   Operation 4446 'fadd' 'add84_3_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4447 [1/2] (13.1ns)   --->   "%add84_4_27 = fadd i32 %add84_4_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4447 'fadd' 'add84_4_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4448 [2/2] (13.1ns)   --->   "%add84_4_28 = fadd i32 %add84_4_27, i32 %z_148" [gemm_no_taffoin2.c:93]   --->   Operation 4448 'fadd' 'add84_4_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4449 [1/2] (13.1ns)   --->   "%add84_5_27 = fadd i32 %add84_5_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4449 'fadd' 'add84_5_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4450 [2/2] (13.1ns)   --->   "%add84_5_28 = fadd i32 %add84_5_27, i32 %z_176" [gemm_no_taffoin2.c:93]   --->   Operation 4450 'fadd' 'add84_5_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4451 [1/2] (13.1ns)   --->   "%add84_6_27 = fadd i32 %add84_6_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4451 'fadd' 'add84_6_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4452 [2/2] (13.1ns)   --->   "%add84_6_28 = fadd i32 %add84_6_27, i32 %z_204" [gemm_no_taffoin2.c:93]   --->   Operation 4452 'fadd' 'add84_6_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4453 [1/2] (13.1ns)   --->   "%add84_7_27 = fadd i32 %add84_7_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4453 'fadd' 'add84_7_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4454 [2/2] (13.1ns)   --->   "%add84_7_28 = fadd i32 %add84_7_27, i32 %z_232" [gemm_no_taffoin2.c:93]   --->   Operation 4454 'fadd' 'add84_7_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4455 [1/2] (13.1ns)   --->   "%add84_8_27 = fadd i32 %add84_8_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4455 'fadd' 'add84_8_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4456 [2/2] (13.1ns)   --->   "%add84_8_28 = fadd i32 %add84_8_27, i32 %z_256" [gemm_no_taffoin2.c:93]   --->   Operation 4456 'fadd' 'add84_8_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4457 [1/2] (13.1ns)   --->   "%add84_9_26 = fadd i32 %add84_9_25, i32 %z_279" [gemm_no_taffoin2.c:93]   --->   Operation 4457 'fadd' 'add84_9_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4458 [2/2] (13.1ns)   --->   "%add84_9_27 = fadd i32 %add84_9_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4458 'fadd' 'add84_9_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4459 [1/2] (13.1ns)   --->   "%add84_10_26 = fadd i32 %add84_10_25, i32 %z_303" [gemm_no_taffoin2.c:93]   --->   Operation 4459 'fadd' 'add84_10_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4460 [2/2] (13.1ns)   --->   "%add84_10_27 = fadd i32 %add84_10_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4460 'fadd' 'add84_10_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4461 [1/2] (13.1ns)   --->   "%add84_11_26 = fadd i32 %add84_11_25, i32 %z_327" [gemm_no_taffoin2.c:93]   --->   Operation 4461 'fadd' 'add84_11_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4462 [2/2] (13.1ns)   --->   "%add84_11_27 = fadd i32 %add84_11_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4462 'fadd' 'add84_11_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4463 [1/2] (13.1ns)   --->   "%add84_12_25 = fadd i32 %add84_12_24, i32 %z_350" [gemm_no_taffoin2.c:93]   --->   Operation 4463 'fadd' 'add84_12_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4464 [2/2] (13.1ns)   --->   "%add84_12_26 = fadd i32 %add84_12_25, i32 %z_351" [gemm_no_taffoin2.c:93]   --->   Operation 4464 'fadd' 'add84_12_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4465 [1/2] (13.1ns)   --->   "%add84_13_25 = fadd i32 %add84_13_24, i32 %z_374" [gemm_no_taffoin2.c:93]   --->   Operation 4465 'fadd' 'add84_13_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4466 [2/2] (13.1ns)   --->   "%add84_13_26 = fadd i32 %add84_13_25, i32 %z_375" [gemm_no_taffoin2.c:93]   --->   Operation 4466 'fadd' 'add84_13_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4467 [1/2] (13.1ns)   --->   "%add84_14_24 = fadd i32 %add84_14_23, i32 %z_397" [gemm_no_taffoin2.c:93]   --->   Operation 4467 'fadd' 'add84_14_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4468 [2/2] (13.1ns)   --->   "%add84_14_25 = fadd i32 %add84_14_24, i32 %z_398" [gemm_no_taffoin2.c:93]   --->   Operation 4468 'fadd' 'add84_14_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4469 [1/2] (13.1ns)   --->   "%add84_15_23 = fadd i32 %add84_15_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4469 'fadd' 'add84_15_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4470 [2/2] (13.1ns)   --->   "%add84_15_24 = fadd i32 %add84_15_23, i32 %z_421" [gemm_no_taffoin2.c:93]   --->   Operation 4470 'fadd' 'add84_15_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4471 [1/2] (13.1ns)   --->   "%add84_16_23 = fadd i32 %add84_16_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4471 'fadd' 'add84_16_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4472 [2/2] (13.1ns)   --->   "%add84_16_24 = fadd i32 %add84_16_23, i32 %z_439" [gemm_no_taffoin2.c:93]   --->   Operation 4472 'fadd' 'add84_16_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4473 [1/2] (13.1ns)   --->   "%add84_17_22 = fadd i32 %add84_17_21, i32 %z_454" [gemm_no_taffoin2.c:93]   --->   Operation 4473 'fadd' 'add84_17_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4474 [2/2] (13.1ns)   --->   "%add84_17_23 = fadd i32 %add84_17_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4474 'fadd' 'add84_17_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4475 [1/2] (13.1ns)   --->   "%add84_18_22 = fadd i32 %add84_18_21, i32 %z_470" [gemm_no_taffoin2.c:93]   --->   Operation 4475 'fadd' 'add84_18_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4476 [2/2] (13.1ns)   --->   "%add84_18_23 = fadd i32 %add84_18_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4476 'fadd' 'add84_18_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4477 [1/2] (13.1ns)   --->   "%add84_19_21 = fadd i32 %add84_19_20, i32 %z_113" [gemm_no_taffoin2.c:93]   --->   Operation 4477 'fadd' 'add84_19_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4478 [2/2] (13.1ns)   --->   "%add84_19_22 = fadd i32 %add84_19_21, i32 %z_486" [gemm_no_taffoin2.c:93]   --->   Operation 4478 'fadd' 'add84_19_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4479 [1/2] (13.1ns)   --->   "%add84_20_20 = fadd i32 %add84_20_19, i32 %z_501" [gemm_no_taffoin2.c:93]   --->   Operation 4479 'fadd' 'add84_20_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4480 [2/2] (13.1ns)   --->   "%add84_20_21 = fadd i32 %add84_20_20, i32 %z_142" [gemm_no_taffoin2.c:93]   --->   Operation 4480 'fadd' 'add84_20_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4481 [1/2] (13.1ns)   --->   "%add84_21_19 = fadd i32 %add84_21_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 4481 'fadd' 'add84_21_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4482 [2/2] (13.1ns)   --->   "%add84_21_20 = fadd i32 %add84_21_19, i32 %z_517" [gemm_no_taffoin2.c:93]   --->   Operation 4482 'fadd' 'add84_21_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4483 [1/2] (13.1ns)   --->   "%add84_22_19 = fadd i32 %add84_22_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 4483 'fadd' 'add84_22_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4484 [2/2] (13.1ns)   --->   "%add84_22_20 = fadd i32 %add84_22_19, i32 %z_533" [gemm_no_taffoin2.c:93]   --->   Operation 4484 'fadd' 'add84_22_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4485 [1/2] (8.46ns)   --->   "%z_538 = fmul i32 %mul78_22_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4485 'fmul' 'z_538' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4486 [1/2] (13.1ns)   --->   "%add84_23_18 = fadd i32 %add84_23_17, i32 %z_548" [gemm_no_taffoin2.c:93]   --->   Operation 4486 'fadd' 'add84_23_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4487 [2/2] (13.1ns)   --->   "%add84_23_19 = fadd i32 %add84_23_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 4487 'fadd' 'add84_23_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4488 [1/2] (8.46ns)   --->   "%z_554 = fmul i32 %mul78_23_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4488 'fmul' 'z_554' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4489 [1/2] (13.1ns)   --->   "%add84_24_17 = fadd i32 %add84_24_16, i32 %z_248" [gemm_no_taffoin2.c:93]   --->   Operation 4489 'fadd' 'add84_24_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4490 [2/2] (13.1ns)   --->   "%add84_24_18 = fadd i32 %add84_24_17, i32 %z_564" [gemm_no_taffoin2.c:93]   --->   Operation 4490 'fadd' 'add84_24_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4491 [1/2] (8.46ns)   --->   "%z_569 = fmul i32 %mul78_24_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4491 'fmul' 'z_569' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4492 [1/2] (8.46ns)   --->   "%z_570 = fmul i32 %mul78_24_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4492 'fmul' 'z_570' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4493 [1/2] (13.1ns)   --->   "%add84_25_16 = fadd i32 %add84_25_15, i32 %z_579" [gemm_no_taffoin2.c:93]   --->   Operation 4493 'fadd' 'add84_25_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4494 [2/2] (13.1ns)   --->   "%add84_25_17 = fadd i32 %add84_25_16, i32 %z_272" [gemm_no_taffoin2.c:93]   --->   Operation 4494 'fadd' 'add84_25_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4495 [1/2] (8.46ns)   --->   "%z_585 = fmul i32 %mul78_25_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4495 'fmul' 'z_585' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4496 [1/2] (8.46ns)   --->   "%z_586 = fmul i32 %mul78_25_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4496 'fmul' 'z_586' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4497 [1/2] (8.46ns)   --->   "%mul96_24 = fmul i32 %D_25_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4497 'fmul' 'mul96_24' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4498 [1/2] (13.1ns)   --->   "%add84_26_15 = fadd i32 %add84_26_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4498 'fadd' 'add84_26_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4499 [2/2] (13.1ns)   --->   "%add84_26_16 = fadd i32 %add84_26_15, i32 %z_595" [gemm_no_taffoin2.c:93]   --->   Operation 4499 'fadd' 'add84_26_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4500 [1/2] (8.46ns)   --->   "%z_600 = fmul i32 %mul78_26_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4500 'fmul' 'z_600' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4501 [1/2] (8.46ns)   --->   "%z_601 = fmul i32 %mul78_26_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4501 'fmul' 'z_601' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4502 [1/2] (8.46ns)   --->   "%z_602 = fmul i32 %mul78_26_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4502 'fmul' 'z_602' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4503 [1/2] (8.46ns)   --->   "%mul96_25 = fmul i32 %D_26_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4503 'fmul' 'mul96_25' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4504 [1/2] (13.1ns)   --->   "%add84_27_14 = fadd i32 %add84_27_13, i32 %z_610" [gemm_no_taffoin2.c:93]   --->   Operation 4504 'fadd' 'add84_27_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4505 [2/2] (13.1ns)   --->   "%add84_27_15 = fadd i32 %add84_27_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4505 'fadd' 'add84_27_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4506 [1/2] (8.46ns)   --->   "%z_616 = fmul i32 %mul78_27_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4506 'fmul' 'z_616' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4507 [1/2] (8.46ns)   --->   "%z_617 = fmul i32 %mul78_27_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4507 'fmul' 'z_617' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4508 [1/2] (8.46ns)   --->   "%mul78_27_15 = fmul i32 %A_15_load_1, i32 0.375" [gemm_no_taffoin2.c:92]   --->   Operation 4508 'fmul' 'mul78_27_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4509 [2/2] (8.46ns)   --->   "%z_618 = fmul i32 %mul78_27_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4509 'fmul' 'z_618' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4510 [1/2] (8.46ns)   --->   "%mul96_26 = fmul i32 %D_27_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4510 'fmul' 'mul96_26' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4511 [1/2] (13.1ns)   --->   "%add84_28_14 = fadd i32 %add84_28_13, i32 %z_626" [gemm_no_taffoin2.c:93]   --->   Operation 4511 'fadd' 'add84_28_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4512 [2/2] (13.1ns)   --->   "%add84_28_15 = fadd i32 %add84_28_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4512 'fadd' 'add84_28_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4513 [1/2] (8.46ns)   --->   "%z_631 = fmul i32 %mul78_28_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4513 'fmul' 'z_631' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4514 [1/2] (8.46ns)   --->   "%z_632 = fmul i32 %mul78_28_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4514 'fmul' 'z_632' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4515 [1/2] (8.46ns)   --->   "%mul78_28_14 = fmul i32 %A_13_load_1, i32 0.84375" [gemm_no_taffoin2.c:92]   --->   Operation 4515 'fmul' 'mul78_28_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4516 [2/2] (8.46ns)   --->   "%z_633 = fmul i32 %mul78_28_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4516 'fmul' 'z_633' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4517 [1/2] (8.46ns)   --->   "%mul78_28_15 = fmul i32 %A_15_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4517 'fmul' 'mul78_28_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4518 [2/2] (8.46ns)   --->   "%z_634 = fmul i32 %mul78_28_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4518 'fmul' 'z_634' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4519 [1/2] (8.46ns)   --->   "%mul96_27 = fmul i32 %D_28_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4519 'fmul' 'mul96_27' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4520 [1/2] (13.1ns)   --->   "%add84_29_13 = fadd i32 %add84_29_12, i32 %z_365" [gemm_no_taffoin2.c:93]   --->   Operation 4520 'fadd' 'add84_29_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4521 [2/2] (13.1ns)   --->   "%add84_29_14 = fadd i32 %add84_29_13, i32 %z_642" [gemm_no_taffoin2.c:93]   --->   Operation 4521 'fadd' 'add84_29_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4522 [1/2] (8.46ns)   --->   "%z_647 = fmul i32 %mul78_29_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4522 'fmul' 'z_647' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4523 [1/2] (8.46ns)   --->   "%z_648 = fmul i32 %mul78_29_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4523 'fmul' 'z_648' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4524 [1/2] (8.46ns)   --->   "%mul78_29_14 = fmul i32 %A_13_load_1, i32 0.5625" [gemm_no_taffoin2.c:92]   --->   Operation 4524 'fmul' 'mul78_29_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4525 [2/2] (8.46ns)   --->   "%z_649 = fmul i32 %mul78_29_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4525 'fmul' 'z_649' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4526 [1/2] (8.46ns)   --->   "%mul78_29_15 = fmul i32 %A_15_load_1, i32 0.1875" [gemm_no_taffoin2.c:92]   --->   Operation 4526 'fmul' 'mul78_29_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4527 [2/2] (8.46ns)   --->   "%z_650 = fmul i32 %mul78_29_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4527 'fmul' 'z_650' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4528 [1/2] (8.46ns)   --->   "%mul96_28 = fmul i32 %D_29_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4528 'fmul' 'mul96_28' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4529 [1/2] (13.1ns)   --->   "%add84_30_12 = fadd i32 %add84_30_11, i32 %z_657" [gemm_no_taffoin2.c:93]   --->   Operation 4529 'fadd' 'add84_30_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4530 [2/2] (13.1ns)   --->   "%add84_30_13 = fadd i32 %add84_30_12, i32 %z_389" [gemm_no_taffoin2.c:93]   --->   Operation 4530 'fadd' 'add84_30_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4531 [1/2] (8.46ns)   --->   "%z_662 = fmul i32 %mul78_30_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4531 'fmul' 'z_662' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4532 [1/2] (8.46ns)   --->   "%z_663 = fmul i32 %mul78_30_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4532 'fmul' 'z_663' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4533 [1/2] (8.46ns)   --->   "%mul78_30_13 = fmul i32 %A_11_load_1, i32 0.46875" [gemm_no_taffoin2.c:92]   --->   Operation 4533 'fmul' 'mul78_30_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4534 [2/2] (8.46ns)   --->   "%z_664 = fmul i32 %mul78_30_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4534 'fmul' 'z_664' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4535 [1/2] (8.46ns)   --->   "%mul78_30_14 = fmul i32 %A_13_load_1, i32 0.28125" [gemm_no_taffoin2.c:92]   --->   Operation 4535 'fmul' 'mul78_30_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4536 [2/2] (8.46ns)   --->   "%z_665 = fmul i32 %mul78_30_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4536 'fmul' 'z_665' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4537 [1/2] (8.46ns)   --->   "%mul78_30_15 = fmul i32 %A_15_load_1, i32 0.09375" [gemm_no_taffoin2.c:92]   --->   Operation 4537 'fmul' 'mul78_30_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4538 [2/2] (8.46ns)   --->   "%z_666 = fmul i32 %mul78_30_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4538 'fmul' 'z_666' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4539 [1/2] (8.46ns)   --->   "%mul96_29 = fmul i32 %D_30_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4539 'fmul' 'mul96_29' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4540 [1/2] (13.1ns)   --->   "%add84_31_11 = fadd i32 %add84_31_10, i32 %z_217" [gemm_no_taffoin2.c:93]   --->   Operation 4540 'fadd' 'add84_31_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4541 [2/2] (13.1ns)   --->   "%add84_31_12 = fadd i32 %add84_31_11, i32 %z_673" [gemm_no_taffoin2.c:93]   --->   Operation 4541 'fadd' 'add84_31_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4542 [1/2] (8.46ns)   --->   "%z_678 = fmul i32 %mul78_31_11, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4542 'fmul' 'z_678' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4543 [1/2] (8.46ns)   --->   "%z_679 = fmul i32 %mul78_31_12, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4543 'fmul' 'z_679' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4544 [1/2] (8.46ns)   --->   "%mul78_31_13 = fmul i32 %A_11_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4544 'fmul' 'mul78_31_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4545 [2/2] (8.46ns)   --->   "%z_680 = fmul i32 %mul78_31_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4545 'fmul' 'z_680' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4546 [1/2] (8.46ns)   --->   "%mul78_31_14 = fmul i32 %A_13_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4546 'fmul' 'mul78_31_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4547 [2/2] (8.46ns)   --->   "%z_681 = fmul i32 %mul78_31_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4547 'fmul' 'z_681' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4548 [1/2] (8.46ns)   --->   "%mul78_31_15 = fmul i32 %A_15_load_1, i32 0" [gemm_no_taffoin2.c:92]   --->   Operation 4548 'fmul' 'mul78_31_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4549 [2/2] (8.46ns)   --->   "%z_682 = fmul i32 %mul78_31_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4549 'fmul' 'z_682' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4550 [1/2] (8.46ns)   --->   "%mul96_30 = fmul i32 %D_31_load, i32 1.5" [gemm_no_taffoin2.c:95]   --->   Operation 4550 'fmul' 'mul96_30' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 26.2>
ST_34 : Operation 4551 [1/2] (13.1ns)   --->   "%add84_28 = fadd i32 %add84_27, i32 %z_29" [gemm_no_taffoin2.c:93]   --->   Operation 4551 'fadd' 'add84_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4552 [2/2] (13.1ns)   --->   "%add84_29 = fadd i32 %add84_28, i32 %z_30" [gemm_no_taffoin2.c:93]   --->   Operation 4552 'fadd' 'add84_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4553 [1/2] (13.1ns)   --->   "%add84_1_28 = fadd i32 %add84_1_27, i32 %z_60" [gemm_no_taffoin2.c:93]   --->   Operation 4553 'fadd' 'add84_1_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4554 [2/2] (13.1ns)   --->   "%add84_1_29 = fadd i32 %add84_1_28, i32 %z_61" [gemm_no_taffoin2.c:93]   --->   Operation 4554 'fadd' 'add84_1_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4555 [1/2] (13.1ns)   --->   "%add84_2_28 = fadd i32 %add84_2_27, i32 %z_90" [gemm_no_taffoin2.c:93]   --->   Operation 4555 'fadd' 'add84_2_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4556 [2/2] (13.1ns)   --->   "%add84_2_29 = fadd i32 %add84_2_28, i32 %z_91" [gemm_no_taffoin2.c:93]   --->   Operation 4556 'fadd' 'add84_2_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4557 [1/2] (13.1ns)   --->   "%add84_3_28 = fadd i32 %add84_3_27, i32 %z_120" [gemm_no_taffoin2.c:93]   --->   Operation 4557 'fadd' 'add84_3_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4558 [2/2] (13.1ns)   --->   "%add84_3_29 = fadd i32 %add84_3_28, i32 %z_121" [gemm_no_taffoin2.c:93]   --->   Operation 4558 'fadd' 'add84_3_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4559 [1/2] (13.1ns)   --->   "%add84_4_28 = fadd i32 %add84_4_27, i32 %z_148" [gemm_no_taffoin2.c:93]   --->   Operation 4559 'fadd' 'add84_4_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4560 [2/2] (13.1ns)   --->   "%add84_4_29 = fadd i32 %add84_4_28, i32 %z_149" [gemm_no_taffoin2.c:93]   --->   Operation 4560 'fadd' 'add84_4_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4561 [1/2] (13.1ns)   --->   "%add84_5_28 = fadd i32 %add84_5_27, i32 %z_176" [gemm_no_taffoin2.c:93]   --->   Operation 4561 'fadd' 'add84_5_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4562 [2/2] (13.1ns)   --->   "%add84_5_29 = fadd i32 %add84_5_28, i32 %z_177" [gemm_no_taffoin2.c:93]   --->   Operation 4562 'fadd' 'add84_5_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4563 [1/2] (13.1ns)   --->   "%add84_6_28 = fadd i32 %add84_6_27, i32 %z_204" [gemm_no_taffoin2.c:93]   --->   Operation 4563 'fadd' 'add84_6_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4564 [2/2] (13.1ns)   --->   "%add84_6_29 = fadd i32 %add84_6_28, i32 %z_205" [gemm_no_taffoin2.c:93]   --->   Operation 4564 'fadd' 'add84_6_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4565 [1/2] (13.1ns)   --->   "%add84_7_28 = fadd i32 %add84_7_27, i32 %z_232" [gemm_no_taffoin2.c:93]   --->   Operation 4565 'fadd' 'add84_7_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4566 [2/2] (13.1ns)   --->   "%add84_7_29 = fadd i32 %add84_7_28, i32 %z_233" [gemm_no_taffoin2.c:93]   --->   Operation 4566 'fadd' 'add84_7_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4567 [1/2] (13.1ns)   --->   "%add84_8_28 = fadd i32 %add84_8_27, i32 %z_256" [gemm_no_taffoin2.c:93]   --->   Operation 4567 'fadd' 'add84_8_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4568 [2/2] (13.1ns)   --->   "%add84_8_29 = fadd i32 %add84_8_28, i32 %z_257" [gemm_no_taffoin2.c:93]   --->   Operation 4568 'fadd' 'add84_8_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4569 [1/2] (13.1ns)   --->   "%add84_9_27 = fadd i32 %add84_9_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4569 'fadd' 'add84_9_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4570 [2/2] (13.1ns)   --->   "%add84_9_28 = fadd i32 %add84_9_27, i32 %z_280" [gemm_no_taffoin2.c:93]   --->   Operation 4570 'fadd' 'add84_9_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4571 [1/2] (13.1ns)   --->   "%add84_10_27 = fadd i32 %add84_10_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4571 'fadd' 'add84_10_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4572 [2/2] (13.1ns)   --->   "%add84_10_28 = fadd i32 %add84_10_27, i32 %z_304" [gemm_no_taffoin2.c:93]   --->   Operation 4572 'fadd' 'add84_10_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4573 [1/2] (13.1ns)   --->   "%add84_11_27 = fadd i32 %add84_11_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4573 'fadd' 'add84_11_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4574 [2/2] (13.1ns)   --->   "%add84_11_28 = fadd i32 %add84_11_27, i32 %z_328" [gemm_no_taffoin2.c:93]   --->   Operation 4574 'fadd' 'add84_11_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4575 [1/2] (13.1ns)   --->   "%add84_12_26 = fadd i32 %add84_12_25, i32 %z_351" [gemm_no_taffoin2.c:93]   --->   Operation 4575 'fadd' 'add84_12_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4576 [2/2] (13.1ns)   --->   "%add84_12_27 = fadd i32 %add84_12_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4576 'fadd' 'add84_12_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4577 [1/2] (13.1ns)   --->   "%add84_13_26 = fadd i32 %add84_13_25, i32 %z_375" [gemm_no_taffoin2.c:93]   --->   Operation 4577 'fadd' 'add84_13_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4578 [2/2] (13.1ns)   --->   "%add84_13_27 = fadd i32 %add84_13_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4578 'fadd' 'add84_13_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4579 [1/2] (13.1ns)   --->   "%add84_14_25 = fadd i32 %add84_14_24, i32 %z_398" [gemm_no_taffoin2.c:93]   --->   Operation 4579 'fadd' 'add84_14_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4580 [2/2] (13.1ns)   --->   "%add84_14_26 = fadd i32 %add84_14_25, i32 %z_399" [gemm_no_taffoin2.c:93]   --->   Operation 4580 'fadd' 'add84_14_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4581 [1/2] (13.1ns)   --->   "%add84_15_24 = fadd i32 %add84_15_23, i32 %z_421" [gemm_no_taffoin2.c:93]   --->   Operation 4581 'fadd' 'add84_15_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4582 [2/2] (13.1ns)   --->   "%add84_15_25 = fadd i32 %add84_15_24, i32 %z_422" [gemm_no_taffoin2.c:93]   --->   Operation 4582 'fadd' 'add84_15_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4583 [1/2] (13.1ns)   --->   "%add84_16_24 = fadd i32 %add84_16_23, i32 %z_439" [gemm_no_taffoin2.c:93]   --->   Operation 4583 'fadd' 'add84_16_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4584 [2/2] (13.1ns)   --->   "%add84_16_25 = fadd i32 %add84_16_24, i32 %z_26" [gemm_no_taffoin2.c:93]   --->   Operation 4584 'fadd' 'add84_16_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4585 [1/2] (13.1ns)   --->   "%add84_17_23 = fadd i32 %add84_17_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4585 'fadd' 'add84_17_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4586 [2/2] (13.1ns)   --->   "%add84_17_24 = fadd i32 %add84_17_23, i32 %z_455" [gemm_no_taffoin2.c:93]   --->   Operation 4586 'fadd' 'add84_17_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4587 [1/2] (13.1ns)   --->   "%add84_18_23 = fadd i32 %add84_18_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4587 'fadd' 'add84_18_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4588 [2/2] (13.1ns)   --->   "%add84_18_24 = fadd i32 %add84_18_23, i32 %z_471" [gemm_no_taffoin2.c:93]   --->   Operation 4588 'fadd' 'add84_18_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4589 [1/2] (13.1ns)   --->   "%add84_19_22 = fadd i32 %add84_19_21, i32 %z_486" [gemm_no_taffoin2.c:93]   --->   Operation 4589 'fadd' 'add84_19_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4590 [2/2] (13.1ns)   --->   "%add84_19_23 = fadd i32 %add84_19_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4590 'fadd' 'add84_19_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4591 [1/2] (13.1ns)   --->   "%add84_20_21 = fadd i32 %add84_20_20, i32 %z_142" [gemm_no_taffoin2.c:93]   --->   Operation 4591 'fadd' 'add84_20_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4592 [2/2] (13.1ns)   --->   "%add84_20_22 = fadd i32 %add84_20_21, i32 %z_502" [gemm_no_taffoin2.c:93]   --->   Operation 4592 'fadd' 'add84_20_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4593 [1/2] (13.1ns)   --->   "%add84_21_20 = fadd i32 %add84_21_19, i32 %z_517" [gemm_no_taffoin2.c:93]   --->   Operation 4593 'fadd' 'add84_21_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4594 [2/2] (13.1ns)   --->   "%add84_21_21 = fadd i32 %add84_21_20, i32 %z_170" [gemm_no_taffoin2.c:93]   --->   Operation 4594 'fadd' 'add84_21_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4595 [1/2] (13.1ns)   --->   "%add84_22_20 = fadd i32 %add84_22_19, i32 %z_533" [gemm_no_taffoin2.c:93]   --->   Operation 4595 'fadd' 'add84_22_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4596 [2/2] (13.1ns)   --->   "%add84_22_21 = fadd i32 %add84_22_20, i32 %z_198" [gemm_no_taffoin2.c:93]   --->   Operation 4596 'fadd' 'add84_22_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4597 [1/2] (13.1ns)   --->   "%add84_23_19 = fadd i32 %add84_23_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 4597 'fadd' 'add84_23_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4598 [2/2] (13.1ns)   --->   "%add84_23_20 = fadd i32 %add84_23_19, i32 %z_549" [gemm_no_taffoin2.c:93]   --->   Operation 4598 'fadd' 'add84_23_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4599 [1/2] (13.1ns)   --->   "%add84_24_18 = fadd i32 %add84_24_17, i32 %z_564" [gemm_no_taffoin2.c:93]   --->   Operation 4599 'fadd' 'add84_24_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4600 [2/2] (13.1ns)   --->   "%add84_24_19 = fadd i32 %add84_24_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 4600 'fadd' 'add84_24_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4601 [1/2] (13.1ns)   --->   "%add84_25_17 = fadd i32 %add84_25_16, i32 %z_272" [gemm_no_taffoin2.c:93]   --->   Operation 4601 'fadd' 'add84_25_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4602 [2/2] (13.1ns)   --->   "%add84_25_18 = fadd i32 %add84_25_17, i32 %z_580" [gemm_no_taffoin2.c:93]   --->   Operation 4602 'fadd' 'add84_25_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4603 [1/2] (13.1ns)   --->   "%add84_26_16 = fadd i32 %add84_26_15, i32 %z_595" [gemm_no_taffoin2.c:93]   --->   Operation 4603 'fadd' 'add84_26_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4604 [2/2] (13.1ns)   --->   "%add84_26_17 = fadd i32 %add84_26_16, i32 %z_296" [gemm_no_taffoin2.c:93]   --->   Operation 4604 'fadd' 'add84_26_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4605 [1/2] (13.1ns)   --->   "%add84_27_15 = fadd i32 %add84_27_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4605 'fadd' 'add84_27_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4606 [2/2] (13.1ns)   --->   "%add84_27_16 = fadd i32 %add84_27_15, i32 %z_611" [gemm_no_taffoin2.c:93]   --->   Operation 4606 'fadd' 'add84_27_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4607 [1/2] (8.46ns)   --->   "%z_618 = fmul i32 %mul78_27_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4607 'fmul' 'z_618' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4608 [1/2] (13.1ns)   --->   "%add84_28_15 = fadd i32 %add84_28_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4608 'fadd' 'add84_28_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4609 [2/2] (13.1ns)   --->   "%add84_28_16 = fadd i32 %add84_28_15, i32 %z_627" [gemm_no_taffoin2.c:93]   --->   Operation 4609 'fadd' 'add84_28_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4610 [1/2] (8.46ns)   --->   "%z_633 = fmul i32 %mul78_28_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4610 'fmul' 'z_633' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4611 [1/2] (8.46ns)   --->   "%z_634 = fmul i32 %mul78_28_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4611 'fmul' 'z_634' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4612 [1/2] (13.1ns)   --->   "%add84_29_14 = fadd i32 %add84_29_13, i32 %z_642" [gemm_no_taffoin2.c:93]   --->   Operation 4612 'fadd' 'add84_29_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4613 [2/2] (13.1ns)   --->   "%add84_29_15 = fadd i32 %add84_29_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4613 'fadd' 'add84_29_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4614 [1/2] (8.46ns)   --->   "%z_649 = fmul i32 %mul78_29_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4614 'fmul' 'z_649' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4615 [1/2] (8.46ns)   --->   "%z_650 = fmul i32 %mul78_29_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4615 'fmul' 'z_650' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4616 [1/2] (13.1ns)   --->   "%add84_30_13 = fadd i32 %add84_30_12, i32 %z_389" [gemm_no_taffoin2.c:93]   --->   Operation 4616 'fadd' 'add84_30_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4617 [2/2] (13.1ns)   --->   "%add84_30_14 = fadd i32 %add84_30_13, i32 %z_658" [gemm_no_taffoin2.c:93]   --->   Operation 4617 'fadd' 'add84_30_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4618 [1/2] (8.46ns)   --->   "%z_664 = fmul i32 %mul78_30_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4618 'fmul' 'z_664' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4619 [1/2] (8.46ns)   --->   "%z_665 = fmul i32 %mul78_30_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4619 'fmul' 'z_665' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4620 [1/2] (8.46ns)   --->   "%z_666 = fmul i32 %mul78_30_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4620 'fmul' 'z_666' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4621 [1/2] (13.1ns)   --->   "%add84_31_12 = fadd i32 %add84_31_11, i32 %z_673" [gemm_no_taffoin2.c:93]   --->   Operation 4621 'fadd' 'add84_31_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4622 [2/2] (13.1ns)   --->   "%add84_31_13 = fadd i32 %add84_31_12, i32 %z_413" [gemm_no_taffoin2.c:93]   --->   Operation 4622 'fadd' 'add84_31_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4623 [1/2] (8.46ns)   --->   "%z_680 = fmul i32 %mul78_31_13, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4623 'fmul' 'z_680' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4624 [1/2] (8.46ns)   --->   "%z_681 = fmul i32 %mul78_31_14, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4624 'fmul' 'z_681' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4625 [1/2] (8.46ns)   --->   "%z_682 = fmul i32 %mul78_31_15, i32 1.2" [gemm_no_taffoin2.c:92]   --->   Operation 4625 'fmul' 'z_682' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 26.2>
ST_35 : Operation 4626 [1/2] (13.1ns)   --->   "%add84_29 = fadd i32 %add84_28, i32 %z_30" [gemm_no_taffoin2.c:93]   --->   Operation 4626 'fadd' 'add84_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4627 [2/2] (13.1ns)   --->   "%tmp = fadd i32 %add84_29, i32 %z_31" [gemm_no_taffoin2.c:93]   --->   Operation 4627 'fadd' 'tmp' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4628 [1/2] (13.1ns)   --->   "%add84_1_29 = fadd i32 %add84_1_28, i32 %z_61" [gemm_no_taffoin2.c:93]   --->   Operation 4628 'fadd' 'add84_1_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4629 [2/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %add84_1_29, i32 %z_62" [gemm_no_taffoin2.c:93]   --->   Operation 4629 'fadd' 'tmp_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4630 [1/2] (13.1ns)   --->   "%add84_2_29 = fadd i32 %add84_2_28, i32 %z_91" [gemm_no_taffoin2.c:93]   --->   Operation 4630 'fadd' 'add84_2_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4631 [2/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %add84_2_29, i32 %z_92" [gemm_no_taffoin2.c:93]   --->   Operation 4631 'fadd' 'tmp_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4632 [1/2] (13.1ns)   --->   "%add84_3_29 = fadd i32 %add84_3_28, i32 %z_121" [gemm_no_taffoin2.c:93]   --->   Operation 4632 'fadd' 'add84_3_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4633 [2/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %add84_3_29, i32 %z_122" [gemm_no_taffoin2.c:93]   --->   Operation 4633 'fadd' 'tmp_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4634 [1/2] (13.1ns)   --->   "%add84_4_29 = fadd i32 %add84_4_28, i32 %z_149" [gemm_no_taffoin2.c:93]   --->   Operation 4634 'fadd' 'add84_4_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4635 [2/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %add84_4_29, i32 %z_150" [gemm_no_taffoin2.c:93]   --->   Operation 4635 'fadd' 'tmp_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4636 [1/2] (13.1ns)   --->   "%add84_5_29 = fadd i32 %add84_5_28, i32 %z_177" [gemm_no_taffoin2.c:93]   --->   Operation 4636 'fadd' 'add84_5_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4637 [2/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %add84_5_29, i32 %z_178" [gemm_no_taffoin2.c:93]   --->   Operation 4637 'fadd' 'tmp_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4638 [1/2] (13.1ns)   --->   "%add84_6_29 = fadd i32 %add84_6_28, i32 %z_205" [gemm_no_taffoin2.c:93]   --->   Operation 4638 'fadd' 'add84_6_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4639 [2/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %add84_6_29, i32 %z_206" [gemm_no_taffoin2.c:93]   --->   Operation 4639 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4640 [1/2] (13.1ns)   --->   "%add84_7_29 = fadd i32 %add84_7_28, i32 %z_233" [gemm_no_taffoin2.c:93]   --->   Operation 4640 'fadd' 'add84_7_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4641 [2/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %add84_7_29, i32 %z_234" [gemm_no_taffoin2.c:93]   --->   Operation 4641 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4642 [1/2] (13.1ns)   --->   "%add84_8_29 = fadd i32 %add84_8_28, i32 %z_257" [gemm_no_taffoin2.c:93]   --->   Operation 4642 'fadd' 'add84_8_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4643 [2/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %add84_8_29, i32 %z_258" [gemm_no_taffoin2.c:93]   --->   Operation 4643 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4644 [1/2] (13.1ns)   --->   "%add84_9_28 = fadd i32 %add84_9_27, i32 %z_280" [gemm_no_taffoin2.c:93]   --->   Operation 4644 'fadd' 'add84_9_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4645 [2/2] (13.1ns)   --->   "%add84_9_29 = fadd i32 %add84_9_28, i32 %z_281" [gemm_no_taffoin2.c:93]   --->   Operation 4645 'fadd' 'add84_9_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4646 [1/2] (13.1ns)   --->   "%add84_10_28 = fadd i32 %add84_10_27, i32 %z_304" [gemm_no_taffoin2.c:93]   --->   Operation 4646 'fadd' 'add84_10_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4647 [2/2] (13.1ns)   --->   "%add84_10_29 = fadd i32 %add84_10_28, i32 %z_305" [gemm_no_taffoin2.c:93]   --->   Operation 4647 'fadd' 'add84_10_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4648 [1/2] (13.1ns)   --->   "%add84_11_28 = fadd i32 %add84_11_27, i32 %z_328" [gemm_no_taffoin2.c:93]   --->   Operation 4648 'fadd' 'add84_11_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4649 [2/2] (13.1ns)   --->   "%add84_11_29 = fadd i32 %add84_11_28, i32 %z_329" [gemm_no_taffoin2.c:93]   --->   Operation 4649 'fadd' 'add84_11_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4650 [1/2] (13.1ns)   --->   "%add84_12_27 = fadd i32 %add84_12_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4650 'fadd' 'add84_12_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4651 [2/2] (13.1ns)   --->   "%add84_12_28 = fadd i32 %add84_12_27, i32 %z_352" [gemm_no_taffoin2.c:93]   --->   Operation 4651 'fadd' 'add84_12_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4652 [1/2] (13.1ns)   --->   "%add84_13_27 = fadd i32 %add84_13_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4652 'fadd' 'add84_13_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4653 [2/2] (13.1ns)   --->   "%add84_13_28 = fadd i32 %add84_13_27, i32 %z_376" [gemm_no_taffoin2.c:93]   --->   Operation 4653 'fadd' 'add84_13_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4654 [1/2] (13.1ns)   --->   "%add84_14_26 = fadd i32 %add84_14_25, i32 %z_399" [gemm_no_taffoin2.c:93]   --->   Operation 4654 'fadd' 'add84_14_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4655 [2/2] (13.1ns)   --->   "%add84_14_27 = fadd i32 %add84_14_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4655 'fadd' 'add84_14_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4656 [1/2] (13.1ns)   --->   "%add84_15_25 = fadd i32 %add84_15_24, i32 %z_422" [gemm_no_taffoin2.c:93]   --->   Operation 4656 'fadd' 'add84_15_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4657 [2/2] (13.1ns)   --->   "%add84_15_26 = fadd i32 %add84_15_25, i32 %z_423" [gemm_no_taffoin2.c:93]   --->   Operation 4657 'fadd' 'add84_15_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4658 [1/2] (13.1ns)   --->   "%add84_16_25 = fadd i32 %add84_16_24, i32 %z_26" [gemm_no_taffoin2.c:93]   --->   Operation 4658 'fadd' 'add84_16_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4659 [2/2] (13.1ns)   --->   "%add84_16_26 = fadd i32 %add84_16_25, i32 %z_440" [gemm_no_taffoin2.c:93]   --->   Operation 4659 'fadd' 'add84_16_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4660 [1/2] (13.1ns)   --->   "%add84_17_24 = fadd i32 %add84_17_23, i32 %z_455" [gemm_no_taffoin2.c:93]   --->   Operation 4660 'fadd' 'add84_17_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4661 [2/2] (13.1ns)   --->   "%add84_17_25 = fadd i32 %add84_17_24, i32 %z_57" [gemm_no_taffoin2.c:93]   --->   Operation 4661 'fadd' 'add84_17_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4662 [1/2] (13.1ns)   --->   "%add84_18_24 = fadd i32 %add84_18_23, i32 %z_471" [gemm_no_taffoin2.c:93]   --->   Operation 4662 'fadd' 'add84_18_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4663 [2/2] (13.1ns)   --->   "%add84_18_25 = fadd i32 %add84_18_24, i32 %z_87" [gemm_no_taffoin2.c:93]   --->   Operation 4663 'fadd' 'add84_18_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4664 [1/2] (13.1ns)   --->   "%add84_19_23 = fadd i32 %add84_19_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4664 'fadd' 'add84_19_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4665 [2/2] (13.1ns)   --->   "%add84_19_24 = fadd i32 %add84_19_23, i32 %z_487" [gemm_no_taffoin2.c:93]   --->   Operation 4665 'fadd' 'add84_19_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4666 [1/2] (13.1ns)   --->   "%add84_20_22 = fadd i32 %add84_20_21, i32 %z_502" [gemm_no_taffoin2.c:93]   --->   Operation 4666 'fadd' 'add84_20_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4667 [2/2] (13.1ns)   --->   "%add84_20_23 = fadd i32 %add84_20_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4667 'fadd' 'add84_20_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4668 [1/2] (13.1ns)   --->   "%add84_21_21 = fadd i32 %add84_21_20, i32 %z_170" [gemm_no_taffoin2.c:93]   --->   Operation 4668 'fadd' 'add84_21_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4669 [2/2] (13.1ns)   --->   "%add84_21_22 = fadd i32 %add84_21_21, i32 %z_518" [gemm_no_taffoin2.c:93]   --->   Operation 4669 'fadd' 'add84_21_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4670 [1/2] (13.1ns)   --->   "%add84_22_21 = fadd i32 %add84_22_20, i32 %z_198" [gemm_no_taffoin2.c:93]   --->   Operation 4670 'fadd' 'add84_22_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4671 [2/2] (13.1ns)   --->   "%add84_22_22 = fadd i32 %add84_22_21, i32 %z_534" [gemm_no_taffoin2.c:93]   --->   Operation 4671 'fadd' 'add84_22_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4672 [1/2] (13.1ns)   --->   "%add84_23_20 = fadd i32 %add84_23_19, i32 %z_549" [gemm_no_taffoin2.c:93]   --->   Operation 4672 'fadd' 'add84_23_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4673 [2/2] (13.1ns)   --->   "%add84_23_21 = fadd i32 %add84_23_20, i32 %z_226" [gemm_no_taffoin2.c:93]   --->   Operation 4673 'fadd' 'add84_23_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4674 [1/2] (13.1ns)   --->   "%add84_24_19 = fadd i32 %add84_24_18, i32 %z_20" [gemm_no_taffoin2.c:93]   --->   Operation 4674 'fadd' 'add84_24_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4675 [2/2] (13.1ns)   --->   "%add84_24_20 = fadd i32 %add84_24_19, i32 %z_565" [gemm_no_taffoin2.c:93]   --->   Operation 4675 'fadd' 'add84_24_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4676 [1/2] (13.1ns)   --->   "%add84_25_18 = fadd i32 %add84_25_17, i32 %z_580" [gemm_no_taffoin2.c:93]   --->   Operation 4676 'fadd' 'add84_25_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4677 [2/2] (13.1ns)   --->   "%add84_25_19 = fadd i32 %add84_25_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 4677 'fadd' 'add84_25_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4678 [1/2] (13.1ns)   --->   "%add84_26_17 = fadd i32 %add84_26_16, i32 %z_296" [gemm_no_taffoin2.c:93]   --->   Operation 4678 'fadd' 'add84_26_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4679 [2/2] (13.1ns)   --->   "%add84_26_18 = fadd i32 %add84_26_17, i32 %z_596" [gemm_no_taffoin2.c:93]   --->   Operation 4679 'fadd' 'add84_26_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4680 [1/2] (13.1ns)   --->   "%add84_27_16 = fadd i32 %add84_27_15, i32 %z_611" [gemm_no_taffoin2.c:93]   --->   Operation 4680 'fadd' 'add84_27_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4681 [2/2] (13.1ns)   --->   "%add84_27_17 = fadd i32 %add84_27_16, i32 %z_320" [gemm_no_taffoin2.c:93]   --->   Operation 4681 'fadd' 'add84_27_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4682 [1/2] (13.1ns)   --->   "%add84_28_16 = fadd i32 %add84_28_15, i32 %z_627" [gemm_no_taffoin2.c:93]   --->   Operation 4682 'fadd' 'add84_28_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4683 [2/2] (13.1ns)   --->   "%add84_28_17 = fadd i32 %add84_28_16, i32 %z_344" [gemm_no_taffoin2.c:93]   --->   Operation 4683 'fadd' 'add84_28_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4684 [1/2] (13.1ns)   --->   "%add84_29_15 = fadd i32 %add84_29_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4684 'fadd' 'add84_29_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4685 [2/2] (13.1ns)   --->   "%add84_29_16 = fadd i32 %add84_29_15, i32 %z_643" [gemm_no_taffoin2.c:93]   --->   Operation 4685 'fadd' 'add84_29_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4686 [1/2] (13.1ns)   --->   "%add84_30_14 = fadd i32 %add84_30_13, i32 %z_658" [gemm_no_taffoin2.c:93]   --->   Operation 4686 'fadd' 'add84_30_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4687 [2/2] (13.1ns)   --->   "%add84_30_15 = fadd i32 %add84_30_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4687 'fadd' 'add84_30_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4688 [1/2] (13.1ns)   --->   "%add84_31_13 = fadd i32 %add84_31_12, i32 %z_413" [gemm_no_taffoin2.c:93]   --->   Operation 4688 'fadd' 'add84_31_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4689 [2/2] (13.1ns)   --->   "%add84_31_14 = fadd i32 %add84_31_13, i32 %z_674" [gemm_no_taffoin2.c:93]   --->   Operation 4689 'fadd' 'add84_31_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 26.2>
ST_36 : Operation 4690 [1/2] (13.1ns)   --->   "%tmp = fadd i32 %add84_29, i32 %z_31" [gemm_no_taffoin2.c:93]   --->   Operation 4690 'fadd' 'tmp' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4691 [2/2] (13.1ns)   --->   "%add1 = fadd i32 %mul3, i32 %tmp" [gemm_no_taffoin2.c:96]   --->   Operation 4691 'fadd' 'add1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4692 [1/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %add84_1_29, i32 %z_62" [gemm_no_taffoin2.c:93]   --->   Operation 4692 'fadd' 'tmp_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4693 [2/2] (13.1ns)   --->   "%add109_1 = fadd i32 %mul96_1, i32 %tmp_1" [gemm_no_taffoin2.c:96]   --->   Operation 4693 'fadd' 'add109_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4694 [1/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %add84_2_29, i32 %z_92" [gemm_no_taffoin2.c:93]   --->   Operation 4694 'fadd' 'tmp_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4695 [2/2] (13.1ns)   --->   "%add109_2 = fadd i32 %mul96_2, i32 %tmp_2" [gemm_no_taffoin2.c:96]   --->   Operation 4695 'fadd' 'add109_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4696 [1/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %add84_3_29, i32 %z_122" [gemm_no_taffoin2.c:93]   --->   Operation 4696 'fadd' 'tmp_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4697 [2/2] (13.1ns)   --->   "%add109_3 = fadd i32 %mul96_3, i32 %tmp_3" [gemm_no_taffoin2.c:96]   --->   Operation 4697 'fadd' 'add109_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4698 [1/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %add84_4_29, i32 %z_150" [gemm_no_taffoin2.c:93]   --->   Operation 4698 'fadd' 'tmp_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4699 [2/2] (13.1ns)   --->   "%add109_4 = fadd i32 %mul96_4, i32 %tmp_4" [gemm_no_taffoin2.c:96]   --->   Operation 4699 'fadd' 'add109_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4700 [1/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %add84_5_29, i32 %z_178" [gemm_no_taffoin2.c:93]   --->   Operation 4700 'fadd' 'tmp_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4701 [2/2] (13.1ns)   --->   "%add109_5 = fadd i32 %mul96_5, i32 %tmp_5" [gemm_no_taffoin2.c:96]   --->   Operation 4701 'fadd' 'add109_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4702 [1/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %add84_6_29, i32 %z_206" [gemm_no_taffoin2.c:93]   --->   Operation 4702 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4703 [2/2] (13.1ns)   --->   "%add109_6 = fadd i32 %mul96_6, i32 %tmp_6" [gemm_no_taffoin2.c:96]   --->   Operation 4703 'fadd' 'add109_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4704 [1/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %add84_7_29, i32 %z_234" [gemm_no_taffoin2.c:93]   --->   Operation 4704 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4705 [2/2] (13.1ns)   --->   "%add109_7 = fadd i32 %mul96_7, i32 %tmp_7" [gemm_no_taffoin2.c:96]   --->   Operation 4705 'fadd' 'add109_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4706 [1/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %add84_8_29, i32 %z_258" [gemm_no_taffoin2.c:93]   --->   Operation 4706 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4707 [2/2] (13.1ns)   --->   "%add109_8 = fadd i32 %mul96_8, i32 %tmp_8" [gemm_no_taffoin2.c:96]   --->   Operation 4707 'fadd' 'add109_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4708 [1/2] (13.1ns)   --->   "%add84_9_29 = fadd i32 %add84_9_28, i32 %z_281" [gemm_no_taffoin2.c:93]   --->   Operation 4708 'fadd' 'add84_9_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4709 [2/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %add84_9_29, i32 %z_282" [gemm_no_taffoin2.c:93]   --->   Operation 4709 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4710 [1/2] (13.1ns)   --->   "%add84_10_29 = fadd i32 %add84_10_28, i32 %z_305" [gemm_no_taffoin2.c:93]   --->   Operation 4710 'fadd' 'add84_10_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4711 [2/2] (13.1ns)   --->   "%tmp_10 = fadd i32 %add84_10_29, i32 %z_306" [gemm_no_taffoin2.c:93]   --->   Operation 4711 'fadd' 'tmp_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4712 [1/2] (13.1ns)   --->   "%add84_11_29 = fadd i32 %add84_11_28, i32 %z_329" [gemm_no_taffoin2.c:93]   --->   Operation 4712 'fadd' 'add84_11_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4713 [2/2] (13.1ns)   --->   "%tmp_11 = fadd i32 %add84_11_29, i32 %z_330" [gemm_no_taffoin2.c:93]   --->   Operation 4713 'fadd' 'tmp_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4714 [1/2] (13.1ns)   --->   "%add84_12_28 = fadd i32 %add84_12_27, i32 %z_352" [gemm_no_taffoin2.c:93]   --->   Operation 4714 'fadd' 'add84_12_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4715 [2/2] (13.1ns)   --->   "%add84_12_29 = fadd i32 %add84_12_28, i32 %z_353" [gemm_no_taffoin2.c:93]   --->   Operation 4715 'fadd' 'add84_12_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4716 [1/2] (13.1ns)   --->   "%add84_13_28 = fadd i32 %add84_13_27, i32 %z_376" [gemm_no_taffoin2.c:93]   --->   Operation 4716 'fadd' 'add84_13_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4717 [2/2] (13.1ns)   --->   "%add84_13_29 = fadd i32 %add84_13_28, i32 %z_377" [gemm_no_taffoin2.c:93]   --->   Operation 4717 'fadd' 'add84_13_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4718 [1/2] (13.1ns)   --->   "%add84_14_27 = fadd i32 %add84_14_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4718 'fadd' 'add84_14_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4719 [2/2] (13.1ns)   --->   "%add84_14_28 = fadd i32 %add84_14_27, i32 %z_400" [gemm_no_taffoin2.c:93]   --->   Operation 4719 'fadd' 'add84_14_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4720 [1/2] (13.1ns)   --->   "%add84_15_26 = fadd i32 %add84_15_25, i32 %z_423" [gemm_no_taffoin2.c:93]   --->   Operation 4720 'fadd' 'add84_15_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4721 [2/2] (13.1ns)   --->   "%add84_15_27 = fadd i32 %add84_15_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4721 'fadd' 'add84_15_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4722 [1/2] (13.1ns)   --->   "%add84_16_26 = fadd i32 %add84_16_25, i32 %z_440" [gemm_no_taffoin2.c:93]   --->   Operation 4722 'fadd' 'add84_16_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4723 [2/2] (13.1ns)   --->   "%add84_16_27 = fadd i32 %add84_16_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4723 'fadd' 'add84_16_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4724 [1/2] (13.1ns)   --->   "%add84_17_25 = fadd i32 %add84_17_24, i32 %z_57" [gemm_no_taffoin2.c:93]   --->   Operation 4724 'fadd' 'add84_17_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4725 [2/2] (13.1ns)   --->   "%add84_17_26 = fadd i32 %add84_17_25, i32 %z_456" [gemm_no_taffoin2.c:93]   --->   Operation 4725 'fadd' 'add84_17_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4726 [1/2] (13.1ns)   --->   "%add84_18_25 = fadd i32 %add84_18_24, i32 %z_87" [gemm_no_taffoin2.c:93]   --->   Operation 4726 'fadd' 'add84_18_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4727 [2/2] (13.1ns)   --->   "%add84_18_26 = fadd i32 %add84_18_25, i32 %z_472" [gemm_no_taffoin2.c:93]   --->   Operation 4727 'fadd' 'add84_18_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4728 [1/2] (13.1ns)   --->   "%add84_19_24 = fadd i32 %add84_19_23, i32 %z_487" [gemm_no_taffoin2.c:93]   --->   Operation 4728 'fadd' 'add84_19_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4729 [2/2] (13.1ns)   --->   "%add84_19_25 = fadd i32 %add84_19_24, i32 %z_117" [gemm_no_taffoin2.c:93]   --->   Operation 4729 'fadd' 'add84_19_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4730 [1/2] (13.1ns)   --->   "%add84_20_23 = fadd i32 %add84_20_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4730 'fadd' 'add84_20_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4731 [2/2] (13.1ns)   --->   "%add84_20_24 = fadd i32 %add84_20_23, i32 %z_503" [gemm_no_taffoin2.c:93]   --->   Operation 4731 'fadd' 'add84_20_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4732 [1/2] (13.1ns)   --->   "%add84_21_22 = fadd i32 %add84_21_21, i32 %z_518" [gemm_no_taffoin2.c:93]   --->   Operation 4732 'fadd' 'add84_21_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4733 [2/2] (13.1ns)   --->   "%add84_21_23 = fadd i32 %add84_21_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4733 'fadd' 'add84_21_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4734 [1/2] (13.1ns)   --->   "%add84_22_22 = fadd i32 %add84_22_21, i32 %z_534" [gemm_no_taffoin2.c:93]   --->   Operation 4734 'fadd' 'add84_22_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4735 [2/2] (13.1ns)   --->   "%add84_22_23 = fadd i32 %add84_22_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4735 'fadd' 'add84_22_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4736 [1/2] (13.1ns)   --->   "%add84_23_21 = fadd i32 %add84_23_20, i32 %z_226" [gemm_no_taffoin2.c:93]   --->   Operation 4736 'fadd' 'add84_23_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4737 [2/2] (13.1ns)   --->   "%add84_23_22 = fadd i32 %add84_23_21, i32 %z_550" [gemm_no_taffoin2.c:93]   --->   Operation 4737 'fadd' 'add84_23_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4738 [1/2] (13.1ns)   --->   "%add84_24_20 = fadd i32 %add84_24_19, i32 %z_565" [gemm_no_taffoin2.c:93]   --->   Operation 4738 'fadd' 'add84_24_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4739 [2/2] (13.1ns)   --->   "%add84_24_21 = fadd i32 %add84_24_20, i32 %z_251" [gemm_no_taffoin2.c:93]   --->   Operation 4739 'fadd' 'add84_24_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4740 [1/2] (13.1ns)   --->   "%add84_25_19 = fadd i32 %add84_25_18, i32 %z_51" [gemm_no_taffoin2.c:93]   --->   Operation 4740 'fadd' 'add84_25_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4741 [2/2] (13.1ns)   --->   "%add84_25_20 = fadd i32 %add84_25_19, i32 %z_581" [gemm_no_taffoin2.c:93]   --->   Operation 4741 'fadd' 'add84_25_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4742 [1/2] (13.1ns)   --->   "%add84_26_18 = fadd i32 %add84_26_17, i32 %z_596" [gemm_no_taffoin2.c:93]   --->   Operation 4742 'fadd' 'add84_26_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4743 [2/2] (13.1ns)   --->   "%add84_26_19 = fadd i32 %add84_26_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 4743 'fadd' 'add84_26_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4744 [1/2] (13.1ns)   --->   "%add84_27_17 = fadd i32 %add84_27_16, i32 %z_320" [gemm_no_taffoin2.c:93]   --->   Operation 4744 'fadd' 'add84_27_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4745 [2/2] (13.1ns)   --->   "%add84_27_18 = fadd i32 %add84_27_17, i32 %z_612" [gemm_no_taffoin2.c:93]   --->   Operation 4745 'fadd' 'add84_27_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4746 [1/2] (13.1ns)   --->   "%add84_28_17 = fadd i32 %add84_28_16, i32 %z_344" [gemm_no_taffoin2.c:93]   --->   Operation 4746 'fadd' 'add84_28_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4747 [2/2] (13.1ns)   --->   "%add84_28_18 = fadd i32 %add84_28_17, i32 %z_628" [gemm_no_taffoin2.c:93]   --->   Operation 4747 'fadd' 'add84_28_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4748 [1/2] (13.1ns)   --->   "%add84_29_16 = fadd i32 %add84_29_15, i32 %z_643" [gemm_no_taffoin2.c:93]   --->   Operation 4748 'fadd' 'add84_29_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4749 [2/2] (13.1ns)   --->   "%add84_29_17 = fadd i32 %add84_29_16, i32 %z_368" [gemm_no_taffoin2.c:93]   --->   Operation 4749 'fadd' 'add84_29_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4750 [1/2] (13.1ns)   --->   "%add84_30_15 = fadd i32 %add84_30_14, i32 %z_16" [gemm_no_taffoin2.c:93]   --->   Operation 4750 'fadd' 'add84_30_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4751 [2/2] (13.1ns)   --->   "%add84_30_16 = fadd i32 %add84_30_15, i32 %z_659" [gemm_no_taffoin2.c:93]   --->   Operation 4751 'fadd' 'add84_30_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4752 [1/2] (13.1ns)   --->   "%add84_31_14 = fadd i32 %add84_31_13, i32 %z_674" [gemm_no_taffoin2.c:93]   --->   Operation 4752 'fadd' 'add84_31_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4753 [2/2] (13.1ns)   --->   "%add84_31_15 = fadd i32 %add84_31_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4753 'fadd' 'add84_31_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 26.2>
ST_37 : Operation 4754 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [gemm_no_taffoin2.c:97]   --->   Operation 4754 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4755 [1/2] (13.1ns)   --->   "%add1 = fadd i32 %mul3, i32 %tmp" [gemm_no_taffoin2.c:96]   --->   Operation 4755 'fadd' 'add1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4756 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add1, i5 %D_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4756 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4757 [2/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %add1" [gemm_no_taffoin2.c:97]   --->   Operation 4757 'fadd' 'sum_1' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4758 [1/2] (13.1ns)   --->   "%add109_1 = fadd i32 %mul96_1, i32 %tmp_1" [gemm_no_taffoin2.c:96]   --->   Operation 4758 'fadd' 'add109_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4759 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_1, i5 %D_1_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4759 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4760 [1/2] (13.1ns)   --->   "%add109_2 = fadd i32 %mul96_2, i32 %tmp_2" [gemm_no_taffoin2.c:96]   --->   Operation 4760 'fadd' 'add109_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4761 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_2, i5 %D_2_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4761 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4762 [1/2] (13.1ns)   --->   "%add109_3 = fadd i32 %mul96_3, i32 %tmp_3" [gemm_no_taffoin2.c:96]   --->   Operation 4762 'fadd' 'add109_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4763 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_3, i5 %D_3_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4763 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4764 [1/2] (13.1ns)   --->   "%add109_4 = fadd i32 %mul96_4, i32 %tmp_4" [gemm_no_taffoin2.c:96]   --->   Operation 4764 'fadd' 'add109_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4765 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_4, i5 %D_4_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4765 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4766 [1/2] (13.1ns)   --->   "%add109_5 = fadd i32 %mul96_5, i32 %tmp_5" [gemm_no_taffoin2.c:96]   --->   Operation 4766 'fadd' 'add109_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4767 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_5, i5 %D_5_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4767 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4768 [1/2] (13.1ns)   --->   "%add109_6 = fadd i32 %mul96_6, i32 %tmp_6" [gemm_no_taffoin2.c:96]   --->   Operation 4768 'fadd' 'add109_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4769 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_6, i5 %D_6_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4769 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4770 [1/2] (13.1ns)   --->   "%add109_7 = fadd i32 %mul96_7, i32 %tmp_7" [gemm_no_taffoin2.c:96]   --->   Operation 4770 'fadd' 'add109_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4771 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_7, i5 %D_7_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4771 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4772 [1/2] (13.1ns)   --->   "%add109_8 = fadd i32 %mul96_8, i32 %tmp_8" [gemm_no_taffoin2.c:96]   --->   Operation 4772 'fadd' 'add109_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4773 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_8, i5 %D_8_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4773 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 4774 [1/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %add84_9_29, i32 %z_282" [gemm_no_taffoin2.c:93]   --->   Operation 4774 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4775 [2/2] (13.1ns)   --->   "%add109_9 = fadd i32 %mul96_9, i32 %tmp_9" [gemm_no_taffoin2.c:96]   --->   Operation 4775 'fadd' 'add109_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4776 [1/2] (13.1ns)   --->   "%tmp_10 = fadd i32 %add84_10_29, i32 %z_306" [gemm_no_taffoin2.c:93]   --->   Operation 4776 'fadd' 'tmp_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4777 [2/2] (13.1ns)   --->   "%add109_s = fadd i32 %mul96_s, i32 %tmp_10" [gemm_no_taffoin2.c:96]   --->   Operation 4777 'fadd' 'add109_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4778 [1/2] (13.1ns)   --->   "%tmp_11 = fadd i32 %add84_11_29, i32 %z_330" [gemm_no_taffoin2.c:93]   --->   Operation 4778 'fadd' 'tmp_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4779 [2/2] (13.1ns)   --->   "%add109_10 = fadd i32 %mul96_10, i32 %tmp_11" [gemm_no_taffoin2.c:96]   --->   Operation 4779 'fadd' 'add109_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4780 [1/2] (13.1ns)   --->   "%add84_12_29 = fadd i32 %add84_12_28, i32 %z_353" [gemm_no_taffoin2.c:93]   --->   Operation 4780 'fadd' 'add84_12_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4781 [2/2] (13.1ns)   --->   "%tmp_12 = fadd i32 %add84_12_29, i32 %z_354" [gemm_no_taffoin2.c:93]   --->   Operation 4781 'fadd' 'tmp_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4782 [1/2] (13.1ns)   --->   "%add84_13_29 = fadd i32 %add84_13_28, i32 %z_377" [gemm_no_taffoin2.c:93]   --->   Operation 4782 'fadd' 'add84_13_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4783 [2/2] (13.1ns)   --->   "%tmp_13 = fadd i32 %add84_13_29, i32 %z_378" [gemm_no_taffoin2.c:93]   --->   Operation 4783 'fadd' 'tmp_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4784 [1/2] (13.1ns)   --->   "%add84_14_28 = fadd i32 %add84_14_27, i32 %z_400" [gemm_no_taffoin2.c:93]   --->   Operation 4784 'fadd' 'add84_14_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4785 [2/2] (13.1ns)   --->   "%add84_14_29 = fadd i32 %add84_14_28, i32 %z_401" [gemm_no_taffoin2.c:93]   --->   Operation 4785 'fadd' 'add84_14_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4786 [1/2] (13.1ns)   --->   "%add84_15_27 = fadd i32 %add84_15_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4786 'fadd' 'add84_15_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4787 [2/2] (13.1ns)   --->   "%add84_15_28 = fadd i32 %add84_15_27, i32 %z_424" [gemm_no_taffoin2.c:93]   --->   Operation 4787 'fadd' 'add84_15_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4788 [1/2] (13.1ns)   --->   "%add84_16_27 = fadd i32 %add84_16_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 4788 'fadd' 'add84_16_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4789 [2/2] (13.1ns)   --->   "%add84_16_28 = fadd i32 %add84_16_27, i32 %z_441" [gemm_no_taffoin2.c:93]   --->   Operation 4789 'fadd' 'add84_16_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4790 [1/2] (13.1ns)   --->   "%add84_17_26 = fadd i32 %add84_17_25, i32 %z_456" [gemm_no_taffoin2.c:93]   --->   Operation 4790 'fadd' 'add84_17_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4791 [2/2] (13.1ns)   --->   "%add84_17_27 = fadd i32 %add84_17_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4791 'fadd' 'add84_17_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4792 [1/2] (13.1ns)   --->   "%add84_18_26 = fadd i32 %add84_18_25, i32 %z_472" [gemm_no_taffoin2.c:93]   --->   Operation 4792 'fadd' 'add84_18_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4793 [2/2] (13.1ns)   --->   "%add84_18_27 = fadd i32 %add84_18_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4793 'fadd' 'add84_18_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4794 [1/2] (13.1ns)   --->   "%add84_19_25 = fadd i32 %add84_19_24, i32 %z_117" [gemm_no_taffoin2.c:93]   --->   Operation 4794 'fadd' 'add84_19_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4795 [2/2] (13.1ns)   --->   "%add84_19_26 = fadd i32 %add84_19_25, i32 %z_488" [gemm_no_taffoin2.c:93]   --->   Operation 4795 'fadd' 'add84_19_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4796 [1/2] (13.1ns)   --->   "%add84_20_24 = fadd i32 %add84_20_23, i32 %z_503" [gemm_no_taffoin2.c:93]   --->   Operation 4796 'fadd' 'add84_20_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4797 [2/2] (13.1ns)   --->   "%add84_20_25 = fadd i32 %add84_20_24, i32 %z_145" [gemm_no_taffoin2.c:93]   --->   Operation 4797 'fadd' 'add84_20_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4798 [1/2] (13.1ns)   --->   "%add84_21_23 = fadd i32 %add84_21_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4798 'fadd' 'add84_21_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4799 [2/2] (13.1ns)   --->   "%add84_21_24 = fadd i32 %add84_21_23, i32 %z_519" [gemm_no_taffoin2.c:93]   --->   Operation 4799 'fadd' 'add84_21_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4800 [1/2] (13.1ns)   --->   "%add84_22_23 = fadd i32 %add84_22_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4800 'fadd' 'add84_22_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4801 [2/2] (13.1ns)   --->   "%add84_22_24 = fadd i32 %add84_22_23, i32 %z_535" [gemm_no_taffoin2.c:93]   --->   Operation 4801 'fadd' 'add84_22_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4802 [1/2] (13.1ns)   --->   "%add84_23_22 = fadd i32 %add84_23_21, i32 %z_550" [gemm_no_taffoin2.c:93]   --->   Operation 4802 'fadd' 'add84_23_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4803 [2/2] (13.1ns)   --->   "%add84_23_23 = fadd i32 %add84_23_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4803 'fadd' 'add84_23_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4804 [1/2] (13.1ns)   --->   "%add84_24_21 = fadd i32 %add84_24_20, i32 %z_251" [gemm_no_taffoin2.c:93]   --->   Operation 4804 'fadd' 'add84_24_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4805 [2/2] (13.1ns)   --->   "%add84_24_22 = fadd i32 %add84_24_21, i32 %z_566" [gemm_no_taffoin2.c:93]   --->   Operation 4805 'fadd' 'add84_24_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4806 [1/2] (13.1ns)   --->   "%add84_25_20 = fadd i32 %add84_25_19, i32 %z_581" [gemm_no_taffoin2.c:93]   --->   Operation 4806 'fadd' 'add84_25_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4807 [2/2] (13.1ns)   --->   "%add84_25_21 = fadd i32 %add84_25_20, i32 %z_275" [gemm_no_taffoin2.c:93]   --->   Operation 4807 'fadd' 'add84_25_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4808 [1/2] (13.1ns)   --->   "%add84_26_19 = fadd i32 %add84_26_18, i32 %z_81" [gemm_no_taffoin2.c:93]   --->   Operation 4808 'fadd' 'add84_26_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4809 [2/2] (13.1ns)   --->   "%add84_26_20 = fadd i32 %add84_26_19, i32 %z_597" [gemm_no_taffoin2.c:93]   --->   Operation 4809 'fadd' 'add84_26_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4810 [1/2] (13.1ns)   --->   "%add84_27_18 = fadd i32 %add84_27_17, i32 %z_612" [gemm_no_taffoin2.c:93]   --->   Operation 4810 'fadd' 'add84_27_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4811 [2/2] (13.1ns)   --->   "%add84_27_19 = fadd i32 %add84_27_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 4811 'fadd' 'add84_27_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4812 [1/2] (13.1ns)   --->   "%add84_28_18 = fadd i32 %add84_28_17, i32 %z_628" [gemm_no_taffoin2.c:93]   --->   Operation 4812 'fadd' 'add84_28_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4813 [2/2] (13.1ns)   --->   "%add84_28_19 = fadd i32 %add84_28_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 4813 'fadd' 'add84_28_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4814 [1/2] (13.1ns)   --->   "%add84_29_17 = fadd i32 %add84_29_16, i32 %z_368" [gemm_no_taffoin2.c:93]   --->   Operation 4814 'fadd' 'add84_29_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4815 [2/2] (13.1ns)   --->   "%add84_29_18 = fadd i32 %add84_29_17, i32 %z_644" [gemm_no_taffoin2.c:93]   --->   Operation 4815 'fadd' 'add84_29_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4816 [1/2] (13.1ns)   --->   "%add84_30_16 = fadd i32 %add84_30_15, i32 %z_659" [gemm_no_taffoin2.c:93]   --->   Operation 4816 'fadd' 'add84_30_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4817 [2/2] (13.1ns)   --->   "%add84_30_17 = fadd i32 %add84_30_16, i32 %z_392" [gemm_no_taffoin2.c:93]   --->   Operation 4817 'fadd' 'add84_30_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4818 [1/2] (13.1ns)   --->   "%add84_31_15 = fadd i32 %add84_31_14, i32 %z_47" [gemm_no_taffoin2.c:93]   --->   Operation 4818 'fadd' 'add84_31_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4819 [2/2] (13.1ns)   --->   "%add84_31_16 = fadd i32 %add84_31_15, i32 %z_675" [gemm_no_taffoin2.c:93]   --->   Operation 4819 'fadd' 'add84_31_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5227 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 5227 'load' 'sum_load_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_37 : Operation 5228 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 5228 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_37 : Operation 5229 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5229 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 26.2>
ST_38 : Operation 4820 [1/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %add1" [gemm_no_taffoin2.c:97]   --->   Operation 4820 'fadd' 'sum_1' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4821 [2/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add109_1" [gemm_no_taffoin2.c:97]   --->   Operation 4821 'fadd' 'sum_2' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4822 [1/2] (13.1ns)   --->   "%add109_9 = fadd i32 %mul96_9, i32 %tmp_9" [gemm_no_taffoin2.c:96]   --->   Operation 4822 'fadd' 'add109_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4823 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_9, i5 %D_9_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4823 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 4824 [1/2] (13.1ns)   --->   "%add109_s = fadd i32 %mul96_s, i32 %tmp_10" [gemm_no_taffoin2.c:96]   --->   Operation 4824 'fadd' 'add109_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4825 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_s, i5 %D_10_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4825 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 4826 [1/2] (13.1ns)   --->   "%add109_10 = fadd i32 %mul96_10, i32 %tmp_11" [gemm_no_taffoin2.c:96]   --->   Operation 4826 'fadd' 'add109_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4827 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_10, i5 %D_11_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4827 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 4828 [1/2] (13.1ns)   --->   "%tmp_12 = fadd i32 %add84_12_29, i32 %z_354" [gemm_no_taffoin2.c:93]   --->   Operation 4828 'fadd' 'tmp_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4829 [2/2] (13.1ns)   --->   "%add109_11 = fadd i32 %mul96_11, i32 %tmp_12" [gemm_no_taffoin2.c:96]   --->   Operation 4829 'fadd' 'add109_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4830 [1/2] (13.1ns)   --->   "%tmp_13 = fadd i32 %add84_13_29, i32 %z_378" [gemm_no_taffoin2.c:93]   --->   Operation 4830 'fadd' 'tmp_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4831 [2/2] (13.1ns)   --->   "%add109_12 = fadd i32 %mul96_12, i32 %tmp_13" [gemm_no_taffoin2.c:96]   --->   Operation 4831 'fadd' 'add109_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4832 [1/2] (13.1ns)   --->   "%add84_14_29 = fadd i32 %add84_14_28, i32 %z_401" [gemm_no_taffoin2.c:93]   --->   Operation 4832 'fadd' 'add84_14_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4833 [2/2] (13.1ns)   --->   "%tmp_14 = fadd i32 %add84_14_29, i32 %z_402" [gemm_no_taffoin2.c:93]   --->   Operation 4833 'fadd' 'tmp_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4834 [1/2] (13.1ns)   --->   "%add84_15_28 = fadd i32 %add84_15_27, i32 %z_424" [gemm_no_taffoin2.c:93]   --->   Operation 4834 'fadd' 'add84_15_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4835 [2/2] (13.1ns)   --->   "%add84_15_29 = fadd i32 %add84_15_28, i32 %z_425" [gemm_no_taffoin2.c:93]   --->   Operation 4835 'fadd' 'add84_15_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4836 [1/2] (13.1ns)   --->   "%add84_16_28 = fadd i32 %add84_16_27, i32 %z_441" [gemm_no_taffoin2.c:93]   --->   Operation 4836 'fadd' 'add84_16_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4837 [2/2] (13.1ns)   --->   "%add84_16_29 = fadd i32 %add84_16_28, i32 %z_30" [gemm_no_taffoin2.c:93]   --->   Operation 4837 'fadd' 'add84_16_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4838 [1/2] (13.1ns)   --->   "%add84_17_27 = fadd i32 %add84_17_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 4838 'fadd' 'add84_17_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4839 [2/2] (13.1ns)   --->   "%add84_17_28 = fadd i32 %add84_17_27, i32 %z_457" [gemm_no_taffoin2.c:93]   --->   Operation 4839 'fadd' 'add84_17_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4840 [1/2] (13.1ns)   --->   "%add84_18_27 = fadd i32 %add84_18_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 4840 'fadd' 'add84_18_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4841 [2/2] (13.1ns)   --->   "%add84_18_28 = fadd i32 %add84_18_27, i32 %z_473" [gemm_no_taffoin2.c:93]   --->   Operation 4841 'fadd' 'add84_18_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4842 [1/2] (13.1ns)   --->   "%add84_19_26 = fadd i32 %add84_19_25, i32 %z_488" [gemm_no_taffoin2.c:93]   --->   Operation 4842 'fadd' 'add84_19_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4843 [2/2] (13.1ns)   --->   "%add84_19_27 = fadd i32 %add84_19_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4843 'fadd' 'add84_19_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4844 [1/2] (13.1ns)   --->   "%add84_20_25 = fadd i32 %add84_20_24, i32 %z_145" [gemm_no_taffoin2.c:93]   --->   Operation 4844 'fadd' 'add84_20_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4845 [2/2] (13.1ns)   --->   "%add84_20_26 = fadd i32 %add84_20_25, i32 %z_504" [gemm_no_taffoin2.c:93]   --->   Operation 4845 'fadd' 'add84_20_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4846 [1/2] (13.1ns)   --->   "%add84_21_24 = fadd i32 %add84_21_23, i32 %z_519" [gemm_no_taffoin2.c:93]   --->   Operation 4846 'fadd' 'add84_21_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4847 [2/2] (13.1ns)   --->   "%add84_21_25 = fadd i32 %add84_21_24, i32 %z_173" [gemm_no_taffoin2.c:93]   --->   Operation 4847 'fadd' 'add84_21_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4848 [1/2] (13.1ns)   --->   "%add84_22_24 = fadd i32 %add84_22_23, i32 %z_535" [gemm_no_taffoin2.c:93]   --->   Operation 4848 'fadd' 'add84_22_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4849 [2/2] (13.1ns)   --->   "%add84_22_25 = fadd i32 %add84_22_24, i32 %z_201" [gemm_no_taffoin2.c:93]   --->   Operation 4849 'fadd' 'add84_22_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4850 [1/2] (13.1ns)   --->   "%add84_23_23 = fadd i32 %add84_23_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4850 'fadd' 'add84_23_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4851 [2/2] (13.1ns)   --->   "%add84_23_24 = fadd i32 %add84_23_23, i32 %z_551" [gemm_no_taffoin2.c:93]   --->   Operation 4851 'fadd' 'add84_23_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4852 [1/2] (13.1ns)   --->   "%add84_24_22 = fadd i32 %add84_24_21, i32 %z_566" [gemm_no_taffoin2.c:93]   --->   Operation 4852 'fadd' 'add84_24_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4853 [2/2] (13.1ns)   --->   "%add84_24_23 = fadd i32 %add84_24_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4853 'fadd' 'add84_24_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4854 [1/2] (13.1ns)   --->   "%add84_25_21 = fadd i32 %add84_25_20, i32 %z_275" [gemm_no_taffoin2.c:93]   --->   Operation 4854 'fadd' 'add84_25_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4855 [2/2] (13.1ns)   --->   "%add84_25_22 = fadd i32 %add84_25_21, i32 %z_582" [gemm_no_taffoin2.c:93]   --->   Operation 4855 'fadd' 'add84_25_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4856 [1/2] (13.1ns)   --->   "%add84_26_20 = fadd i32 %add84_26_19, i32 %z_597" [gemm_no_taffoin2.c:93]   --->   Operation 4856 'fadd' 'add84_26_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4857 [2/2] (13.1ns)   --->   "%add84_26_21 = fadd i32 %add84_26_20, i32 %z_299" [gemm_no_taffoin2.c:93]   --->   Operation 4857 'fadd' 'add84_26_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4858 [1/2] (13.1ns)   --->   "%add84_27_19 = fadd i32 %add84_27_18, i32 %z_111" [gemm_no_taffoin2.c:93]   --->   Operation 4858 'fadd' 'add84_27_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4859 [2/2] (13.1ns)   --->   "%add84_27_20 = fadd i32 %add84_27_19, i32 %z_613" [gemm_no_taffoin2.c:93]   --->   Operation 4859 'fadd' 'add84_27_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4860 [1/2] (13.1ns)   --->   "%add84_28_19 = fadd i32 %add84_28_18, i32 %z_140" [gemm_no_taffoin2.c:93]   --->   Operation 4860 'fadd' 'add84_28_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4861 [2/2] (13.1ns)   --->   "%add84_28_20 = fadd i32 %add84_28_19, i32 %z_629" [gemm_no_taffoin2.c:93]   --->   Operation 4861 'fadd' 'add84_28_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4862 [1/2] (13.1ns)   --->   "%add84_29_18 = fadd i32 %add84_29_17, i32 %z_644" [gemm_no_taffoin2.c:93]   --->   Operation 4862 'fadd' 'add84_29_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4863 [2/2] (13.1ns)   --->   "%add84_29_19 = fadd i32 %add84_29_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 4863 'fadd' 'add84_29_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4864 [1/2] (13.1ns)   --->   "%add84_30_17 = fadd i32 %add84_30_16, i32 %z_392" [gemm_no_taffoin2.c:93]   --->   Operation 4864 'fadd' 'add84_30_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4865 [2/2] (13.1ns)   --->   "%add84_30_18 = fadd i32 %add84_30_17, i32 %z_660" [gemm_no_taffoin2.c:93]   --->   Operation 4865 'fadd' 'add84_30_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4866 [1/2] (13.1ns)   --->   "%add84_31_16 = fadd i32 %add84_31_15, i32 %z_675" [gemm_no_taffoin2.c:93]   --->   Operation 4866 'fadd' 'add84_31_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4867 [2/2] (13.1ns)   --->   "%add84_31_17 = fadd i32 %add84_31_16, i32 %z_416" [gemm_no_taffoin2.c:93]   --->   Operation 4867 'fadd' 'add84_31_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 26.2>
ST_39 : Operation 4868 [1/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add109_1" [gemm_no_taffoin2.c:97]   --->   Operation 4868 'fadd' 'sum_2' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4869 [2/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add109_2" [gemm_no_taffoin2.c:97]   --->   Operation 4869 'fadd' 'sum_3' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4870 [1/2] (13.1ns)   --->   "%add109_11 = fadd i32 %mul96_11, i32 %tmp_12" [gemm_no_taffoin2.c:96]   --->   Operation 4870 'fadd' 'add109_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4871 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_11, i5 %D_12_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4871 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 4872 [1/2] (13.1ns)   --->   "%add109_12 = fadd i32 %mul96_12, i32 %tmp_13" [gemm_no_taffoin2.c:96]   --->   Operation 4872 'fadd' 'add109_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4873 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_12, i5 %D_13_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4873 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 4874 [1/2] (13.1ns)   --->   "%tmp_14 = fadd i32 %add84_14_29, i32 %z_402" [gemm_no_taffoin2.c:93]   --->   Operation 4874 'fadd' 'tmp_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4875 [2/2] (13.1ns)   --->   "%add109_13 = fadd i32 %mul96_13, i32 %tmp_14" [gemm_no_taffoin2.c:96]   --->   Operation 4875 'fadd' 'add109_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4876 [1/2] (13.1ns)   --->   "%add84_15_29 = fadd i32 %add84_15_28, i32 %z_425" [gemm_no_taffoin2.c:93]   --->   Operation 4876 'fadd' 'add84_15_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4877 [2/2] (13.1ns)   --->   "%tmp_15 = fadd i32 %add84_15_29, i32 %z_426" [gemm_no_taffoin2.c:93]   --->   Operation 4877 'fadd' 'tmp_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4878 [1/2] (13.1ns)   --->   "%add84_16_29 = fadd i32 %add84_16_28, i32 %z_30" [gemm_no_taffoin2.c:93]   --->   Operation 4878 'fadd' 'add84_16_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4879 [2/2] (13.1ns)   --->   "%tmp_16 = fadd i32 %add84_16_29, i32 %z_442" [gemm_no_taffoin2.c:93]   --->   Operation 4879 'fadd' 'tmp_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4880 [1/2] (13.1ns)   --->   "%add84_17_28 = fadd i32 %add84_17_27, i32 %z_457" [gemm_no_taffoin2.c:93]   --->   Operation 4880 'fadd' 'add84_17_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4881 [2/2] (13.1ns)   --->   "%add84_17_29 = fadd i32 %add84_17_28, i32 %z_61" [gemm_no_taffoin2.c:93]   --->   Operation 4881 'fadd' 'add84_17_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4882 [1/2] (13.1ns)   --->   "%add84_18_28 = fadd i32 %add84_18_27, i32 %z_473" [gemm_no_taffoin2.c:93]   --->   Operation 4882 'fadd' 'add84_18_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4883 [2/2] (13.1ns)   --->   "%add84_18_29 = fadd i32 %add84_18_28, i32 %z_91" [gemm_no_taffoin2.c:93]   --->   Operation 4883 'fadd' 'add84_18_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4884 [1/2] (13.1ns)   --->   "%add84_19_27 = fadd i32 %add84_19_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 4884 'fadd' 'add84_19_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4885 [2/2] (13.1ns)   --->   "%add84_19_28 = fadd i32 %add84_19_27, i32 %z_489" [gemm_no_taffoin2.c:93]   --->   Operation 4885 'fadd' 'add84_19_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4886 [1/2] (13.1ns)   --->   "%add84_20_26 = fadd i32 %add84_20_25, i32 %z_504" [gemm_no_taffoin2.c:93]   --->   Operation 4886 'fadd' 'add84_20_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4887 [2/2] (13.1ns)   --->   "%add84_20_27 = fadd i32 %add84_20_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4887 'fadd' 'add84_20_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4888 [1/2] (13.1ns)   --->   "%add84_21_25 = fadd i32 %add84_21_24, i32 %z_173" [gemm_no_taffoin2.c:93]   --->   Operation 4888 'fadd' 'add84_21_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4889 [2/2] (13.1ns)   --->   "%add84_21_26 = fadd i32 %add84_21_25, i32 %z_520" [gemm_no_taffoin2.c:93]   --->   Operation 4889 'fadd' 'add84_21_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4890 [1/2] (13.1ns)   --->   "%add84_22_25 = fadd i32 %add84_22_24, i32 %z_201" [gemm_no_taffoin2.c:93]   --->   Operation 4890 'fadd' 'add84_22_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4891 [2/2] (13.1ns)   --->   "%add84_22_26 = fadd i32 %add84_22_25, i32 %z_536" [gemm_no_taffoin2.c:93]   --->   Operation 4891 'fadd' 'add84_22_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4892 [1/2] (13.1ns)   --->   "%add84_23_24 = fadd i32 %add84_23_23, i32 %z_551" [gemm_no_taffoin2.c:93]   --->   Operation 4892 'fadd' 'add84_23_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4893 [2/2] (13.1ns)   --->   "%add84_23_25 = fadd i32 %add84_23_24, i32 %z_229" [gemm_no_taffoin2.c:93]   --->   Operation 4893 'fadd' 'add84_23_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4894 [1/2] (13.1ns)   --->   "%add84_24_23 = fadd i32 %add84_24_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4894 'fadd' 'add84_24_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4895 [2/2] (13.1ns)   --->   "%add84_24_24 = fadd i32 %add84_24_23, i32 %z_567" [gemm_no_taffoin2.c:93]   --->   Operation 4895 'fadd' 'add84_24_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4896 [1/2] (13.1ns)   --->   "%add84_25_22 = fadd i32 %add84_25_21, i32 %z_582" [gemm_no_taffoin2.c:93]   --->   Operation 4896 'fadd' 'add84_25_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4897 [2/2] (13.1ns)   --->   "%add84_25_23 = fadd i32 %add84_25_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4897 'fadd' 'add84_25_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4898 [1/2] (13.1ns)   --->   "%add84_26_21 = fadd i32 %add84_26_20, i32 %z_299" [gemm_no_taffoin2.c:93]   --->   Operation 4898 'fadd' 'add84_26_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4899 [2/2] (13.1ns)   --->   "%add84_26_22 = fadd i32 %add84_26_21, i32 %z_598" [gemm_no_taffoin2.c:93]   --->   Operation 4899 'fadd' 'add84_26_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4900 [1/2] (13.1ns)   --->   "%add84_27_20 = fadd i32 %add84_27_19, i32 %z_613" [gemm_no_taffoin2.c:93]   --->   Operation 4900 'fadd' 'add84_27_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4901 [2/2] (13.1ns)   --->   "%add84_27_21 = fadd i32 %add84_27_20, i32 %z_323" [gemm_no_taffoin2.c:93]   --->   Operation 4901 'fadd' 'add84_27_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4902 [1/2] (13.1ns)   --->   "%add84_28_20 = fadd i32 %add84_28_19, i32 %z_629" [gemm_no_taffoin2.c:93]   --->   Operation 4902 'fadd' 'add84_28_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4903 [2/2] (13.1ns)   --->   "%add84_28_21 = fadd i32 %add84_28_20, i32 %z_347" [gemm_no_taffoin2.c:93]   --->   Operation 4903 'fadd' 'add84_28_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4904 [1/2] (13.1ns)   --->   "%add84_29_19 = fadd i32 %add84_29_18, i32 %z_168" [gemm_no_taffoin2.c:93]   --->   Operation 4904 'fadd' 'add84_29_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4905 [2/2] (13.1ns)   --->   "%add84_29_20 = fadd i32 %add84_29_19, i32 %z_645" [gemm_no_taffoin2.c:93]   --->   Operation 4905 'fadd' 'add84_29_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4906 [1/2] (13.1ns)   --->   "%add84_30_18 = fadd i32 %add84_30_17, i32 %z_660" [gemm_no_taffoin2.c:93]   --->   Operation 4906 'fadd' 'add84_30_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4907 [2/2] (13.1ns)   --->   "%add84_30_19 = fadd i32 %add84_30_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 4907 'fadd' 'add84_30_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4908 [1/2] (13.1ns)   --->   "%add84_31_17 = fadd i32 %add84_31_16, i32 %z_416" [gemm_no_taffoin2.c:93]   --->   Operation 4908 'fadd' 'add84_31_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4909 [2/2] (13.1ns)   --->   "%add84_31_18 = fadd i32 %add84_31_17, i32 %z_676" [gemm_no_taffoin2.c:93]   --->   Operation 4909 'fadd' 'add84_31_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 26.2>
ST_40 : Operation 4910 [1/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add109_2" [gemm_no_taffoin2.c:97]   --->   Operation 4910 'fadd' 'sum_3' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4911 [2/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add109_3" [gemm_no_taffoin2.c:97]   --->   Operation 4911 'fadd' 'sum_4' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4912 [1/2] (13.1ns)   --->   "%add109_13 = fadd i32 %mul96_13, i32 %tmp_14" [gemm_no_taffoin2.c:96]   --->   Operation 4912 'fadd' 'add109_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4913 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_13, i5 %D_14_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4913 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 4914 [1/2] (13.1ns)   --->   "%tmp_15 = fadd i32 %add84_15_29, i32 %z_426" [gemm_no_taffoin2.c:93]   --->   Operation 4914 'fadd' 'tmp_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4915 [2/2] (13.1ns)   --->   "%add109_14 = fadd i32 %mul96_14, i32 %tmp_15" [gemm_no_taffoin2.c:96]   --->   Operation 4915 'fadd' 'add109_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4916 [1/2] (13.1ns)   --->   "%tmp_16 = fadd i32 %add84_16_29, i32 %z_442" [gemm_no_taffoin2.c:93]   --->   Operation 4916 'fadd' 'tmp_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4917 [2/2] (13.1ns)   --->   "%add109_15 = fadd i32 %mul96_15, i32 %tmp_16" [gemm_no_taffoin2.c:96]   --->   Operation 4917 'fadd' 'add109_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4918 [1/2] (13.1ns)   --->   "%add84_17_29 = fadd i32 %add84_17_28, i32 %z_61" [gemm_no_taffoin2.c:93]   --->   Operation 4918 'fadd' 'add84_17_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4919 [2/2] (13.1ns)   --->   "%tmp_17 = fadd i32 %add84_17_29, i32 %z_458" [gemm_no_taffoin2.c:93]   --->   Operation 4919 'fadd' 'tmp_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4920 [1/2] (13.1ns)   --->   "%add84_18_29 = fadd i32 %add84_18_28, i32 %z_91" [gemm_no_taffoin2.c:93]   --->   Operation 4920 'fadd' 'add84_18_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4921 [2/2] (13.1ns)   --->   "%tmp_18 = fadd i32 %add84_18_29, i32 %z_474" [gemm_no_taffoin2.c:93]   --->   Operation 4921 'fadd' 'tmp_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4922 [1/2] (13.1ns)   --->   "%add84_19_28 = fadd i32 %add84_19_27, i32 %z_489" [gemm_no_taffoin2.c:93]   --->   Operation 4922 'fadd' 'add84_19_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4923 [2/2] (13.1ns)   --->   "%add84_19_29 = fadd i32 %add84_19_28, i32 %z_121" [gemm_no_taffoin2.c:93]   --->   Operation 4923 'fadd' 'add84_19_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4924 [1/2] (13.1ns)   --->   "%add84_20_27 = fadd i32 %add84_20_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 4924 'fadd' 'add84_20_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4925 [2/2] (13.1ns)   --->   "%add84_20_28 = fadd i32 %add84_20_27, i32 %z_505" [gemm_no_taffoin2.c:93]   --->   Operation 4925 'fadd' 'add84_20_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4926 [1/2] (13.1ns)   --->   "%add84_21_26 = fadd i32 %add84_21_25, i32 %z_520" [gemm_no_taffoin2.c:93]   --->   Operation 4926 'fadd' 'add84_21_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4927 [2/2] (13.1ns)   --->   "%add84_21_27 = fadd i32 %add84_21_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4927 'fadd' 'add84_21_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4928 [1/2] (13.1ns)   --->   "%add84_22_26 = fadd i32 %add84_22_25, i32 %z_536" [gemm_no_taffoin2.c:93]   --->   Operation 4928 'fadd' 'add84_22_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4929 [2/2] (13.1ns)   --->   "%add84_22_27 = fadd i32 %add84_22_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4929 'fadd' 'add84_22_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4930 [1/2] (13.1ns)   --->   "%add84_23_25 = fadd i32 %add84_23_24, i32 %z_229" [gemm_no_taffoin2.c:93]   --->   Operation 4930 'fadd' 'add84_23_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4931 [2/2] (13.1ns)   --->   "%add84_23_26 = fadd i32 %add84_23_25, i32 %z_552" [gemm_no_taffoin2.c:93]   --->   Operation 4931 'fadd' 'add84_23_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4932 [1/2] (13.1ns)   --->   "%add84_24_24 = fadd i32 %add84_24_23, i32 %z_567" [gemm_no_taffoin2.c:93]   --->   Operation 4932 'fadd' 'add84_24_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4933 [2/2] (13.1ns)   --->   "%add84_24_25 = fadd i32 %add84_24_24, i32 %z_254" [gemm_no_taffoin2.c:93]   --->   Operation 4933 'fadd' 'add84_24_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4934 [1/2] (13.1ns)   --->   "%add84_25_23 = fadd i32 %add84_25_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 4934 'fadd' 'add84_25_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4935 [2/2] (13.1ns)   --->   "%add84_25_24 = fadd i32 %add84_25_23, i32 %z_583" [gemm_no_taffoin2.c:93]   --->   Operation 4935 'fadd' 'add84_25_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4936 [1/2] (13.1ns)   --->   "%add84_26_22 = fadd i32 %add84_26_21, i32 %z_598" [gemm_no_taffoin2.c:93]   --->   Operation 4936 'fadd' 'add84_26_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4937 [2/2] (13.1ns)   --->   "%add84_26_23 = fadd i32 %add84_26_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4937 'fadd' 'add84_26_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4938 [1/2] (13.1ns)   --->   "%add84_27_21 = fadd i32 %add84_27_20, i32 %z_323" [gemm_no_taffoin2.c:93]   --->   Operation 4938 'fadd' 'add84_27_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4939 [2/2] (13.1ns)   --->   "%add84_27_22 = fadd i32 %add84_27_21, i32 %z_614" [gemm_no_taffoin2.c:93]   --->   Operation 4939 'fadd' 'add84_27_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4940 [1/2] (13.1ns)   --->   "%add84_28_21 = fadd i32 %add84_28_20, i32 %z_347" [gemm_no_taffoin2.c:93]   --->   Operation 4940 'fadd' 'add84_28_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4941 [2/2] (13.1ns)   --->   "%add84_28_22 = fadd i32 %add84_28_21, i32 %z_630" [gemm_no_taffoin2.c:93]   --->   Operation 4941 'fadd' 'add84_28_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4942 [1/2] (13.1ns)   --->   "%add84_29_20 = fadd i32 %add84_29_19, i32 %z_645" [gemm_no_taffoin2.c:93]   --->   Operation 4942 'fadd' 'add84_29_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4943 [2/2] (13.1ns)   --->   "%add84_29_21 = fadd i32 %add84_29_20, i32 %z_371" [gemm_no_taffoin2.c:93]   --->   Operation 4943 'fadd' 'add84_29_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4944 [1/2] (13.1ns)   --->   "%add84_30_19 = fadd i32 %add84_30_18, i32 %z_196" [gemm_no_taffoin2.c:93]   --->   Operation 4944 'fadd' 'add84_30_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4945 [2/2] (13.1ns)   --->   "%add84_30_20 = fadd i32 %add84_30_19, i32 %z_661" [gemm_no_taffoin2.c:93]   --->   Operation 4945 'fadd' 'add84_30_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4946 [1/2] (13.1ns)   --->   "%add84_31_18 = fadd i32 %add84_31_17, i32 %z_676" [gemm_no_taffoin2.c:93]   --->   Operation 4946 'fadd' 'add84_31_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4947 [2/2] (13.1ns)   --->   "%add84_31_19 = fadd i32 %add84_31_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 4947 'fadd' 'add84_31_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 26.2>
ST_41 : Operation 4948 [1/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add109_3" [gemm_no_taffoin2.c:97]   --->   Operation 4948 'fadd' 'sum_4' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4949 [2/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add109_4" [gemm_no_taffoin2.c:97]   --->   Operation 4949 'fadd' 'sum_5' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4950 [1/2] (13.1ns)   --->   "%add109_14 = fadd i32 %mul96_14, i32 %tmp_15" [gemm_no_taffoin2.c:96]   --->   Operation 4950 'fadd' 'add109_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4951 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_14, i5 %D_15_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4951 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 4952 [1/2] (13.1ns)   --->   "%add109_15 = fadd i32 %mul96_15, i32 %tmp_16" [gemm_no_taffoin2.c:96]   --->   Operation 4952 'fadd' 'add109_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4953 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_15, i5 %D_16_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4953 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 4954 [1/2] (13.1ns)   --->   "%tmp_17 = fadd i32 %add84_17_29, i32 %z_458" [gemm_no_taffoin2.c:93]   --->   Operation 4954 'fadd' 'tmp_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4955 [2/2] (13.1ns)   --->   "%add109_16 = fadd i32 %mul96_16, i32 %tmp_17" [gemm_no_taffoin2.c:96]   --->   Operation 4955 'fadd' 'add109_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4956 [1/2] (13.1ns)   --->   "%tmp_18 = fadd i32 %add84_18_29, i32 %z_474" [gemm_no_taffoin2.c:93]   --->   Operation 4956 'fadd' 'tmp_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4957 [2/2] (13.1ns)   --->   "%add109_17 = fadd i32 %mul96_17, i32 %tmp_18" [gemm_no_taffoin2.c:96]   --->   Operation 4957 'fadd' 'add109_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4958 [1/2] (13.1ns)   --->   "%add84_19_29 = fadd i32 %add84_19_28, i32 %z_121" [gemm_no_taffoin2.c:93]   --->   Operation 4958 'fadd' 'add84_19_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4959 [2/2] (13.1ns)   --->   "%tmp_19 = fadd i32 %add84_19_29, i32 %z_490" [gemm_no_taffoin2.c:93]   --->   Operation 4959 'fadd' 'tmp_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4960 [1/2] (13.1ns)   --->   "%add84_20_28 = fadd i32 %add84_20_27, i32 %z_505" [gemm_no_taffoin2.c:93]   --->   Operation 4960 'fadd' 'add84_20_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4961 [2/2] (13.1ns)   --->   "%add84_20_29 = fadd i32 %add84_20_28, i32 %z_149" [gemm_no_taffoin2.c:93]   --->   Operation 4961 'fadd' 'add84_20_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4962 [1/2] (13.1ns)   --->   "%add84_21_27 = fadd i32 %add84_21_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 4962 'fadd' 'add84_21_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4963 [2/2] (13.1ns)   --->   "%add84_21_28 = fadd i32 %add84_21_27, i32 %z_521" [gemm_no_taffoin2.c:93]   --->   Operation 4963 'fadd' 'add84_21_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4964 [1/2] (13.1ns)   --->   "%add84_22_27 = fadd i32 %add84_22_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 4964 'fadd' 'add84_22_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4965 [2/2] (13.1ns)   --->   "%add84_22_28 = fadd i32 %add84_22_27, i32 %z_537" [gemm_no_taffoin2.c:93]   --->   Operation 4965 'fadd' 'add84_22_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4966 [1/2] (13.1ns)   --->   "%add84_23_26 = fadd i32 %add84_23_25, i32 %z_552" [gemm_no_taffoin2.c:93]   --->   Operation 4966 'fadd' 'add84_23_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4967 [2/2] (13.1ns)   --->   "%add84_23_27 = fadd i32 %add84_23_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4967 'fadd' 'add84_23_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4968 [1/2] (13.1ns)   --->   "%add84_24_25 = fadd i32 %add84_24_24, i32 %z_254" [gemm_no_taffoin2.c:93]   --->   Operation 4968 'fadd' 'add84_24_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4969 [2/2] (13.1ns)   --->   "%add84_24_26 = fadd i32 %add84_24_25, i32 %z_568" [gemm_no_taffoin2.c:93]   --->   Operation 4969 'fadd' 'add84_24_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4970 [1/2] (13.1ns)   --->   "%add84_25_24 = fadd i32 %add84_25_23, i32 %z_583" [gemm_no_taffoin2.c:93]   --->   Operation 4970 'fadd' 'add84_25_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4971 [2/2] (13.1ns)   --->   "%add84_25_25 = fadd i32 %add84_25_24, i32 %z_278" [gemm_no_taffoin2.c:93]   --->   Operation 4971 'fadd' 'add84_25_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4972 [1/2] (13.1ns)   --->   "%add84_26_23 = fadd i32 %add84_26_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 4972 'fadd' 'add84_26_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4973 [2/2] (13.1ns)   --->   "%add84_26_24 = fadd i32 %add84_26_23, i32 %z_599" [gemm_no_taffoin2.c:93]   --->   Operation 4973 'fadd' 'add84_26_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4974 [1/2] (13.1ns)   --->   "%add84_27_22 = fadd i32 %add84_27_21, i32 %z_614" [gemm_no_taffoin2.c:93]   --->   Operation 4974 'fadd' 'add84_27_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4975 [2/2] (13.1ns)   --->   "%add84_27_23 = fadd i32 %add84_27_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 4975 'fadd' 'add84_27_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4976 [1/2] (13.1ns)   --->   "%add84_28_22 = fadd i32 %add84_28_21, i32 %z_630" [gemm_no_taffoin2.c:93]   --->   Operation 4976 'fadd' 'add84_28_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4977 [2/2] (13.1ns)   --->   "%add84_28_23 = fadd i32 %add84_28_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 4977 'fadd' 'add84_28_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4978 [1/2] (13.1ns)   --->   "%add84_29_21 = fadd i32 %add84_29_20, i32 %z_371" [gemm_no_taffoin2.c:93]   --->   Operation 4978 'fadd' 'add84_29_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4979 [2/2] (13.1ns)   --->   "%add84_29_22 = fadd i32 %add84_29_21, i32 %z_646" [gemm_no_taffoin2.c:93]   --->   Operation 4979 'fadd' 'add84_29_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4980 [1/2] (13.1ns)   --->   "%add84_30_20 = fadd i32 %add84_30_19, i32 %z_661" [gemm_no_taffoin2.c:93]   --->   Operation 4980 'fadd' 'add84_30_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4981 [2/2] (13.1ns)   --->   "%add84_30_21 = fadd i32 %add84_30_20, i32 %z_395" [gemm_no_taffoin2.c:93]   --->   Operation 4981 'fadd' 'add84_30_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4982 [1/2] (13.1ns)   --->   "%add84_31_19 = fadd i32 %add84_31_18, i32 %z_224" [gemm_no_taffoin2.c:93]   --->   Operation 4982 'fadd' 'add84_31_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4983 [2/2] (13.1ns)   --->   "%add84_31_20 = fadd i32 %add84_31_19, i32 %z_677" [gemm_no_taffoin2.c:93]   --->   Operation 4983 'fadd' 'add84_31_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 26.2>
ST_42 : Operation 4984 [1/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add109_4" [gemm_no_taffoin2.c:97]   --->   Operation 4984 'fadd' 'sum_5' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4985 [2/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add109_5" [gemm_no_taffoin2.c:97]   --->   Operation 4985 'fadd' 'sum_6' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4986 [1/2] (13.1ns)   --->   "%add109_16 = fadd i32 %mul96_16, i32 %tmp_17" [gemm_no_taffoin2.c:96]   --->   Operation 4986 'fadd' 'add109_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4987 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_16, i5 %D_17_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4987 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 4988 [1/2] (13.1ns)   --->   "%add109_17 = fadd i32 %mul96_17, i32 %tmp_18" [gemm_no_taffoin2.c:96]   --->   Operation 4988 'fadd' 'add109_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4989 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_17, i5 %D_18_addr" [gemm_no_taffoin2.c:96]   --->   Operation 4989 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 4990 [1/2] (13.1ns)   --->   "%tmp_19 = fadd i32 %add84_19_29, i32 %z_490" [gemm_no_taffoin2.c:93]   --->   Operation 4990 'fadd' 'tmp_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4991 [2/2] (13.1ns)   --->   "%add109_18 = fadd i32 %mul96_18, i32 %tmp_19" [gemm_no_taffoin2.c:96]   --->   Operation 4991 'fadd' 'add109_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4992 [1/2] (13.1ns)   --->   "%add84_20_29 = fadd i32 %add84_20_28, i32 %z_149" [gemm_no_taffoin2.c:93]   --->   Operation 4992 'fadd' 'add84_20_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4993 [2/2] (13.1ns)   --->   "%tmp_20 = fadd i32 %add84_20_29, i32 %z_506" [gemm_no_taffoin2.c:93]   --->   Operation 4993 'fadd' 'tmp_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4994 [1/2] (13.1ns)   --->   "%add84_21_28 = fadd i32 %add84_21_27, i32 %z_521" [gemm_no_taffoin2.c:93]   --->   Operation 4994 'fadd' 'add84_21_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4995 [2/2] (13.1ns)   --->   "%add84_21_29 = fadd i32 %add84_21_28, i32 %z_177" [gemm_no_taffoin2.c:93]   --->   Operation 4995 'fadd' 'add84_21_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4996 [1/2] (13.1ns)   --->   "%add84_22_28 = fadd i32 %add84_22_27, i32 %z_537" [gemm_no_taffoin2.c:93]   --->   Operation 4996 'fadd' 'add84_22_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4997 [2/2] (13.1ns)   --->   "%add84_22_29 = fadd i32 %add84_22_28, i32 %z_205" [gemm_no_taffoin2.c:93]   --->   Operation 4997 'fadd' 'add84_22_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4998 [1/2] (13.1ns)   --->   "%add84_23_27 = fadd i32 %add84_23_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 4998 'fadd' 'add84_23_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4999 [2/2] (13.1ns)   --->   "%add84_23_28 = fadd i32 %add84_23_27, i32 %z_553" [gemm_no_taffoin2.c:93]   --->   Operation 4999 'fadd' 'add84_23_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5000 [1/2] (13.1ns)   --->   "%add84_24_26 = fadd i32 %add84_24_25, i32 %z_568" [gemm_no_taffoin2.c:93]   --->   Operation 5000 'fadd' 'add84_24_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5001 [2/2] (13.1ns)   --->   "%add84_24_27 = fadd i32 %add84_24_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 5001 'fadd' 'add84_24_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5002 [1/2] (13.1ns)   --->   "%add84_25_25 = fadd i32 %add84_25_24, i32 %z_278" [gemm_no_taffoin2.c:93]   --->   Operation 5002 'fadd' 'add84_25_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5003 [2/2] (13.1ns)   --->   "%add84_25_26 = fadd i32 %add84_25_25, i32 %z_584" [gemm_no_taffoin2.c:93]   --->   Operation 5003 'fadd' 'add84_25_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5004 [1/2] (13.1ns)   --->   "%add84_26_24 = fadd i32 %add84_26_23, i32 %z_599" [gemm_no_taffoin2.c:93]   --->   Operation 5004 'fadd' 'add84_26_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5005 [2/2] (13.1ns)   --->   "%add84_26_25 = fadd i32 %add84_26_24, i32 %z_302" [gemm_no_taffoin2.c:93]   --->   Operation 5005 'fadd' 'add84_26_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5006 [1/2] (13.1ns)   --->   "%add84_27_23 = fadd i32 %add84_27_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 5006 'fadd' 'add84_27_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5007 [2/2] (13.1ns)   --->   "%add84_27_24 = fadd i32 %add84_27_23, i32 %z_615" [gemm_no_taffoin2.c:93]   --->   Operation 5007 'fadd' 'add84_27_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5008 [1/2] (13.1ns)   --->   "%add84_28_23 = fadd i32 %add84_28_22, i32 %z_24" [gemm_no_taffoin2.c:93]   --->   Operation 5008 'fadd' 'add84_28_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5009 [2/2] (13.1ns)   --->   "%add84_28_24 = fadd i32 %add84_28_23, i32 %z_631" [gemm_no_taffoin2.c:93]   --->   Operation 5009 'fadd' 'add84_28_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5010 [1/2] (13.1ns)   --->   "%add84_29_22 = fadd i32 %add84_29_21, i32 %z_646" [gemm_no_taffoin2.c:93]   --->   Operation 5010 'fadd' 'add84_29_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5011 [2/2] (13.1ns)   --->   "%add84_29_23 = fadd i32 %add84_29_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 5011 'fadd' 'add84_29_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5012 [1/2] (13.1ns)   --->   "%add84_30_21 = fadd i32 %add84_30_20, i32 %z_395" [gemm_no_taffoin2.c:93]   --->   Operation 5012 'fadd' 'add84_30_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5013 [2/2] (13.1ns)   --->   "%add84_30_22 = fadd i32 %add84_30_21, i32 %z_662" [gemm_no_taffoin2.c:93]   --->   Operation 5013 'fadd' 'add84_30_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5014 [1/2] (13.1ns)   --->   "%add84_31_20 = fadd i32 %add84_31_19, i32 %z_677" [gemm_no_taffoin2.c:93]   --->   Operation 5014 'fadd' 'add84_31_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5015 [2/2] (13.1ns)   --->   "%add84_31_21 = fadd i32 %add84_31_20, i32 %z_419" [gemm_no_taffoin2.c:93]   --->   Operation 5015 'fadd' 'add84_31_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 26.2>
ST_43 : Operation 5016 [1/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add109_5" [gemm_no_taffoin2.c:97]   --->   Operation 5016 'fadd' 'sum_6' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5017 [2/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add109_6" [gemm_no_taffoin2.c:97]   --->   Operation 5017 'fadd' 'sum_7' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5018 [1/2] (13.1ns)   --->   "%add109_18 = fadd i32 %mul96_18, i32 %tmp_19" [gemm_no_taffoin2.c:96]   --->   Operation 5018 'fadd' 'add109_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5019 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_18, i5 %D_19_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5019 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 5020 [1/2] (13.1ns)   --->   "%tmp_20 = fadd i32 %add84_20_29, i32 %z_506" [gemm_no_taffoin2.c:93]   --->   Operation 5020 'fadd' 'tmp_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5021 [2/2] (13.1ns)   --->   "%add109_19 = fadd i32 %mul96_19, i32 %tmp_20" [gemm_no_taffoin2.c:96]   --->   Operation 5021 'fadd' 'add109_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5022 [1/2] (13.1ns)   --->   "%add84_21_29 = fadd i32 %add84_21_28, i32 %z_177" [gemm_no_taffoin2.c:93]   --->   Operation 5022 'fadd' 'add84_21_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5023 [2/2] (13.1ns)   --->   "%tmp_21 = fadd i32 %add84_21_29, i32 %z_522" [gemm_no_taffoin2.c:93]   --->   Operation 5023 'fadd' 'tmp_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5024 [1/2] (13.1ns)   --->   "%add84_22_29 = fadd i32 %add84_22_28, i32 %z_205" [gemm_no_taffoin2.c:93]   --->   Operation 5024 'fadd' 'add84_22_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5025 [2/2] (13.1ns)   --->   "%tmp_22 = fadd i32 %add84_22_29, i32 %z_538" [gemm_no_taffoin2.c:93]   --->   Operation 5025 'fadd' 'tmp_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5026 [1/2] (13.1ns)   --->   "%add84_23_28 = fadd i32 %add84_23_27, i32 %z_553" [gemm_no_taffoin2.c:93]   --->   Operation 5026 'fadd' 'add84_23_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5027 [2/2] (13.1ns)   --->   "%add84_23_29 = fadd i32 %add84_23_28, i32 %z_233" [gemm_no_taffoin2.c:93]   --->   Operation 5027 'fadd' 'add84_23_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5028 [1/2] (13.1ns)   --->   "%add84_24_27 = fadd i32 %add84_24_26, i32 %z_28" [gemm_no_taffoin2.c:93]   --->   Operation 5028 'fadd' 'add84_24_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5029 [2/2] (13.1ns)   --->   "%add84_24_28 = fadd i32 %add84_24_27, i32 %z_569" [gemm_no_taffoin2.c:93]   --->   Operation 5029 'fadd' 'add84_24_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5030 [1/2] (13.1ns)   --->   "%add84_25_26 = fadd i32 %add84_25_25, i32 %z_584" [gemm_no_taffoin2.c:93]   --->   Operation 5030 'fadd' 'add84_25_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5031 [2/2] (13.1ns)   --->   "%add84_25_27 = fadd i32 %add84_25_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 5031 'fadd' 'add84_25_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5032 [1/2] (13.1ns)   --->   "%add84_26_25 = fadd i32 %add84_26_24, i32 %z_302" [gemm_no_taffoin2.c:93]   --->   Operation 5032 'fadd' 'add84_26_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5033 [2/2] (13.1ns)   --->   "%add84_26_26 = fadd i32 %add84_26_25, i32 %z_600" [gemm_no_taffoin2.c:93]   --->   Operation 5033 'fadd' 'add84_26_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5034 [1/2] (13.1ns)   --->   "%add84_27_24 = fadd i32 %add84_27_23, i32 %z_615" [gemm_no_taffoin2.c:93]   --->   Operation 5034 'fadd' 'add84_27_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5035 [2/2] (13.1ns)   --->   "%add84_27_25 = fadd i32 %add84_27_24, i32 %z_326" [gemm_no_taffoin2.c:93]   --->   Operation 5035 'fadd' 'add84_27_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5036 [1/2] (13.1ns)   --->   "%add84_28_24 = fadd i32 %add84_28_23, i32 %z_631" [gemm_no_taffoin2.c:93]   --->   Operation 5036 'fadd' 'add84_28_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5037 [2/2] (13.1ns)   --->   "%add84_28_25 = fadd i32 %add84_28_24, i32 %z_350" [gemm_no_taffoin2.c:93]   --->   Operation 5037 'fadd' 'add84_28_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5038 [1/2] (13.1ns)   --->   "%add84_29_23 = fadd i32 %add84_29_22, i32 %z_55" [gemm_no_taffoin2.c:93]   --->   Operation 5038 'fadd' 'add84_29_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5039 [2/2] (13.1ns)   --->   "%add84_29_24 = fadd i32 %add84_29_23, i32 %z_647" [gemm_no_taffoin2.c:93]   --->   Operation 5039 'fadd' 'add84_29_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5040 [1/2] (13.1ns)   --->   "%add84_30_22 = fadd i32 %add84_30_21, i32 %z_662" [gemm_no_taffoin2.c:93]   --->   Operation 5040 'fadd' 'add84_30_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5041 [2/2] (13.1ns)   --->   "%add84_30_23 = fadd i32 %add84_30_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 5041 'fadd' 'add84_30_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5042 [1/2] (13.1ns)   --->   "%add84_31_21 = fadd i32 %add84_31_20, i32 %z_419" [gemm_no_taffoin2.c:93]   --->   Operation 5042 'fadd' 'add84_31_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5043 [2/2] (13.1ns)   --->   "%add84_31_22 = fadd i32 %add84_31_21, i32 %z_678" [gemm_no_taffoin2.c:93]   --->   Operation 5043 'fadd' 'add84_31_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 26.2>
ST_44 : Operation 5044 [1/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add109_6" [gemm_no_taffoin2.c:97]   --->   Operation 5044 'fadd' 'sum_7' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5045 [2/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add109_7" [gemm_no_taffoin2.c:97]   --->   Operation 5045 'fadd' 'sum_8' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5046 [1/2] (13.1ns)   --->   "%add109_19 = fadd i32 %mul96_19, i32 %tmp_20" [gemm_no_taffoin2.c:96]   --->   Operation 5046 'fadd' 'add109_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5047 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_19, i5 %D_20_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5047 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 5048 [1/2] (13.1ns)   --->   "%tmp_21 = fadd i32 %add84_21_29, i32 %z_522" [gemm_no_taffoin2.c:93]   --->   Operation 5048 'fadd' 'tmp_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5049 [2/2] (13.1ns)   --->   "%add109_20 = fadd i32 %mul96_20, i32 %tmp_21" [gemm_no_taffoin2.c:96]   --->   Operation 5049 'fadd' 'add109_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5050 [1/2] (13.1ns)   --->   "%tmp_22 = fadd i32 %add84_22_29, i32 %z_538" [gemm_no_taffoin2.c:93]   --->   Operation 5050 'fadd' 'tmp_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5051 [2/2] (13.1ns)   --->   "%add109_21 = fadd i32 %mul96_21, i32 %tmp_22" [gemm_no_taffoin2.c:96]   --->   Operation 5051 'fadd' 'add109_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5052 [1/2] (13.1ns)   --->   "%add84_23_29 = fadd i32 %add84_23_28, i32 %z_233" [gemm_no_taffoin2.c:93]   --->   Operation 5052 'fadd' 'add84_23_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5053 [2/2] (13.1ns)   --->   "%tmp_23 = fadd i32 %add84_23_29, i32 %z_554" [gemm_no_taffoin2.c:93]   --->   Operation 5053 'fadd' 'tmp_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5054 [1/2] (13.1ns)   --->   "%add84_24_28 = fadd i32 %add84_24_27, i32 %z_569" [gemm_no_taffoin2.c:93]   --->   Operation 5054 'fadd' 'add84_24_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5055 [2/2] (13.1ns)   --->   "%add84_24_29 = fadd i32 %add84_24_28, i32 %z_257" [gemm_no_taffoin2.c:93]   --->   Operation 5055 'fadd' 'add84_24_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5056 [1/2] (13.1ns)   --->   "%add84_25_27 = fadd i32 %add84_25_26, i32 %z_59" [gemm_no_taffoin2.c:93]   --->   Operation 5056 'fadd' 'add84_25_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5057 [2/2] (13.1ns)   --->   "%add84_25_28 = fadd i32 %add84_25_27, i32 %z_585" [gemm_no_taffoin2.c:93]   --->   Operation 5057 'fadd' 'add84_25_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5058 [1/2] (13.1ns)   --->   "%add84_26_26 = fadd i32 %add84_26_25, i32 %z_600" [gemm_no_taffoin2.c:93]   --->   Operation 5058 'fadd' 'add84_26_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5059 [2/2] (13.1ns)   --->   "%add84_26_27 = fadd i32 %add84_26_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 5059 'fadd' 'add84_26_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5060 [1/2] (13.1ns)   --->   "%add84_27_25 = fadd i32 %add84_27_24, i32 %z_326" [gemm_no_taffoin2.c:93]   --->   Operation 5060 'fadd' 'add84_27_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5061 [2/2] (13.1ns)   --->   "%add84_27_26 = fadd i32 %add84_27_25, i32 %z_616" [gemm_no_taffoin2.c:93]   --->   Operation 5061 'fadd' 'add84_27_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5062 [1/2] (13.1ns)   --->   "%add84_28_25 = fadd i32 %add84_28_24, i32 %z_350" [gemm_no_taffoin2.c:93]   --->   Operation 5062 'fadd' 'add84_28_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5063 [2/2] (13.1ns)   --->   "%add84_28_26 = fadd i32 %add84_28_25, i32 %z_632" [gemm_no_taffoin2.c:93]   --->   Operation 5063 'fadd' 'add84_28_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5064 [1/2] (13.1ns)   --->   "%add84_29_24 = fadd i32 %add84_29_23, i32 %z_647" [gemm_no_taffoin2.c:93]   --->   Operation 5064 'fadd' 'add84_29_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5065 [2/2] (13.1ns)   --->   "%add84_29_25 = fadd i32 %add84_29_24, i32 %z_374" [gemm_no_taffoin2.c:93]   --->   Operation 5065 'fadd' 'add84_29_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5066 [1/2] (13.1ns)   --->   "%add84_30_23 = fadd i32 %add84_30_22, i32 %z_85" [gemm_no_taffoin2.c:93]   --->   Operation 5066 'fadd' 'add84_30_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5067 [2/2] (13.1ns)   --->   "%add84_30_24 = fadd i32 %add84_30_23, i32 %z_663" [gemm_no_taffoin2.c:93]   --->   Operation 5067 'fadd' 'add84_30_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5068 [1/2] (13.1ns)   --->   "%add84_31_22 = fadd i32 %add84_31_21, i32 %z_678" [gemm_no_taffoin2.c:93]   --->   Operation 5068 'fadd' 'add84_31_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5069 [2/2] (13.1ns)   --->   "%add84_31_23 = fadd i32 %add84_31_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 5069 'fadd' 'add84_31_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 26.2>
ST_45 : Operation 5070 [1/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add109_7" [gemm_no_taffoin2.c:97]   --->   Operation 5070 'fadd' 'sum_8' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5071 [2/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add109_8" [gemm_no_taffoin2.c:97]   --->   Operation 5071 'fadd' 'sum_9' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5072 [1/2] (13.1ns)   --->   "%add109_20 = fadd i32 %mul96_20, i32 %tmp_21" [gemm_no_taffoin2.c:96]   --->   Operation 5072 'fadd' 'add109_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5073 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_20, i5 %D_21_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5073 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 5074 [1/2] (13.1ns)   --->   "%add109_21 = fadd i32 %mul96_21, i32 %tmp_22" [gemm_no_taffoin2.c:96]   --->   Operation 5074 'fadd' 'add109_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5075 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_21, i5 %D_22_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5075 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 5076 [1/2] (13.1ns)   --->   "%tmp_23 = fadd i32 %add84_23_29, i32 %z_554" [gemm_no_taffoin2.c:93]   --->   Operation 5076 'fadd' 'tmp_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5077 [2/2] (13.1ns)   --->   "%add109_22 = fadd i32 %mul96_22, i32 %tmp_23" [gemm_no_taffoin2.c:96]   --->   Operation 5077 'fadd' 'add109_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5078 [1/2] (13.1ns)   --->   "%add84_24_29 = fadd i32 %add84_24_28, i32 %z_257" [gemm_no_taffoin2.c:93]   --->   Operation 5078 'fadd' 'add84_24_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5079 [2/2] (13.1ns)   --->   "%tmp_24 = fadd i32 %add84_24_29, i32 %z_570" [gemm_no_taffoin2.c:93]   --->   Operation 5079 'fadd' 'tmp_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5080 [1/2] (13.1ns)   --->   "%add84_25_28 = fadd i32 %add84_25_27, i32 %z_585" [gemm_no_taffoin2.c:93]   --->   Operation 5080 'fadd' 'add84_25_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5081 [2/2] (13.1ns)   --->   "%add84_25_29 = fadd i32 %add84_25_28, i32 %z_281" [gemm_no_taffoin2.c:93]   --->   Operation 5081 'fadd' 'add84_25_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5082 [1/2] (13.1ns)   --->   "%add84_26_27 = fadd i32 %add84_26_26, i32 %z_89" [gemm_no_taffoin2.c:93]   --->   Operation 5082 'fadd' 'add84_26_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5083 [2/2] (13.1ns)   --->   "%add84_26_28 = fadd i32 %add84_26_27, i32 %z_601" [gemm_no_taffoin2.c:93]   --->   Operation 5083 'fadd' 'add84_26_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5084 [1/2] (13.1ns)   --->   "%add84_27_26 = fadd i32 %add84_27_25, i32 %z_616" [gemm_no_taffoin2.c:93]   --->   Operation 5084 'fadd' 'add84_27_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5085 [2/2] (13.1ns)   --->   "%add84_27_27 = fadd i32 %add84_27_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 5085 'fadd' 'add84_27_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5086 [1/2] (13.1ns)   --->   "%add84_28_26 = fadd i32 %add84_28_25, i32 %z_632" [gemm_no_taffoin2.c:93]   --->   Operation 5086 'fadd' 'add84_28_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5087 [2/2] (13.1ns)   --->   "%add84_28_27 = fadd i32 %add84_28_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 5087 'fadd' 'add84_28_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5088 [1/2] (13.1ns)   --->   "%add84_29_25 = fadd i32 %add84_29_24, i32 %z_374" [gemm_no_taffoin2.c:93]   --->   Operation 5088 'fadd' 'add84_29_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5089 [2/2] (13.1ns)   --->   "%add84_29_26 = fadd i32 %add84_29_25, i32 %z_648" [gemm_no_taffoin2.c:93]   --->   Operation 5089 'fadd' 'add84_29_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5090 [1/2] (13.1ns)   --->   "%add84_30_24 = fadd i32 %add84_30_23, i32 %z_663" [gemm_no_taffoin2.c:93]   --->   Operation 5090 'fadd' 'add84_30_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5091 [2/2] (13.1ns)   --->   "%add84_30_25 = fadd i32 %add84_30_24, i32 %z_398" [gemm_no_taffoin2.c:93]   --->   Operation 5091 'fadd' 'add84_30_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5092 [1/2] (13.1ns)   --->   "%add84_31_23 = fadd i32 %add84_31_22, i32 %z_115" [gemm_no_taffoin2.c:93]   --->   Operation 5092 'fadd' 'add84_31_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5093 [2/2] (13.1ns)   --->   "%add84_31_24 = fadd i32 %add84_31_23, i32 %z_679" [gemm_no_taffoin2.c:93]   --->   Operation 5093 'fadd' 'add84_31_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 26.2>
ST_46 : Operation 5094 [1/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add109_8" [gemm_no_taffoin2.c:97]   --->   Operation 5094 'fadd' 'sum_9' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5095 [2/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add109_9" [gemm_no_taffoin2.c:97]   --->   Operation 5095 'fadd' 'sum_10' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5096 [1/2] (13.1ns)   --->   "%add109_22 = fadd i32 %mul96_22, i32 %tmp_23" [gemm_no_taffoin2.c:96]   --->   Operation 5096 'fadd' 'add109_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5097 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_22, i5 %D_23_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5097 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 5098 [1/2] (13.1ns)   --->   "%tmp_24 = fadd i32 %add84_24_29, i32 %z_570" [gemm_no_taffoin2.c:93]   --->   Operation 5098 'fadd' 'tmp_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5099 [2/2] (13.1ns)   --->   "%add109_23 = fadd i32 %mul96_23, i32 %tmp_24" [gemm_no_taffoin2.c:96]   --->   Operation 5099 'fadd' 'add109_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5100 [1/2] (13.1ns)   --->   "%add84_25_29 = fadd i32 %add84_25_28, i32 %z_281" [gemm_no_taffoin2.c:93]   --->   Operation 5100 'fadd' 'add84_25_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5101 [2/2] (13.1ns)   --->   "%tmp_25 = fadd i32 %add84_25_29, i32 %z_586" [gemm_no_taffoin2.c:93]   --->   Operation 5101 'fadd' 'tmp_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5102 [1/2] (13.1ns)   --->   "%add84_26_28 = fadd i32 %add84_26_27, i32 %z_601" [gemm_no_taffoin2.c:93]   --->   Operation 5102 'fadd' 'add84_26_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5103 [2/2] (13.1ns)   --->   "%add84_26_29 = fadd i32 %add84_26_28, i32 %z_305" [gemm_no_taffoin2.c:93]   --->   Operation 5103 'fadd' 'add84_26_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5104 [1/2] (13.1ns)   --->   "%add84_27_27 = fadd i32 %add84_27_26, i32 %z_119" [gemm_no_taffoin2.c:93]   --->   Operation 5104 'fadd' 'add84_27_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5105 [2/2] (13.1ns)   --->   "%add84_27_28 = fadd i32 %add84_27_27, i32 %z_617" [gemm_no_taffoin2.c:93]   --->   Operation 5105 'fadd' 'add84_27_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5106 [1/2] (13.1ns)   --->   "%add84_28_27 = fadd i32 %add84_28_26, i32 %z_147" [gemm_no_taffoin2.c:93]   --->   Operation 5106 'fadd' 'add84_28_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5107 [2/2] (13.1ns)   --->   "%add84_28_28 = fadd i32 %add84_28_27, i32 %z_633" [gemm_no_taffoin2.c:93]   --->   Operation 5107 'fadd' 'add84_28_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5108 [1/2] (13.1ns)   --->   "%add84_29_26 = fadd i32 %add84_29_25, i32 %z_648" [gemm_no_taffoin2.c:93]   --->   Operation 5108 'fadd' 'add84_29_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5109 [2/2] (13.1ns)   --->   "%add84_29_27 = fadd i32 %add84_29_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 5109 'fadd' 'add84_29_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5110 [1/2] (13.1ns)   --->   "%add84_30_25 = fadd i32 %add84_30_24, i32 %z_398" [gemm_no_taffoin2.c:93]   --->   Operation 5110 'fadd' 'add84_30_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5111 [2/2] (13.1ns)   --->   "%add84_30_26 = fadd i32 %add84_30_25, i32 %z_664" [gemm_no_taffoin2.c:93]   --->   Operation 5111 'fadd' 'add84_30_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5112 [1/2] (13.1ns)   --->   "%add84_31_24 = fadd i32 %add84_31_23, i32 %z_679" [gemm_no_taffoin2.c:93]   --->   Operation 5112 'fadd' 'add84_31_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5113 [2/2] (13.1ns)   --->   "%add84_31_25 = fadd i32 %add84_31_24, i32 %z_422" [gemm_no_taffoin2.c:93]   --->   Operation 5113 'fadd' 'add84_31_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 26.2>
ST_47 : Operation 5114 [1/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add109_9" [gemm_no_taffoin2.c:97]   --->   Operation 5114 'fadd' 'sum_10' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5115 [2/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add109_s" [gemm_no_taffoin2.c:97]   --->   Operation 5115 'fadd' 'sum_11' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5116 [1/2] (13.1ns)   --->   "%add109_23 = fadd i32 %mul96_23, i32 %tmp_24" [gemm_no_taffoin2.c:96]   --->   Operation 5116 'fadd' 'add109_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5117 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_23, i5 %D_24_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5117 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 5118 [1/2] (13.1ns)   --->   "%tmp_25 = fadd i32 %add84_25_29, i32 %z_586" [gemm_no_taffoin2.c:93]   --->   Operation 5118 'fadd' 'tmp_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5119 [2/2] (13.1ns)   --->   "%add109_24 = fadd i32 %mul96_24, i32 %tmp_25" [gemm_no_taffoin2.c:96]   --->   Operation 5119 'fadd' 'add109_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5120 [1/2] (13.1ns)   --->   "%add84_26_29 = fadd i32 %add84_26_28, i32 %z_305" [gemm_no_taffoin2.c:93]   --->   Operation 5120 'fadd' 'add84_26_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5121 [2/2] (13.1ns)   --->   "%tmp_26 = fadd i32 %add84_26_29, i32 %z_602" [gemm_no_taffoin2.c:93]   --->   Operation 5121 'fadd' 'tmp_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5122 [1/2] (13.1ns)   --->   "%add84_27_28 = fadd i32 %add84_27_27, i32 %z_617" [gemm_no_taffoin2.c:93]   --->   Operation 5122 'fadd' 'add84_27_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5123 [2/2] (13.1ns)   --->   "%add84_27_29 = fadd i32 %add84_27_28, i32 %z_329" [gemm_no_taffoin2.c:93]   --->   Operation 5123 'fadd' 'add84_27_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5124 [1/2] (13.1ns)   --->   "%add84_28_28 = fadd i32 %add84_28_27, i32 %z_633" [gemm_no_taffoin2.c:93]   --->   Operation 5124 'fadd' 'add84_28_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5125 [2/2] (13.1ns)   --->   "%add84_28_29 = fadd i32 %add84_28_28, i32 %z_353" [gemm_no_taffoin2.c:93]   --->   Operation 5125 'fadd' 'add84_28_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5126 [1/2] (13.1ns)   --->   "%add84_29_27 = fadd i32 %add84_29_26, i32 %z_175" [gemm_no_taffoin2.c:93]   --->   Operation 5126 'fadd' 'add84_29_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5127 [2/2] (13.1ns)   --->   "%add84_29_28 = fadd i32 %add84_29_27, i32 %z_649" [gemm_no_taffoin2.c:93]   --->   Operation 5127 'fadd' 'add84_29_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5128 [1/2] (13.1ns)   --->   "%add84_30_26 = fadd i32 %add84_30_25, i32 %z_664" [gemm_no_taffoin2.c:93]   --->   Operation 5128 'fadd' 'add84_30_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5129 [2/2] (13.1ns)   --->   "%add84_30_27 = fadd i32 %add84_30_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 5129 'fadd' 'add84_30_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5130 [1/2] (13.1ns)   --->   "%add84_31_25 = fadd i32 %add84_31_24, i32 %z_422" [gemm_no_taffoin2.c:93]   --->   Operation 5130 'fadd' 'add84_31_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5131 [2/2] (13.1ns)   --->   "%add84_31_26 = fadd i32 %add84_31_25, i32 %z_680" [gemm_no_taffoin2.c:93]   --->   Operation 5131 'fadd' 'add84_31_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 26.2>
ST_48 : Operation 5132 [1/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add109_s" [gemm_no_taffoin2.c:97]   --->   Operation 5132 'fadd' 'sum_11' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5133 [2/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add109_10" [gemm_no_taffoin2.c:97]   --->   Operation 5133 'fadd' 'sum_12' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5134 [1/2] (13.1ns)   --->   "%add109_24 = fadd i32 %mul96_24, i32 %tmp_25" [gemm_no_taffoin2.c:96]   --->   Operation 5134 'fadd' 'add109_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5135 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_24, i5 %D_25_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5135 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 5136 [1/2] (13.1ns)   --->   "%tmp_26 = fadd i32 %add84_26_29, i32 %z_602" [gemm_no_taffoin2.c:93]   --->   Operation 5136 'fadd' 'tmp_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5137 [2/2] (13.1ns)   --->   "%add109_25 = fadd i32 %mul96_25, i32 %tmp_26" [gemm_no_taffoin2.c:96]   --->   Operation 5137 'fadd' 'add109_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5138 [1/2] (13.1ns)   --->   "%add84_27_29 = fadd i32 %add84_27_28, i32 %z_329" [gemm_no_taffoin2.c:93]   --->   Operation 5138 'fadd' 'add84_27_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5139 [2/2] (13.1ns)   --->   "%tmp_27 = fadd i32 %add84_27_29, i32 %z_618" [gemm_no_taffoin2.c:93]   --->   Operation 5139 'fadd' 'tmp_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5140 [1/2] (13.1ns)   --->   "%add84_28_29 = fadd i32 %add84_28_28, i32 %z_353" [gemm_no_taffoin2.c:93]   --->   Operation 5140 'fadd' 'add84_28_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5141 [2/2] (13.1ns)   --->   "%tmp_28 = fadd i32 %add84_28_29, i32 %z_634" [gemm_no_taffoin2.c:93]   --->   Operation 5141 'fadd' 'tmp_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5142 [1/2] (13.1ns)   --->   "%add84_29_28 = fadd i32 %add84_29_27, i32 %z_649" [gemm_no_taffoin2.c:93]   --->   Operation 5142 'fadd' 'add84_29_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5143 [2/2] (13.1ns)   --->   "%add84_29_29 = fadd i32 %add84_29_28, i32 %z_377" [gemm_no_taffoin2.c:93]   --->   Operation 5143 'fadd' 'add84_29_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5144 [1/2] (13.1ns)   --->   "%add84_30_27 = fadd i32 %add84_30_26, i32 %z_203" [gemm_no_taffoin2.c:93]   --->   Operation 5144 'fadd' 'add84_30_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5145 [2/2] (13.1ns)   --->   "%add84_30_28 = fadd i32 %add84_30_27, i32 %z_665" [gemm_no_taffoin2.c:93]   --->   Operation 5145 'fadd' 'add84_30_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5146 [1/2] (13.1ns)   --->   "%add84_31_26 = fadd i32 %add84_31_25, i32 %z_680" [gemm_no_taffoin2.c:93]   --->   Operation 5146 'fadd' 'add84_31_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5147 [2/2] (13.1ns)   --->   "%add84_31_27 = fadd i32 %add84_31_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 5147 'fadd' 'add84_31_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 26.2>
ST_49 : Operation 5148 [1/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add109_10" [gemm_no_taffoin2.c:97]   --->   Operation 5148 'fadd' 'sum_12' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5149 [2/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add109_11" [gemm_no_taffoin2.c:97]   --->   Operation 5149 'fadd' 'sum_13' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5150 [1/2] (13.1ns)   --->   "%add109_25 = fadd i32 %mul96_25, i32 %tmp_26" [gemm_no_taffoin2.c:96]   --->   Operation 5150 'fadd' 'add109_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5151 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_25, i5 %D_26_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5151 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 5152 [1/2] (13.1ns)   --->   "%tmp_27 = fadd i32 %add84_27_29, i32 %z_618" [gemm_no_taffoin2.c:93]   --->   Operation 5152 'fadd' 'tmp_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5153 [2/2] (13.1ns)   --->   "%add109_26 = fadd i32 %mul96_26, i32 %tmp_27" [gemm_no_taffoin2.c:96]   --->   Operation 5153 'fadd' 'add109_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5154 [1/2] (13.1ns)   --->   "%tmp_28 = fadd i32 %add84_28_29, i32 %z_634" [gemm_no_taffoin2.c:93]   --->   Operation 5154 'fadd' 'tmp_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5155 [2/2] (13.1ns)   --->   "%add109_27 = fadd i32 %mul96_27, i32 %tmp_28" [gemm_no_taffoin2.c:96]   --->   Operation 5155 'fadd' 'add109_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5156 [1/2] (13.1ns)   --->   "%add84_29_29 = fadd i32 %add84_29_28, i32 %z_377" [gemm_no_taffoin2.c:93]   --->   Operation 5156 'fadd' 'add84_29_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5157 [2/2] (13.1ns)   --->   "%tmp_29 = fadd i32 %add84_29_29, i32 %z_650" [gemm_no_taffoin2.c:93]   --->   Operation 5157 'fadd' 'tmp_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5158 [1/2] (13.1ns)   --->   "%add84_30_28 = fadd i32 %add84_30_27, i32 %z_665" [gemm_no_taffoin2.c:93]   --->   Operation 5158 'fadd' 'add84_30_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5159 [2/2] (13.1ns)   --->   "%add84_30_29 = fadd i32 %add84_30_28, i32 %z_401" [gemm_no_taffoin2.c:93]   --->   Operation 5159 'fadd' 'add84_30_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5160 [1/2] (13.1ns)   --->   "%add84_31_27 = fadd i32 %add84_31_26, i32 %z_231" [gemm_no_taffoin2.c:93]   --->   Operation 5160 'fadd' 'add84_31_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5161 [2/2] (13.1ns)   --->   "%add84_31_28 = fadd i32 %add84_31_27, i32 %z_681" [gemm_no_taffoin2.c:93]   --->   Operation 5161 'fadd' 'add84_31_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 26.2>
ST_50 : Operation 5162 [1/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add109_11" [gemm_no_taffoin2.c:97]   --->   Operation 5162 'fadd' 'sum_13' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5163 [2/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add109_12" [gemm_no_taffoin2.c:97]   --->   Operation 5163 'fadd' 'sum_14' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5164 [1/2] (13.1ns)   --->   "%add109_26 = fadd i32 %mul96_26, i32 %tmp_27" [gemm_no_taffoin2.c:96]   --->   Operation 5164 'fadd' 'add109_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5165 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_26, i5 %D_27_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5165 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 5166 [1/2] (13.1ns)   --->   "%add109_27 = fadd i32 %mul96_27, i32 %tmp_28" [gemm_no_taffoin2.c:96]   --->   Operation 5166 'fadd' 'add109_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5167 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_27, i5 %D_28_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5167 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 5168 [1/2] (13.1ns)   --->   "%tmp_29 = fadd i32 %add84_29_29, i32 %z_650" [gemm_no_taffoin2.c:93]   --->   Operation 5168 'fadd' 'tmp_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5169 [2/2] (13.1ns)   --->   "%add109_28 = fadd i32 %mul96_28, i32 %tmp_29" [gemm_no_taffoin2.c:96]   --->   Operation 5169 'fadd' 'add109_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5170 [1/2] (13.1ns)   --->   "%add84_30_29 = fadd i32 %add84_30_28, i32 %z_401" [gemm_no_taffoin2.c:93]   --->   Operation 5170 'fadd' 'add84_30_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5171 [2/2] (13.1ns)   --->   "%tmp_30 = fadd i32 %add84_30_29, i32 %z_666" [gemm_no_taffoin2.c:93]   --->   Operation 5171 'fadd' 'tmp_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5172 [1/2] (13.1ns)   --->   "%add84_31_28 = fadd i32 %add84_31_27, i32 %z_681" [gemm_no_taffoin2.c:93]   --->   Operation 5172 'fadd' 'add84_31_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5173 [2/2] (13.1ns)   --->   "%add84_31_29 = fadd i32 %add84_31_28, i32 %z_425" [gemm_no_taffoin2.c:93]   --->   Operation 5173 'fadd' 'add84_31_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 26.2>
ST_51 : Operation 5174 [1/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add109_12" [gemm_no_taffoin2.c:97]   --->   Operation 5174 'fadd' 'sum_14' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5175 [2/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add109_13" [gemm_no_taffoin2.c:97]   --->   Operation 5175 'fadd' 'sum_15' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5176 [1/2] (13.1ns)   --->   "%add109_28 = fadd i32 %mul96_28, i32 %tmp_29" [gemm_no_taffoin2.c:96]   --->   Operation 5176 'fadd' 'add109_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5177 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_28, i5 %D_29_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5177 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 5178 [1/2] (13.1ns)   --->   "%tmp_30 = fadd i32 %add84_30_29, i32 %z_666" [gemm_no_taffoin2.c:93]   --->   Operation 5178 'fadd' 'tmp_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5179 [2/2] (13.1ns)   --->   "%add109_29 = fadd i32 %mul96_29, i32 %tmp_30" [gemm_no_taffoin2.c:96]   --->   Operation 5179 'fadd' 'add109_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5180 [1/2] (13.1ns)   --->   "%add84_31_29 = fadd i32 %add84_31_28, i32 %z_425" [gemm_no_taffoin2.c:93]   --->   Operation 5180 'fadd' 'add84_31_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5181 [2/2] (13.1ns)   --->   "%tmp_31 = fadd i32 %add84_31_29, i32 %z_682" [gemm_no_taffoin2.c:93]   --->   Operation 5181 'fadd' 'tmp_31' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 26.2>
ST_52 : Operation 5182 [1/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add109_13" [gemm_no_taffoin2.c:97]   --->   Operation 5182 'fadd' 'sum_15' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5183 [2/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add109_14" [gemm_no_taffoin2.c:97]   --->   Operation 5183 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5184 [1/2] (13.1ns)   --->   "%add109_29 = fadd i32 %mul96_29, i32 %tmp_30" [gemm_no_taffoin2.c:96]   --->   Operation 5184 'fadd' 'add109_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5185 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_29, i5 %D_30_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5185 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 5186 [1/2] (13.1ns)   --->   "%tmp_31 = fadd i32 %add84_31_29, i32 %z_682" [gemm_no_taffoin2.c:93]   --->   Operation 5186 'fadd' 'tmp_31' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5187 [2/2] (13.1ns)   --->   "%add109_30 = fadd i32 %mul96_30, i32 %tmp_31" [gemm_no_taffoin2.c:96]   --->   Operation 5187 'fadd' 'add109_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 25.7>
ST_53 : Operation 5188 [1/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add109_14" [gemm_no_taffoin2.c:97]   --->   Operation 5188 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 5189 [2/2] (12.8ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add109_15" [gemm_no_taffoin2.c:97]   --->   Operation 5189 'fadd' 'sum_17' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 5190 [1/2] (13.1ns)   --->   "%add109_30 = fadd i32 %mul96_30, i32 %tmp_31" [gemm_no_taffoin2.c:96]   --->   Operation 5190 'fadd' 'add109_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 5191 [1/1] (2.26ns)   --->   "%store_ln96 = store i32 %add109_30, i5 %D_31_addr" [gemm_no_taffoin2.c:96]   --->   Operation 5191 'store' 'store_ln96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 25.7>
ST_54 : Operation 5192 [1/2] (12.8ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add109_15" [gemm_no_taffoin2.c:97]   --->   Operation 5192 'fadd' 'sum_17' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 5193 [2/2] (12.8ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add109_16" [gemm_no_taffoin2.c:97]   --->   Operation 5193 'fadd' 'sum_18' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 25.7>
ST_55 : Operation 5194 [1/2] (12.8ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add109_16" [gemm_no_taffoin2.c:97]   --->   Operation 5194 'fadd' 'sum_18' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 5195 [2/2] (12.8ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add109_17" [gemm_no_taffoin2.c:97]   --->   Operation 5195 'fadd' 'sum_19' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 25.7>
ST_56 : Operation 5196 [1/2] (12.8ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add109_17" [gemm_no_taffoin2.c:97]   --->   Operation 5196 'fadd' 'sum_19' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5197 [2/2] (12.8ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add109_18" [gemm_no_taffoin2.c:97]   --->   Operation 5197 'fadd' 'sum_20' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 25.7>
ST_57 : Operation 5198 [1/2] (12.8ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add109_18" [gemm_no_taffoin2.c:97]   --->   Operation 5198 'fadd' 'sum_20' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5199 [2/2] (12.8ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add109_19" [gemm_no_taffoin2.c:97]   --->   Operation 5199 'fadd' 'sum_21' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 25.7>
ST_58 : Operation 5200 [1/2] (12.8ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add109_19" [gemm_no_taffoin2.c:97]   --->   Operation 5200 'fadd' 'sum_21' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5201 [2/2] (12.8ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add109_20" [gemm_no_taffoin2.c:97]   --->   Operation 5201 'fadd' 'sum_22' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 25.7>
ST_59 : Operation 5202 [1/2] (12.8ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add109_20" [gemm_no_taffoin2.c:97]   --->   Operation 5202 'fadd' 'sum_22' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5203 [2/2] (12.8ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add109_21" [gemm_no_taffoin2.c:97]   --->   Operation 5203 'fadd' 'sum_23' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 25.7>
ST_60 : Operation 5204 [1/2] (12.8ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add109_21" [gemm_no_taffoin2.c:97]   --->   Operation 5204 'fadd' 'sum_23' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5205 [2/2] (12.8ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add109_22" [gemm_no_taffoin2.c:97]   --->   Operation 5205 'fadd' 'sum_24' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 25.7>
ST_61 : Operation 5206 [1/2] (12.8ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add109_22" [gemm_no_taffoin2.c:97]   --->   Operation 5206 'fadd' 'sum_24' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5207 [2/2] (12.8ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add109_23" [gemm_no_taffoin2.c:97]   --->   Operation 5207 'fadd' 'sum_25' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 25.7>
ST_62 : Operation 5208 [1/2] (12.8ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add109_23" [gemm_no_taffoin2.c:97]   --->   Operation 5208 'fadd' 'sum_25' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5209 [2/2] (12.8ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add109_24" [gemm_no_taffoin2.c:97]   --->   Operation 5209 'fadd' 'sum_26' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 25.7>
ST_63 : Operation 5210 [1/2] (12.8ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add109_24" [gemm_no_taffoin2.c:97]   --->   Operation 5210 'fadd' 'sum_26' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5211 [2/2] (12.8ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add109_25" [gemm_no_taffoin2.c:97]   --->   Operation 5211 'fadd' 'sum_27' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 25.7>
ST_64 : Operation 5212 [1/2] (12.8ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add109_25" [gemm_no_taffoin2.c:97]   --->   Operation 5212 'fadd' 'sum_27' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5213 [2/2] (12.8ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add109_26" [gemm_no_taffoin2.c:97]   --->   Operation 5213 'fadd' 'sum_28' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 25.7>
ST_65 : Operation 5214 [1/2] (12.8ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add109_26" [gemm_no_taffoin2.c:97]   --->   Operation 5214 'fadd' 'sum_28' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5215 [2/2] (12.8ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add109_27" [gemm_no_taffoin2.c:97]   --->   Operation 5215 'fadd' 'sum_29' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 25.7>
ST_66 : Operation 5216 [1/2] (12.8ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add109_27" [gemm_no_taffoin2.c:97]   --->   Operation 5216 'fadd' 'sum_29' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5217 [2/2] (12.8ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add109_28" [gemm_no_taffoin2.c:97]   --->   Operation 5217 'fadd' 'sum_30' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 25.7>
ST_67 : Operation 5218 [1/2] (12.8ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add109_28" [gemm_no_taffoin2.c:97]   --->   Operation 5218 'fadd' 'sum_30' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5219 [2/2] (12.8ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add109_29" [gemm_no_taffoin2.c:97]   --->   Operation 5219 'fadd' 'sum_31' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 25.7>
ST_68 : Operation 5220 [1/2] (12.8ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add109_29" [gemm_no_taffoin2.c:97]   --->   Operation 5220 'fadd' 'sum_31' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5221 [2/2] (12.8ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add109_30" [gemm_no_taffoin2.c:97]   --->   Operation 5221 'fadd' 'sum_32' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 13.7>
ST_69 : Operation 5222 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [gemm_no_taffoin2.c:85]   --->   Operation 5222 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5223 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm_no_taffoin2.c:75]   --->   Operation 5223 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5224 [1/2] (12.8ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add109_30" [gemm_no_taffoin2.c:97]   --->   Operation 5224 'fadd' 'sum_32' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5225 [1/1] (0.84ns)   --->   "%store_ln84 = store i32 %sum_32, i32 %sum" [gemm_no_taffoin2.c:84]   --->   Operation 5225 'store' 'store_ln84' <Predicate = true> <Delay = 0.84>
ST_69 : Operation 5226 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc89.31" [gemm_no_taffoin2.c:84]   --->   Operation 5226 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('ii') [51]  (0 ns)
	'load' operation ('ii', gemm_no_taffoin2.c:92) on local variable 'ii' [56]  (0 ns)
	'shl' operation ('shl_ln92', gemm_no_taffoin2.c:92) [66]  (0 ns)
	'getelementptr' operation ('A_0_addr', gemm_no_taffoin2.c:92) [68]  (0 ns)
	'load' operation ('A_0_load', gemm_no_taffoin2.c:92) on array 'A_0' [69]  (2.27 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'load' operation ('A_0_load', gemm_no_taffoin2.c:92) on array 'A_0' [69]  (2.27 ns)
	'fmul' operation ('mul1', gemm_no_taffoin2.c:92) [70]  (8.46 ns)

 <State 3>: 16.9ns
The critical path consists of the following:
	'fmul' operation ('mul1', gemm_no_taffoin2.c:92) [70]  (8.46 ns)
	'fmul' operation ('z', gemm_no_taffoin2.c:92) [71]  (8.46 ns)

 <State 4>: 21.6ns
The critical path consists of the following:
	'fmul' operation ('z', gemm_no_taffoin2.c:92) [71]  (8.46 ns)
	'fadd' operation ('add', gemm_no_taffoin2.c:93) [72]  (13.1 ns)

 <State 5>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add', gemm_no_taffoin2.c:93) [72]  (13.1 ns)
	'fadd' operation ('add84_s', gemm_no_taffoin2.c:93) [77]  (13.1 ns)

 <State 6>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_s', gemm_no_taffoin2.c:93) [77]  (13.1 ns)
	'fadd' operation ('add84_1', gemm_no_taffoin2.c:93) [82]  (13.1 ns)

 <State 7>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_1', gemm_no_taffoin2.c:93) [82]  (13.1 ns)
	'fadd' operation ('add84_2', gemm_no_taffoin2.c:93) [87]  (13.1 ns)

 <State 8>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_2', gemm_no_taffoin2.c:93) [87]  (13.1 ns)
	'fadd' operation ('add84_3', gemm_no_taffoin2.c:93) [92]  (13.1 ns)

 <State 9>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_3', gemm_no_taffoin2.c:93) [92]  (13.1 ns)
	'fadd' operation ('add84_4', gemm_no_taffoin2.c:93) [97]  (13.1 ns)

 <State 10>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_4', gemm_no_taffoin2.c:93) [97]  (13.1 ns)
	'fadd' operation ('add84_5', gemm_no_taffoin2.c:93) [102]  (13.1 ns)

 <State 11>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_5', gemm_no_taffoin2.c:93) [102]  (13.1 ns)
	'fadd' operation ('add84_6', gemm_no_taffoin2.c:93) [107]  (13.1 ns)

 <State 12>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_6', gemm_no_taffoin2.c:93) [107]  (13.1 ns)
	'fadd' operation ('add84_7', gemm_no_taffoin2.c:93) [112]  (13.1 ns)

 <State 13>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_7', gemm_no_taffoin2.c:93) [112]  (13.1 ns)
	'fadd' operation ('add84_8', gemm_no_taffoin2.c:93) [117]  (13.1 ns)

 <State 14>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_8', gemm_no_taffoin2.c:93) [117]  (13.1 ns)
	'fadd' operation ('add84_9', gemm_no_taffoin2.c:93) [122]  (13.1 ns)

 <State 15>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_9', gemm_no_taffoin2.c:93) [122]  (13.1 ns)
	'fadd' operation ('add84_10', gemm_no_taffoin2.c:93) [127]  (13.1 ns)

 <State 16>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_10', gemm_no_taffoin2.c:93) [127]  (13.1 ns)
	'fadd' operation ('add84_11', gemm_no_taffoin2.c:93) [132]  (13.1 ns)

 <State 17>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_11', gemm_no_taffoin2.c:93) [132]  (13.1 ns)
	'fadd' operation ('add84_12', gemm_no_taffoin2.c:93) [137]  (13.1 ns)

 <State 18>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_12', gemm_no_taffoin2.c:93) [137]  (13.1 ns)
	'fadd' operation ('add84_13', gemm_no_taffoin2.c:93) [142]  (13.1 ns)

 <State 19>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_13', gemm_no_taffoin2.c:93) [142]  (13.1 ns)
	'fadd' operation ('add84_14', gemm_no_taffoin2.c:93) [147]  (13.1 ns)

 <State 20>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_14', gemm_no_taffoin2.c:93) [147]  (13.1 ns)
	'fadd' operation ('add84_15', gemm_no_taffoin2.c:93) [154]  (13.1 ns)

 <State 21>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_15', gemm_no_taffoin2.c:93) [154]  (13.1 ns)
	'fadd' operation ('add84_16', gemm_no_taffoin2.c:93) [159]  (13.1 ns)

 <State 22>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_16', gemm_no_taffoin2.c:93) [159]  (13.1 ns)
	'fadd' operation ('add84_17', gemm_no_taffoin2.c:93) [164]  (13.1 ns)

 <State 23>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_17', gemm_no_taffoin2.c:93) [164]  (13.1 ns)
	'fadd' operation ('add84_18', gemm_no_taffoin2.c:93) [169]  (13.1 ns)

 <State 24>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_18', gemm_no_taffoin2.c:93) [169]  (13.1 ns)
	'fadd' operation ('add84_19', gemm_no_taffoin2.c:93) [174]  (13.1 ns)

 <State 25>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_19', gemm_no_taffoin2.c:93) [174]  (13.1 ns)
	'fadd' operation ('add84_20', gemm_no_taffoin2.c:93) [179]  (13.1 ns)

 <State 26>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_20', gemm_no_taffoin2.c:93) [179]  (13.1 ns)
	'fadd' operation ('add84_21', gemm_no_taffoin2.c:93) [184]  (13.1 ns)

 <State 27>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_21', gemm_no_taffoin2.c:93) [184]  (13.1 ns)
	'fadd' operation ('add84_22', gemm_no_taffoin2.c:93) [189]  (13.1 ns)

 <State 28>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_22', gemm_no_taffoin2.c:93) [189]  (13.1 ns)
	'fadd' operation ('add84_23', gemm_no_taffoin2.c:93) [194]  (13.1 ns)

 <State 29>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_23', gemm_no_taffoin2.c:93) [194]  (13.1 ns)
	'fadd' operation ('add84_24', gemm_no_taffoin2.c:93) [199]  (13.1 ns)

 <State 30>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_24', gemm_no_taffoin2.c:93) [199]  (13.1 ns)
	'fadd' operation ('add84_25', gemm_no_taffoin2.c:93) [204]  (13.1 ns)

 <State 31>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_25', gemm_no_taffoin2.c:93) [204]  (13.1 ns)
	'fadd' operation ('add84_26', gemm_no_taffoin2.c:93) [209]  (13.1 ns)

 <State 32>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_26', gemm_no_taffoin2.c:93) [209]  (13.1 ns)
	'fadd' operation ('add84_27', gemm_no_taffoin2.c:93) [214]  (13.1 ns)

 <State 33>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_27', gemm_no_taffoin2.c:93) [214]  (13.1 ns)
	'fadd' operation ('add84_28', gemm_no_taffoin2.c:93) [219]  (13.1 ns)

 <State 34>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_28', gemm_no_taffoin2.c:93) [219]  (13.1 ns)
	'fadd' operation ('add84_29', gemm_no_taffoin2.c:93) [224]  (13.1 ns)

 <State 35>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('add84_29', gemm_no_taffoin2.c:93) [224]  (13.1 ns)
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [229]  (13.1 ns)

 <State 36>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [229]  (13.1 ns)
	'fadd' operation ('add1', gemm_no_taffoin2.c:96) [233]  (13.1 ns)

 <State 37>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1064]  (13.1 ns)
	'fadd' operation ('add109_9', gemm_no_taffoin2.c:96) [1068]  (13.1 ns)

 <State 38>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1319]  (13.1 ns)
	'fadd' operation ('add109_11', gemm_no_taffoin2.c:96) [1323]  (13.1 ns)

 <State 39>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1489]  (13.1 ns)
	'fadd' operation ('add109_13', gemm_no_taffoin2.c:96) [1493]  (13.1 ns)

 <State 40>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1574]  (13.1 ns)
	'fadd' operation ('add109_14', gemm_no_taffoin2.c:96) [1578]  (13.1 ns)

 <State 41>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1712]  (13.1 ns)
	'fadd' operation ('add109_16', gemm_no_taffoin2.c:96) [1716]  (13.1 ns)

 <State 42>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1850]  (13.1 ns)
	'fadd' operation ('add109_18', gemm_no_taffoin2.c:96) [1854]  (13.1 ns)

 <State 43>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1919]  (13.1 ns)
	'fadd' operation ('add109_19', gemm_no_taffoin2.c:96) [1923]  (13.1 ns)

 <State 44>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [1988]  (13.1 ns)
	'fadd' operation ('add109_20', gemm_no_taffoin2.c:96) [1992]  (13.1 ns)

 <State 45>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2126]  (13.1 ns)
	'fadd' operation ('add109_22', gemm_no_taffoin2.c:96) [2130]  (13.1 ns)

 <State 46>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2195]  (13.1 ns)
	'fadd' operation ('add109_23', gemm_no_taffoin2.c:96) [2199]  (13.1 ns)

 <State 47>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2264]  (13.1 ns)
	'fadd' operation ('add109_24', gemm_no_taffoin2.c:96) [2268]  (13.1 ns)

 <State 48>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2333]  (13.1 ns)
	'fadd' operation ('add109_25', gemm_no_taffoin2.c:96) [2337]  (13.1 ns)

 <State 49>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2402]  (13.1 ns)
	'fadd' operation ('add109_26', gemm_no_taffoin2.c:96) [2406]  (13.1 ns)

 <State 50>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2540]  (13.1 ns)
	'fadd' operation ('add109_28', gemm_no_taffoin2.c:96) [2544]  (13.1 ns)

 <State 51>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2609]  (13.1 ns)
	'fadd' operation ('add109_29', gemm_no_taffoin2.c:96) [2613]  (13.1 ns)

 <State 52>: 26.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:93) [2678]  (13.1 ns)
	'fadd' operation ('add109_30', gemm_no_taffoin2.c:96) [2682]  (13.1 ns)

 <State 53>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1580]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1649]  (12.9 ns)

 <State 54>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1649]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1718]  (12.9 ns)

 <State 55>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1718]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1787]  (12.9 ns)

 <State 56>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1787]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1856]  (12.9 ns)

 <State 57>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1856]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1925]  (12.9 ns)

 <State 58>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1925]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1994]  (12.9 ns)

 <State 59>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [1994]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2063]  (12.9 ns)

 <State 60>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2063]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2132]  (12.9 ns)

 <State 61>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2132]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2201]  (12.9 ns)

 <State 62>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2201]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2270]  (12.9 ns)

 <State 63>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2270]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2339]  (12.9 ns)

 <State 64>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2339]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2408]  (12.9 ns)

 <State 65>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2408]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2477]  (12.9 ns)

 <State 66>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2477]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2546]  (12.9 ns)

 <State 67>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2546]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2615]  (12.9 ns)

 <State 68>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2615]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2684]  (12.9 ns)

 <State 69>: 13.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:97) [2684]  (12.9 ns)
	'store' operation ('store_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' [2686]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
