# Synchronous_FIFO
A Verilog-based Synchronous FIFO (First-In-First-Out) memory design project, implemented and simulated using Xilinx Vivado for efficient data buffering and communication between clock-synchronized systems.
