// Seed: 4193991199
module module_0;
  wor id_2;
  id_3 :
  assert property (@(posedge -1 !=? -1 or posedge id_3 * -1) 1) id_2 = -1;
  specify
    if (1) (id_4 => id_5) = (1, (1) + -1 << id_1);
  endspecify
  assign id_2 = -1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output uwire id_13,
    input supply1 id_14,
    input supply0 id_15
);
  wire id_17;
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
