

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Fri Jan 22 14:16:51 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    16394| 10.000 ns | 0.164 ms |    1|  16394|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterInLoop1  |        2|    16385|         3|          1|          1| 1 ~ 16384 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addrbound_V_read_2 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %addrbound_V_read" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:998]   --->   Operation 16 'read' 'addrbound_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.10ns)   --->   "%din_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %din" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:998]   --->   Operation 17 'read' 'din_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.91ns)   --->   "%icmp_ln882 = icmp_eq  i15 %addrbound_V_read_2, i15"   --->   Operation 20 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1003 = br i1 %icmp_ln882, void %.lr.ph.i, void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 21 'br' 'br_ln1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %din_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 22 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1003 = zext i15 %addrbound_V_read_2" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 23 'zext' 'zext_ln1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln1003" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 31 [1/1] (0.73ns)   --->   "%br_ln1003 = br void %bb.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 31 'br' 'br_ln1003' <Predicate = true> <Delay = 0.73>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty_87 = phi i15, void %.lr.ph.i, i15 %add_ln695, void %bb.split.i"   --->   Operation 32 'phi' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.91ns)   --->   "%icmp_ln1003 = icmp_eq  i15 %empty_87, i15 %addrbound_V_read_2" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 33 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln695 = add i15 %empty_87, i15"   --->   Operation 34 'add' 'add_ln695' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1003 = br i1 %icmp_ln1003, void %bb.split.i, void %.exit.loopexit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 35 'br' 'br_ln1003' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 36 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr, i1 %empty" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 36 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln1003)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (2.10ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %ldata1, i8 %gmem0_addr_read" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 40 'write' 'write_ln167' <Predicate = (!icmp_ln1003)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln1003)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115]   --->   Operation 43 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	fifo read on port 'din' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:998) [9]  (2.1 ns)
	'getelementptr' operation ('gmem0_addr', F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [15]  (0 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115) [17]  (7.3 ns)

 <State 9>: 1.09ns
The critical path consists of the following:
	'phi' operation ('empty_87') with incoming values : ('add_ln695') [20]  (0 ns)
	'add' operation ('add_ln695') [22]  (1.09 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [28]  (7.3 ns)

 <State 11>: 2.1ns
The critical path consists of the following:
	fifo write on port 'ldata1' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [29]  (2.1 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
