// Seed: 3118185828
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  supply0 id_3;
  tri1 id_4, id_5;
  assign id_3 = 1 - {1'b0{1'h0}} == 1'h0;
  assign id_5 = 1;
  id_6(
      .id_0(id_1)
  );
  wire id_7, id_8;
  wire id_9;
  assign id_5 = 1;
  assign id_9 = id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    output wire id_10,
    output tri id_11,
    input tri id_12
);
  assign id_10 = (1);
  assign id_11 = 1;
  module_0(
      id_0, id_7
  );
endmodule
