
fsxsim.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  000007e0  00000874  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000007e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000006  00800108  00800108  0000087c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000087c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000008ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  000008ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001160  00000000  00000000  00000a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000060c  00000000  00000000  00001bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009f2  00000000  00000000  000021e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003c4  00000000  00000000  00002bdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000709  00000000  00000000  00002fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001903  00000000  00000000  000036a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  00004fac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 bb 00 	jmp	0x176	; 0x176 <__ctors_end>
   4:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
   8:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
   c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  10:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  14:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  18:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  1c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  20:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  24:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  28:	0c 94 cc 01 	jmp	0x398	; 0x398 <__vector_10>
  2c:	0c 94 0a 02 	jmp	0x414	; 0x414 <__vector_11>
  30:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  34:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  38:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  3c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  40:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  44:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  48:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  4c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  50:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  54:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  58:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  5c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  60:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  64:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  68:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  6c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  70:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  74:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  78:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  7c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  80:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  84:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  88:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  8c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  90:	0c 94 8d 03 	jmp	0x71a	; 0x71a <__vector_36>
  94:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  98:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  9c:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  a0:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  a4:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>
  a8:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__bad_interrupt>

000000ac <__trampolines_end>:
  ac:	00 01       	movw	r0, r0
  ae:	00 00       	nop
  b0:	59 01       	movw	r10, r18
  b2:	12 00       	.word	0x0012	; ????
  b4:	02 00       	.word	0x0002	; ????
  b6:	00 16       	cp	r0, r16
  b8:	01 43       	sbci	r16, 0x31	; 49
  ba:	00 03       	mulsu	r16, r16
  bc:	00 00       	nop
  be:	12 01       	movw	r2, r4
  c0:	04 01       	movw	r0, r8
  c2:	03 09       	sbc	r16, r3
  c4:	04 fc       	sbrc	r0, 4
  c6:	00 14       	cp	r0, r0
  c8:	02 03       	mulsu	r16, r18
  ca:	09 04       	cpc	r0, r9
  cc:	e4 00       	.word	0x00e4	; ????
  ce:	16 03       	mulsu	r17, r22
  d0:	03 09       	sbc	r16, r3
  d2:	04 d6       	rcall	.+3080   	; 0xcdc <__stack+0x1dd>
  d4:	00 0c       	add	r0, r0

000000d6 <string3>:
  d6:	0c 03 31 00 32 00 33 00 34 00 35 00 00 00           ..1.2.3.4.5...

000000e4 <string2>:
  e4:	16 03 55 00 53 00 42 00 20 00 53 00 65 00 72 00     ..U.S.B. .S.e.r.
  f4:	69 00 61 00 6c 00 00 00                             i.a.l...

000000fc <string1>:
  fc:	14 03 59 00 6f 00 75 00 72 00 20 00 4e 00 61 00     ..Y.o.u.r. .N.a.
 10c:	6d 00 65 00 00 00                                   m.e...

00000112 <string0>:
 112:	04 03 09 04                                         ....

00000116 <config1_descriptor>:
 116:	09 02 43 00 02 01 00 c0 32 09 04 00 00 01 02 02     ..C.....2.......
 126:	01 00 05 24 00 10 01 05 24 01 01 01 04 24 02 06     ...$....$....$..
 136:	05 24 06 00 01 07 05 82 03 10 00 40 09 04 01 00     .$.........@....
 146:	02 0a 00 00 00 07 05 03 02 40 00 00 07 05 84 02     .........@......
 156:	40 00 00                                            @..

00000159 <device_descriptor>:
 159:	12 01 00 02 02 00 00 10 c0 16 7a 04 00 01 01 02     ..........z.....
 169:	03 01                                               ..

0000016b <endpoint_config_table>:
 16b:	00 01 c1 12 01 80 36 01 81 36 00                    ......6..6.

00000176 <__ctors_end>:
 176:	11 24       	eor	r1, r1
 178:	1f be       	out	0x3f, r1	; 63
 17a:	cf ef       	ldi	r28, 0xFF	; 255
 17c:	da e0       	ldi	r29, 0x0A	; 10
 17e:	de bf       	out	0x3e, r29	; 62
 180:	cd bf       	out	0x3d, r28	; 61

00000182 <__do_copy_data>:
 182:	11 e0       	ldi	r17, 0x01	; 1
 184:	a0 e0       	ldi	r26, 0x00	; 0
 186:	b1 e0       	ldi	r27, 0x01	; 1
 188:	e0 ee       	ldi	r30, 0xE0	; 224
 18a:	f7 e0       	ldi	r31, 0x07	; 7
 18c:	02 c0       	rjmp	.+4      	; 0x192 <__do_copy_data+0x10>
 18e:	05 90       	lpm	r0, Z+
 190:	0d 92       	st	X+, r0
 192:	a8 30       	cpi	r26, 0x08	; 8
 194:	b1 07       	cpc	r27, r17
 196:	d9 f7       	brne	.-10     	; 0x18e <__do_copy_data+0xc>

00000198 <__do_clear_bss>:
 198:	21 e0       	ldi	r18, 0x01	; 1
 19a:	a8 e0       	ldi	r26, 0x08	; 8
 19c:	b1 e0       	ldi	r27, 0x01	; 1
 19e:	01 c0       	rjmp	.+2      	; 0x1a2 <.do_clear_bss_start>

000001a0 <.do_clear_bss_loop>:
 1a0:	1d 92       	st	X+, r1

000001a2 <.do_clear_bss_start>:
 1a2:	ae 30       	cpi	r26, 0x0E	; 14
 1a4:	b2 07       	cpc	r27, r18
 1a6:	e1 f7       	brne	.-8      	; 0x1a0 <.do_clear_bss_loop>
 1a8:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <main>
 1ac:	0c 94 ee 03 	jmp	0x7dc	; 0x7dc <_exit>

000001b0 <__bad_interrupt>:
 1b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001b4 <error_init>:
static uint8_t error_green_led_pin;
static uint8_t error_red_led_pin;

void error_init(ports port, uint8_t green_led_pin, uint8_t red_led_pin)
{
	error_port = port;
 1b4:	80 93 0a 01 	sts	0x010A, r24
	error_red_led_pin = red_led_pin;
 1b8:	40 93 08 01 	sts	0x0108, r20
	error_green_led_pin = green_led_pin;
 1bc:	60 93 09 01 	sts	0x0109, r22
	
	// clear the io required
	IO_write(error_port,error_green_led_pin,SET);		// green light
 1c0:	41 e0       	ldi	r20, 0x01	; 1
 1c2:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);		// red light
 1c6:	40 e0       	ldi	r20, 0x00	; 0
 1c8:	60 91 08 01 	lds	r22, 0x0108
 1cc:	80 91 0a 01 	lds	r24, 0x010A
 1d0:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
 1d4:	08 95       	ret

000001d6 <error_handler>:
}


void error_handler(uint8_t status)
{
 1d6:	cf 93       	push	r28
 1d8:	c8 2f       	mov	r28, r24
	// clear the io required
	IO_write(error_port,error_green_led_pin,CLEAR);
 1da:	40 e0       	ldi	r20, 0x00	; 0
 1dc:	60 91 09 01 	lds	r22, 0x0109
 1e0:	80 91 0a 01 	lds	r24, 0x010A
 1e4:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);
 1e8:	40 e0       	ldi	r20, 0x00	; 0
 1ea:	60 91 08 01 	lds	r22, 0x0108
 1ee:	80 91 0a 01 	lds	r24, 0x010A
 1f2:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>

	if(status)
 1f6:	cc 23       	and	r28, r28
 1f8:	39 f0       	breq	.+14     	; 0x208 <error_handler+0x32>
	{
		// error has been generated stay in this while loop
		while(1)
		{
			IO_flash(error_port,error_red_led_pin);
 1fa:	60 91 08 01 	lds	r22, 0x0108
 1fe:	80 91 0a 01 	lds	r24, 0x010A
 202:	0e 94 85 01 	call	0x30a	; 0x30a <IO_flash>
		}
 206:	f9 cf       	rjmp	.-14     	; 0x1fa <error_handler+0x24>
	}
	else
	{
		// no error generated
		IO_write(error_port,error_green_led_pin,SET);
 208:	41 e0       	ldi	r20, 0x01	; 1
 20a:	60 91 09 01 	lds	r22, 0x0109
 20e:	80 91 0a 01 	lds	r24, 0x010A
 212:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
	}
 216:	cf 91       	pop	r28
 218:	08 95       	ret

0000021a <IO_write>:
				state specifies whether we want to set the pin high or low.
Note:			None
*****************************************************************************/
void IO_write(ports port, uint8_t pinnumber,uint8_t state)
{
	switch (port)
 21a:	82 30       	cpi	r24, 0x02	; 2
 21c:	b9 f1       	breq	.+110    	; 0x28c <IO_write+0x72>
 21e:	28 f4       	brcc	.+10     	; 0x22a <IO_write+0x10>
 220:	88 23       	and	r24, r24
 222:	51 f0       	breq	.+20     	; 0x238 <IO_write+0x1e>
 224:	81 30       	cpi	r24, 0x01	; 1
 226:	e9 f0       	breq	.+58     	; 0x262 <IO_write+0x48>
 228:	08 95       	ret
 22a:	83 30       	cpi	r24, 0x03	; 3
 22c:	09 f4       	brne	.+2      	; 0x230 <IO_write+0x16>
 22e:	43 c0       	rjmp	.+134    	; 0x2b6 <IO_write+0x9c>
 230:	84 30       	cpi	r24, 0x04	; 4
 232:	09 f4       	brne	.+2      	; 0x236 <IO_write+0x1c>
 234:	55 c0       	rjmp	.+170    	; 0x2e0 <IO_write+0xc6>
 236:	08 95       	ret
	{
		case PORT_B:
		{
			#ifdef PORTB
			//set the pinnumber as output
			DDRB |= (1 << pinnumber);
 238:	24 b1       	in	r18, 0x04	; 4
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <IO_write+0x2a>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	6a 95       	dec	r22
 246:	e2 f7       	brpl	.-8      	; 0x240 <IO_write+0x26>
 248:	28 2b       	or	r18, r24
 24a:	24 b9       	out	0x04, r18	; 4
			if(state)
 24c:	44 23       	and	r20, r20
 24e:	21 f0       	breq	.+8      	; 0x258 <IO_write+0x3e>
			{
				PORTB |= (1 << pinnumber);
 250:	95 b1       	in	r25, 0x05	; 5
 252:	89 2b       	or	r24, r25
 254:	85 b9       	out	0x05, r24	; 5
 256:	08 95       	ret
			}
			else
			{
				PORTB &= ~(1<< pinnumber);
 258:	95 b1       	in	r25, 0x05	; 5
 25a:	80 95       	com	r24
 25c:	89 23       	and	r24, r25
 25e:	85 b9       	out	0x05, r24	; 5
 260:	08 95       	ret
		}
		case PORT_C:
		{
			#ifdef PORTC
			//set the pinnumber as output
			DDRC |= (1 << pinnumber);
 262:	27 b1       	in	r18, 0x07	; 7
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	90 e0       	ldi	r25, 0x00	; 0
 268:	02 c0       	rjmp	.+4      	; 0x26e <IO_write+0x54>
 26a:	88 0f       	add	r24, r24
 26c:	99 1f       	adc	r25, r25
 26e:	6a 95       	dec	r22
 270:	e2 f7       	brpl	.-8      	; 0x26a <IO_write+0x50>
 272:	28 2b       	or	r18, r24
 274:	27 b9       	out	0x07, r18	; 7
			if(state)
 276:	44 23       	and	r20, r20
 278:	21 f0       	breq	.+8      	; 0x282 <IO_write+0x68>
			{
				PORTC |= (1 << pinnumber);
 27a:	98 b1       	in	r25, 0x08	; 8
 27c:	89 2b       	or	r24, r25
 27e:	88 b9       	out	0x08, r24	; 8
 280:	08 95       	ret
			}
			else
			{
				PORTC &= ~(1<< pinnumber);
 282:	98 b1       	in	r25, 0x08	; 8
 284:	80 95       	com	r24
 286:	89 23       	and	r24, r25
 288:	88 b9       	out	0x08, r24	; 8
 28a:	08 95       	ret
		}
		case PORT_D:
		{
			#ifdef PORTD
			//set the pinnumber as output
			DDRD |= (1 << pinnumber);
 28c:	2a b1       	in	r18, 0x0a	; 10
 28e:	81 e0       	ldi	r24, 0x01	; 1
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	02 c0       	rjmp	.+4      	; 0x298 <IO_write+0x7e>
 294:	88 0f       	add	r24, r24
 296:	99 1f       	adc	r25, r25
 298:	6a 95       	dec	r22
 29a:	e2 f7       	brpl	.-8      	; 0x294 <IO_write+0x7a>
 29c:	28 2b       	or	r18, r24
 29e:	2a b9       	out	0x0a, r18	; 10
			if(state)
 2a0:	44 23       	and	r20, r20
 2a2:	21 f0       	breq	.+8      	; 0x2ac <IO_write+0x92>
			{
				PORTD |= (1 << pinnumber);
 2a4:	9b b1       	in	r25, 0x0b	; 11
 2a6:	89 2b       	or	r24, r25
 2a8:	8b b9       	out	0x0b, r24	; 11
 2aa:	08 95       	ret
			}
			else
			{
				PORTD &= ~(1<< pinnumber);
 2ac:	9b b1       	in	r25, 0x0b	; 11
 2ae:	80 95       	com	r24
 2b0:	89 23       	and	r24, r25
 2b2:	8b b9       	out	0x0b, r24	; 11
 2b4:	08 95       	ret
		}
		case PORT_E:
		{
			#ifdef PORTE
			//set the pinnumber as output
			DDRE |= (1 << pinnumber);
 2b6:	2d b1       	in	r18, 0x0d	; 13
 2b8:	81 e0       	ldi	r24, 0x01	; 1
 2ba:	90 e0       	ldi	r25, 0x00	; 0
 2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <IO_write+0xa8>
 2be:	88 0f       	add	r24, r24
 2c0:	99 1f       	adc	r25, r25
 2c2:	6a 95       	dec	r22
 2c4:	e2 f7       	brpl	.-8      	; 0x2be <IO_write+0xa4>
 2c6:	28 2b       	or	r18, r24
 2c8:	2d b9       	out	0x0d, r18	; 13
			if(state)
 2ca:	44 23       	and	r20, r20
 2cc:	21 f0       	breq	.+8      	; 0x2d6 <IO_write+0xbc>
			{
				PORTE |= (1 << pinnumber);
 2ce:	9e b1       	in	r25, 0x0e	; 14
 2d0:	89 2b       	or	r24, r25
 2d2:	8e b9       	out	0x0e, r24	; 14
 2d4:	08 95       	ret
			}
			else
			{
				PORTE &= ~(1<< pinnumber);
 2d6:	9e b1       	in	r25, 0x0e	; 14
 2d8:	80 95       	com	r24
 2da:	89 23       	and	r24, r25
 2dc:	8e b9       	out	0x0e, r24	; 14
 2de:	08 95       	ret
		}
		case PORT_F:
		{
			#ifdef PORTF
			//set the pinnumber as output
			DDRF |= (1 << pinnumber);
 2e0:	20 b3       	in	r18, 0x10	; 16
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	02 c0       	rjmp	.+4      	; 0x2ec <IO_write+0xd2>
 2e8:	88 0f       	add	r24, r24
 2ea:	99 1f       	adc	r25, r25
 2ec:	6a 95       	dec	r22
 2ee:	e2 f7       	brpl	.-8      	; 0x2e8 <IO_write+0xce>
 2f0:	28 2b       	or	r18, r24
 2f2:	20 bb       	out	0x10, r18	; 16
			if(state)
 2f4:	44 23       	and	r20, r20
 2f6:	21 f0       	breq	.+8      	; 0x300 <IO_write+0xe6>
			{
				PORTF |= (1 << pinnumber);
 2f8:	91 b3       	in	r25, 0x11	; 17
 2fa:	89 2b       	or	r24, r25
 2fc:	81 bb       	out	0x11, r24	; 17
 2fe:	08 95       	ret
			}
			else
			{
				PORTF &= ~(1<< pinnumber);
 300:	91 b3       	in	r25, 0x11	; 17
 302:	80 95       	com	r24
 304:	89 23       	and	r24, r25
 306:	81 bb       	out	0x11, r24	; 17
 308:	08 95       	ret

0000030a <IO_flash>:
Purpose:		Flashes the IO of choosing (only once)
Parameters:		port this specifies the port required to flash and Pin number
Returns:		None
*****************************************************************************/
void IO_flash(ports port, uint8_t pinnumber)
{
 30a:	cf 93       	push	r28
 30c:	df 93       	push	r29
 30e:	c8 2f       	mov	r28, r24
 310:	d6 2f       	mov	r29, r22
	IO_write(port, pinnumber, CLEAR);
 312:	40 e0       	ldi	r20, 0x00	; 0
 314:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 318:	2f e7       	ldi	r18, 0x7F	; 127
 31a:	8a e1       	ldi	r24, 0x1A	; 26
 31c:	96 e0       	ldi	r25, 0x06	; 6
 31e:	21 50       	subi	r18, 0x01	; 1
 320:	80 40       	sbci	r24, 0x00	; 0
 322:	90 40       	sbci	r25, 0x00	; 0
 324:	e1 f7       	brne	.-8      	; 0x31e <IO_flash+0x14>
 326:	00 c0       	rjmp	.+0      	; 0x328 <IO_flash+0x1e>
 328:	00 00       	nop
	_delay_ms(2000);
	IO_write(port, pinnumber, SET);
 32a:	41 e0       	ldi	r20, 0x01	; 1
 32c:	6d 2f       	mov	r22, r29
 32e:	8c 2f       	mov	r24, r28
 330:	0e 94 0d 01 	call	0x21a	; 0x21a <IO_write>
 334:	2f e7       	ldi	r18, 0x7F	; 127
 336:	8a e1       	ldi	r24, 0x1A	; 26
 338:	96 e0       	ldi	r25, 0x06	; 6
 33a:	21 50       	subi	r18, 0x01	; 1
 33c:	80 40       	sbci	r24, 0x00	; 0
 33e:	90 40       	sbci	r25, 0x00	; 0
 340:	e1 f7       	brne	.-8      	; 0x33a <IO_flash+0x30>
 342:	00 c0       	rjmp	.+0      	; 0x344 <IO_flash+0x3a>
 344:	00 00       	nop
	_delay_ms(2000);
 346:	df 91       	pop	r29
 348:	cf 91       	pop	r28
 34a:	08 95       	ret

0000034c <twi_master_init>:
Note:			None
****************************************************************************/
void twi_master_init(void)
{
	//PRR0 = (0<<PRTWI);													//Turn off Power reduction on TWI 							
	TWSR = (0<<TWPS0)|(0<<TWPS1);
 34c:	10 92 b9 00 	sts	0x00B9, r1
	TWBR = TWBR_BIT_RATE;													//Bit rate at 8mhz 100khz 0x20	
 350:	80 e2       	ldi	r24, 0x20	; 32
 352:	80 93 b8 00 	sts	0x00B8, r24
	TWDR = 0xFF;															//Dummy data
 356:	8f ef       	ldi	r24, 0xFF	; 255
 358:	80 93 bb 00 	sts	0x00BB, r24
	TWCR =	(1<<TWEN)|														//Enables TWI interface
 35c:	85 e0       	ldi	r24, 0x05	; 5
 35e:	80 93 bc 00 	sts	0x00BC, r24
 362:	08 95       	ret

00000364 <twi_master_start_condition>:
Returns:		None
Note:			None
****************************************************************************/
void twi_master_start_condition(void)
{	
	TWCR =	(1<<TWEN)|														//Enables TWI interface
 364:	85 ea       	ldi	r24, 0xA5	; 165
 366:	80 93 bc 00 	sts	0x00BC, r24
 36a:	08 95       	ret

0000036c <twi_master_stop_condition>:
Returns:		None
Note:			None
****************************************************************************/
void twi_master_stop_condition(void)
{
	TWCR =	(1<<TWEN)|														//Enables TWI interface
 36c:	85 e9       	ldi	r24, 0x95	; 149
 36e:	80 93 bc 00 	sts	0x00BC, r24
 372:	08 95       	ret

00000374 <twi_master_sla_sendAddress>:
****************************************************************************/
void twi_master_sla_sendAddress(uint8_t address, uint8_t read)
{
	uint8_t slave_address = 0;
		
	if(read == TWI_READ)
 374:	61 30       	cpi	r22, 0x01	; 1
 376:	19 f4       	brne	.+6      	; 0x37e <twi_master_sla_sendAddress+0xa>
	{
		slave_address = (address << 1)| (TWI_READ);
 378:	88 0f       	add	r24, r24
 37a:	81 60       	ori	r24, 0x01	; 1
 37c:	01 c0       	rjmp	.+2      	; 0x380 <twi_master_sla_sendAddress+0xc>
Returns:		Returns a 1 for NOT successful execution and 0 for successful
Note:			None
****************************************************************************/
void twi_master_sla_sendAddress(uint8_t address, uint8_t read)
{
	uint8_t slave_address = 0;
 37e:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		//Nothing
	}
		
	TWDR = slave_address;													//Set the data register with the slave address and the read/write bit
 380:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN)|														//Enables TWI interface
 384:	85 ec       	ldi	r24, 0xC5	; 197
 386:	80 93 bc 00 	sts	0x00BC, r24
 38a:	08 95       	ret

0000038c <twi_master_sendData>:
Returns:		None
Note:			None
****************************************************************************/
void twi_master_sendData(uint8_t data)
{	
	TWDR = data;
 38c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN)|														//Enables TWI interface
 390:	85 e8       	ldi	r24, 0x85	; 133
 392:	80 93 bc 00 	sts	0x00BC, r24
 396:	08 95       	ret

00000398 <__vector_10>:
		write_size = CDC_TX_SIZE - UEBCLX;
		if (write_size > size) write_size = size;
		size -= write_size;

		// write the packet
		switch (write_size) {
 398:	1f 92       	push	r1
			case 14: UEDATX = *buffer++;
			case 13: UEDATX = *buffer++;
			case 12: UEDATX = *buffer++;
			case 11: UEDATX = *buffer++;
			case 10: UEDATX = *buffer++;
			case  9: UEDATX = *buffer++;
 39a:	0f 92       	push	r0
 39c:	0f b6       	in	r0, 0x3f	; 63
 39e:	0f 92       	push	r0
 3a0:	11 24       	eor	r1, r1
 3a2:	8f 93       	push	r24
			#endif
			case  8: UEDATX = *buffer++;
 3a4:	9f 93       	push	r25
 3a6:	ef 93       	push	r30
 3a8:	ff 93       	push	r31
 3aa:	e1 ee       	ldi	r30, 0xE1	; 225
 3ac:	f0 e0       	ldi	r31, 0x00	; 0
 3ae:	80 81       	ld	r24, Z
		write_size = CDC_TX_SIZE - UEBCLX;
		if (write_size > size) write_size = size;
		size -= write_size;

		// write the packet
		switch (write_size) {
 3b0:	10 82       	st	Z, r1
			case 11: UEDATX = *buffer++;
			case 10: UEDATX = *buffer++;
			case  9: UEDATX = *buffer++;
			#endif
			case  8: UEDATX = *buffer++;
			case  7: UEDATX = *buffer++;
 3b2:	83 ff       	sbrs	r24, 3
 3b4:	11 c0       	rjmp	.+34     	; 0x3d8 <__vector_10+0x40>
 3b6:	10 92 e9 00 	sts	0x00E9, r1
 3ba:	91 e0       	ldi	r25, 0x01	; 1
			case  6: UEDATX = *buffer++;
 3bc:	90 93 eb 00 	sts	0x00EB, r25
 3c0:	10 92 ec 00 	sts	0x00EC, r1
 3c4:	92 e1       	ldi	r25, 0x12	; 18
 3c6:	90 93 ed 00 	sts	0x00ED, r25
			case  5: UEDATX = *buffer++;
 3ca:	98 e0       	ldi	r25, 0x08	; 8
 3cc:	90 93 f0 00 	sts	0x00F0, r25
 3d0:	10 92 0d 01 	sts	0x010D, r1
			case  4: UEDATX = *buffer++;
 3d4:	10 92 0b 01 	sts	0x010B, r1
 3d8:	82 ff       	sbrs	r24, 2
 3da:	13 c0       	rjmp	.+38     	; 0x402 <__vector_10+0x6a>
 3dc:	80 91 0d 01 	lds	r24, 0x010D
		write_size = CDC_TX_SIZE - UEBCLX;
		if (write_size > size) write_size = size;
		size -= write_size;

		// write the packet
		switch (write_size) {
 3e0:	88 23       	and	r24, r24
			case  8: UEDATX = *buffer++;
			case  7: UEDATX = *buffer++;
			case  6: UEDATX = *buffer++;
			case  5: UEDATX = *buffer++;
			case  4: UEDATX = *buffer++;
			case  3: UEDATX = *buffer++;
 3e2:	79 f0       	breq	.+30     	; 0x402 <__vector_10+0x6a>
 3e4:	80 91 0c 01 	lds	r24, 0x010C
 3e8:	88 23       	and	r24, r24
 3ea:	59 f0       	breq	.+22     	; 0x402 <__vector_10+0x6a>
			case  2: UEDATX = *buffer++;
 3ec:	81 50       	subi	r24, 0x01	; 1
 3ee:	80 93 0c 01 	sts	0x010C, r24
 3f2:	81 11       	cpse	r24, r1
 3f4:	06 c0       	rjmp	.+12     	; 0x402 <__vector_10+0x6a>
 3f6:	84 e0       	ldi	r24, 0x04	; 4
		write_size = CDC_TX_SIZE - UEBCLX;
		if (write_size > size) write_size = size;
		size -= write_size;

		// write the packet
		switch (write_size) {
 3f8:	80 93 e9 00 	sts	0x00E9, r24
			case  5: UEDATX = *buffer++;
			case  4: UEDATX = *buffer++;
			case  3: UEDATX = *buffer++;
			case  2: UEDATX = *buffer++;
			default:
			case  1: UEDATX = *buffer++;
 3fc:	8a e3       	ldi	r24, 0x3A	; 58
 3fe:	80 93 e8 00 	sts	0x00E8, r24
 402:	ff 91       	pop	r31
			case  0: break;
		}
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
 404:	ef 91       	pop	r30
 406:	9f 91       	pop	r25
 408:	8f 91       	pop	r24
 40a:	0f 90       	pop	r0
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
 40c:	0f be       	out	0x3f, r0	; 63
 40e:	0f 90       	pop	r0
		SREG = intr_state;
 410:	1f 90       	pop	r1
			return -1;
		}
		transmit_previous_timeout = 0;
	}
	// each iteration of this loop transmits a packet
	while (size) {
 412:	18 95       	reti

00000414 <__vector_11>:
 414:	1f 92       	push	r1
 416:	0f 92       	push	r0
 418:	0f b6       	in	r0, 0x3f	; 63
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
		SREG = intr_state;
	}
	return 0;
 41a:	0f 92       	push	r0
 41c:	11 24       	eor	r1, r1
int8_t usb_serial_write(const uint8_t *buffer, uint16_t size)
{
	uint8_t timeout, intr_state, write_size;

	// if we're not online (enumerated and configured), error
	if (!usb_configuration) return -1;
 41e:	0f 93       	push	r16
 420:	1f 93       	push	r17
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
		SREG = intr_state;
	}
	return 0;
 422:	2f 93       	push	r18
 424:	3f 93       	push	r19
			if (UDFNUML == timeout) {
				transmit_previous_timeout = 1;
				return -1;
			}
			// has the USB gone offline?
			if (!usb_configuration) return -1;
 426:	4f 93       	push	r20
 428:	5f 93       	push	r21
 42a:	6f 93       	push	r22
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
		SREG = intr_state;
	}
	return 0;
}
 42c:	7f 93       	push	r23
 42e:	8f 93       	push	r24
 430:	9f 93       	push	r25
 432:	af 93       	push	r26
 434:	bf 93       	push	r27
 436:	cf 93       	push	r28
 438:	df 93       	push	r29
 43a:	ef 93       	push	r30
 43c:	ff 93       	push	r31
 43e:	10 92 e9 00 	sts	0x00E9, r1
 442:	80 91 e8 00 	lds	r24, 0x00E8
 446:	83 ff       	sbrs	r24, 3
 448:	4c c1       	rjmp	.+664    	; 0x6e2 <__vector_11+0x2ce>
 44a:	e1 ef       	ldi	r30, 0xF1	; 241
	uint8_t	desc_length;

        UENUM = 0;
        intbits = UEINTX;
        if (intbits & (1<<RXSTPI)) {
                bmRequestType = UEDATX;
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	60 81       	ld	r22, Z
                bRequest = UEDATX;
 450:	80 81       	ld	r24, Z
                wValue = UEDATX;
 452:	20 81       	ld	r18, Z
                wValue |= (UEDATX << 8);
 454:	90 81       	ld	r25, Z
 456:	30 e0       	ldi	r19, 0x00	; 0
 458:	39 2b       	or	r19, r25
                wIndex = UEDATX;
 45a:	40 81       	ld	r20, Z
                wIndex |= (UEDATX << 8);
 45c:	90 81       	ld	r25, Z
 45e:	50 e0       	ldi	r21, 0x00	; 0
 460:	59 2b       	or	r21, r25
                wLength = UEDATX;
 462:	70 81       	ld	r23, Z
                wLength |= (UEDATX << 8);
 464:	c0 81       	ld	r28, Z
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
 466:	92 ef       	ldi	r25, 0xF2	; 242
 468:	90 93 e8 00 	sts	0x00E8, r25
                if (bRequest == GET_DESCRIPTOR) {
 46c:	86 30       	cpi	r24, 0x06	; 6
 46e:	09 f0       	breq	.+2      	; 0x472 <__vector_11+0x5e>
 470:	58 c0       	rjmp	.+176    	; 0x522 <__vector_11+0x10e>
 472:	04 c0       	rjmp	.+8      	; 0x47c <__vector_11+0x68>
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
					UECONX = (1<<STALLRQ)|(1<<EPEN);  //stall
 474:	81 e2       	ldi	r24, 0x21	; 33
 476:	80 93 eb 00 	sts	0x00EB, r24
					return;
 47a:	3a c1       	rjmp	.+628    	; 0x6f0 <__vector_11+0x2dc>
 47c:	66 e0       	ldi	r22, 0x06	; 6
 47e:	8c ea       	ldi	r24, 0xAC	; 172
 480:	90 e0       	ldi	r25, 0x00	; 0
				}
				desc_val = pgm_read_word(list);
 482:	fc 01       	movw	r30, r24
 484:	a5 91       	lpm	r26, Z+
 486:	b4 91       	lpm	r27, Z
				if (desc_val != wValue) {
 488:	2a 17       	cp	r18, r26
 48a:	3b 07       	cpc	r19, r27
 48c:	11 f0       	breq	.+4      	; 0x492 <__vector_11+0x7e>
					list += sizeof(struct descriptor_list_struct);
 48e:	07 96       	adiw	r24, 0x07	; 7
					continue;
 490:	23 c0       	rjmp	.+70     	; 0x4d8 <__vector_11+0xc4>
				}
				list += 2;
 492:	fc 01       	movw	r30, r24
 494:	32 96       	adiw	r30, 0x02	; 2
				desc_val = pgm_read_word(list);
 496:	a5 91       	lpm	r26, Z+
 498:	b4 91       	lpm	r27, Z
				if (desc_val != wIndex) {
 49a:	4a 17       	cp	r20, r26
 49c:	5b 07       	cpc	r21, r27
 49e:	11 f0       	breq	.+4      	; 0x4a4 <__vector_11+0x90>
					list += sizeof(struct descriptor_list_struct)-2;
 4a0:	07 96       	adiw	r24, 0x07	; 7
					continue;
 4a2:	1a c0       	rjmp	.+52     	; 0x4d8 <__vector_11+0xc4>
				}
				list += 2;
 4a4:	fc 01       	movw	r30, r24
 4a6:	34 96       	adiw	r30, 0x04	; 4
				desc_addr = (const uint8_t *)pgm_read_word(list);
 4a8:	45 91       	lpm	r20, Z+
 4aa:	54 91       	lpm	r21, Z
				list += 2;
 4ac:	fc 01       	movw	r30, r24
 4ae:	36 96       	adiw	r30, 0x06	; 6
				desc_length = pgm_read_byte(list);
 4b0:	24 91       	lpm	r18, Z
                wValue = UEDATX;
                wValue |= (UEDATX << 8);
                wIndex = UEDATX;
                wIndex |= (UEDATX << 8);
                wLength = UEDATX;
                wLength |= (UEDATX << 8);
 4b2:	87 2f       	mov	r24, r23
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	9c 2b       	or	r25, r28
				desc_addr = (const uint8_t *)pgm_read_word(list);
				list += 2;
				desc_length = pgm_read_byte(list);
				break;
			}
			len = (wLength < 256) ? wLength : 255;
 4b8:	8f 3f       	cpi	r24, 0xFF	; 255
 4ba:	91 05       	cpc	r25, r1
 4bc:	19 f0       	breq	.+6      	; 0x4c4 <__vector_11+0xb0>
 4be:	10 f0       	brcs	.+4      	; 0x4c4 <__vector_11+0xb0>
 4c0:	8f ef       	ldi	r24, 0xFF	; 255
 4c2:	90 e0       	ldi	r25, 0x00	; 0
 4c4:	82 17       	cp	r24, r18
 4c6:	08 f4       	brcc	.+2      	; 0x4ca <__vector_11+0xb6>
 4c8:	28 2f       	mov	r18, r24
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
 4ca:	a8 ee       	ldi	r26, 0xE8	; 232
 4cc:	b0 e0       	ldi	r27, 0x00	; 0
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
 4ce:	70 e1       	ldi	r23, 0x10	; 16
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 4d0:	6e ef       	ldi	r22, 0xFE	; 254
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
 4d2:	c1 ef       	ldi	r28, 0xF1	; 241
 4d4:	d0 e0       	ldi	r29, 0x00	; 0
 4d6:	03 c0       	rjmp	.+6      	; 0x4de <__vector_11+0xca>
 4d8:	61 50       	subi	r22, 0x01	; 1
                wLength |= (UEDATX << 8);
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
                if (bRequest == GET_DESCRIPTOR) {
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
 4da:	99 f6       	brne	.-90     	; 0x482 <__vector_11+0x6e>
 4dc:	cb cf       	rjmp	.-106    	; 0x474 <__vector_11+0x60>
			len = (wLength < 256) ? wLength : 255;
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
 4de:	8c 91       	ld	r24, X
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
 4e0:	98 2f       	mov	r25, r24
 4e2:	95 70       	andi	r25, 0x05	; 5
 4e4:	e1 f3       	breq	.-8      	; 0x4de <__vector_11+0xca>
				if (i & (1<<RXOUTI)) return;	// abort
 4e6:	82 fd       	sbrc	r24, 2
 4e8:	03 c1       	rjmp	.+518    	; 0x6f0 <__vector_11+0x2dc>
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
 4ea:	32 2f       	mov	r19, r18
 4ec:	21 31       	cpi	r18, 0x11	; 17
 4ee:	08 f0       	brcs	.+2      	; 0x4f2 <__vector_11+0xde>
 4f0:	37 2f       	mov	r19, r23
				for (i = n; i; i--) {
 4f2:	33 23       	and	r19, r19
 4f4:	09 f4       	brne	.+2      	; 0x4f8 <__vector_11+0xe4>
 4f6:	f9 c0       	rjmp	.+498    	; 0x6ea <__vector_11+0x2d6>
 4f8:	fa 01       	movw	r30, r20
 4fa:	83 2f       	mov	r24, r19
					UEDATX = pgm_read_byte(desc_addr++);
 4fc:	94 91       	lpm	r25, Z
 4fe:	98 83       	st	Y, r25
					i = UEINTX;
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
 500:	81 50       	subi	r24, 0x01	; 1
 502:	31 96       	adiw	r30, 0x01	; 1
 504:	81 11       	cpse	r24, r1
 506:	fa cf       	rjmp	.-12     	; 0x4fc <__vector_11+0xe8>
 508:	8f ef       	ldi	r24, 0xFF	; 255
 50a:	83 0f       	add	r24, r19
 50c:	90 e0       	ldi	r25, 0x00	; 0
 50e:	01 96       	adiw	r24, 0x01	; 1
 510:	48 0f       	add	r20, r24
 512:	59 1f       	adc	r21, r25
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
 514:	23 1b       	sub	r18, r19
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 516:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
 518:	21 11       	cpse	r18, r1
 51a:	e1 cf       	rjmp	.-62     	; 0x4de <__vector_11+0xca>
 51c:	30 31       	cpi	r19, 0x10	; 16
 51e:	f9 f2       	breq	.-66     	; 0x4de <__vector_11+0xca>
 520:	e7 c0       	rjmp	.+462    	; 0x6f0 <__vector_11+0x2dc>
			return;
                }
		if (bRequest == SET_ADDRESS) {
 522:	85 30       	cpi	r24, 0x05	; 5
 524:	61 f4       	brne	.+24     	; 0x53e <__vector_11+0x12a>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 526:	8e ef       	ldi	r24, 0xFE	; 254
 528:	80 93 e8 00 	sts	0x00E8, r24


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 52c:	e8 ee       	ldi	r30, 0xE8	; 232
 52e:	f0 e0       	ldi	r31, 0x00	; 0
 530:	80 81       	ld	r24, Z
 532:	80 ff       	sbrs	r24, 0
 534:	fd cf       	rjmp	.-6      	; 0x530 <__vector_11+0x11c>
			return;
                }
		if (bRequest == SET_ADDRESS) {
			usb_send_in();
			usb_wait_in_ready();
			UDADDR = wValue | (1<<ADDEN);
 536:	20 68       	ori	r18, 0x80	; 128
 538:	20 93 e3 00 	sts	0x00E3, r18
			return;
 53c:	d9 c0       	rjmp	.+434    	; 0x6f0 <__vector_11+0x2dc>
		}
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
 53e:	89 30       	cpi	r24, 0x09	; 9
 540:	09 f0       	breq	.+2      	; 0x544 <__vector_11+0x130>
 542:	35 c0       	rjmp	.+106    	; 0x5ae <__vector_11+0x19a>
 544:	61 11       	cpse	r22, r1
 546:	cd c0       	rjmp	.+410    	; 0x6e2 <__vector_11+0x2ce>
			usb_configuration = wValue;
 548:	20 93 0d 01 	sts	0x010D, r18
			cdc_line_rtsdtr = 0;
 54c:	10 92 0b 01 	sts	0x010B, r1
			transmit_flush_timer = 0;
 550:	10 92 0c 01 	sts	0x010C, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 554:	8e ef       	ldi	r24, 0xFE	; 254
 556:	80 93 e8 00 	sts	0x00E8, r24
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
 55a:	81 e0       	ldi	r24, 0x01	; 1
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
 55c:	2b e6       	ldi	r18, 0x6B	; 107
 55e:	31 e0       	ldi	r19, 0x01	; 1
			for (i=1; i<5; i++) {
				UENUM = i;
 560:	c9 ee       	ldi	r28, 0xE9	; 233
 562:	d0 e0       	ldi	r29, 0x00	; 0
				en = pgm_read_byte(cfg++);
				UECONX = en;
 564:	ab ee       	ldi	r26, 0xEB	; 235
 566:	b0 e0       	ldi	r27, 0x00	; 0
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
 568:	0c ee       	ldi	r16, 0xEC	; 236
 56a:	10 e0       	ldi	r17, 0x00	; 0
					UECFG1X = pgm_read_byte(cfg++);
 56c:	6d ee       	ldi	r22, 0xED	; 237
 56e:	70 e0       	ldi	r23, 0x00	; 0
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
 570:	88 83       	st	Y, r24
				en = pgm_read_byte(cfg++);
 572:	a9 01       	movw	r20, r18
 574:	4f 5f       	subi	r20, 0xFF	; 255
 576:	5f 4f       	sbci	r21, 0xFF	; 255
 578:	f9 01       	movw	r30, r18
 57a:	94 91       	lpm	r25, Z
				UECONX = en;
 57c:	9c 93       	st	X, r25
				if (en) {
 57e:	99 23       	and	r25, r25
 580:	61 f0       	breq	.+24     	; 0x59a <__vector_11+0x186>
					UECFG0X = pgm_read_byte(cfg++);
 582:	fa 01       	movw	r30, r20
 584:	44 91       	lpm	r20, Z
 586:	f8 01       	movw	r30, r16
 588:	40 83       	st	Z, r20
					UECFG1X = pgm_read_byte(cfg++);
 58a:	f9 01       	movw	r30, r18
 58c:	32 96       	adiw	r30, 0x02	; 2
 58e:	94 91       	lpm	r25, Z
 590:	2d 5f       	subi	r18, 0xFD	; 253
 592:	3f 4f       	sbci	r19, 0xFF	; 255
 594:	fb 01       	movw	r30, r22
 596:	90 83       	st	Z, r25
 598:	01 c0       	rjmp	.+2      	; 0x59c <__vector_11+0x188>
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
				en = pgm_read_byte(cfg++);
 59a:	9a 01       	movw	r18, r20
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
 59c:	8f 5f       	subi	r24, 0xFF	; 255
 59e:	85 30       	cpi	r24, 0x05	; 5
 5a0:	39 f7       	brne	.-50     	; 0x570 <__vector_11+0x15c>
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
					UECFG1X = pgm_read_byte(cfg++);
				}
			}
        		UERST = 0x1E;
 5a2:	ea ee       	ldi	r30, 0xEA	; 234
 5a4:	f0 e0       	ldi	r31, 0x00	; 0
 5a6:	8e e1       	ldi	r24, 0x1E	; 30
 5a8:	80 83       	st	Z, r24
        		UERST = 0;
 5aa:	10 82       	st	Z, r1
			return;
 5ac:	a1 c0       	rjmp	.+322    	; 0x6f0 <__vector_11+0x2dc>
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
 5ae:	88 30       	cpi	r24, 0x08	; 8
 5b0:	81 f4       	brne	.+32     	; 0x5d2 <__vector_11+0x1be>
 5b2:	60 38       	cpi	r22, 0x80	; 128
 5b4:	09 f0       	breq	.+2      	; 0x5b8 <__vector_11+0x1a4>
 5b6:	95 c0       	rjmp	.+298    	; 0x6e2 <__vector_11+0x2ce>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 5b8:	e8 ee       	ldi	r30, 0xE8	; 232
 5ba:	f0 e0       	ldi	r31, 0x00	; 0
 5bc:	80 81       	ld	r24, Z
 5be:	80 ff       	sbrs	r24, 0
 5c0:	fd cf       	rjmp	.-6      	; 0x5bc <__vector_11+0x1a8>
        		UERST = 0;
			return;
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
			usb_wait_in_ready();
			UEDATX = usb_configuration;
 5c2:	80 91 0d 01 	lds	r24, 0x010D
 5c6:	80 93 f1 00 	sts	0x00F1, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 5ca:	8e ef       	ldi	r24, 0xFE	; 254
 5cc:	80 93 e8 00 	sts	0x00E8, r24
 5d0:	8f c0       	rjmp	.+286    	; 0x6f0 <__vector_11+0x2dc>
			usb_wait_in_ready();
			UEDATX = usb_configuration;
			usb_send_in();
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
 5d2:	81 32       	cpi	r24, 0x21	; 33
 5d4:	b9 f4       	brne	.+46     	; 0x604 <__vector_11+0x1f0>
 5d6:	61 3a       	cpi	r22, 0xA1	; 161
 5d8:	09 f0       	breq	.+2      	; 0x5dc <__vector_11+0x1c8>
 5da:	83 c0       	rjmp	.+262    	; 0x6e2 <__vector_11+0x2ce>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 5dc:	e8 ee       	ldi	r30, 0xE8	; 232
 5de:	f0 e0       	ldi	r31, 0x00	; 0
 5e0:	80 81       	ld	r24, Z
 5e2:	80 ff       	sbrs	r24, 0
 5e4:	fd cf       	rjmp	.-6      	; 0x5e0 <__vector_11+0x1cc>
 5e6:	e0 e0       	ldi	r30, 0x00	; 0
 5e8:	f1 e0       	ldi	r31, 0x01	; 1
 5ea:	27 e0       	ldi	r18, 0x07	; 7
 5ec:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				UEDATX = *p++;
 5ee:	a1 ef       	ldi	r26, 0xF1	; 241
 5f0:	b0 e0       	ldi	r27, 0x00	; 0
 5f2:	81 91       	ld	r24, Z+
 5f4:	8c 93       	st	X, r24
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
 5f6:	e2 17       	cp	r30, r18
 5f8:	f3 07       	cpc	r31, r19
 5fa:	d9 f7       	brne	.-10     	; 0x5f2 <__vector_11+0x1de>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 5fc:	8e ef       	ldi	r24, 0xFE	; 254
 5fe:	80 93 e8 00 	sts	0x00E8, r24
 602:	76 c0       	rjmp	.+236    	; 0x6f0 <__vector_11+0x2dc>
				UEDATX = *p++;
			}
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
 604:	80 32       	cpi	r24, 0x20	; 32
 606:	d1 f4       	brne	.+52     	; 0x63c <__vector_11+0x228>
 608:	61 32       	cpi	r22, 0x21	; 33
 60a:	09 f0       	breq	.+2      	; 0x60e <__vector_11+0x1fa>
 60c:	6a c0       	rjmp	.+212    	; 0x6e2 <__vector_11+0x2ce>
{
	UEINTX = ~(1<<TXINI);
}
static inline void usb_wait_receive_out(void)
{
	while (!(UEINTX & (1<<RXOUTI))) ;
 60e:	e8 ee       	ldi	r30, 0xE8	; 232
 610:	f0 e0       	ldi	r31, 0x00	; 0
 612:	80 81       	ld	r24, Z
 614:	82 ff       	sbrs	r24, 2
 616:	fd cf       	rjmp	.-6      	; 0x612 <__vector_11+0x1fe>
 618:	e0 e0       	ldi	r30, 0x00	; 0
 61a:	f1 e0       	ldi	r31, 0x01	; 1
 61c:	27 e0       	ldi	r18, 0x07	; 7
 61e:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				*p++ = UEDATX;
 620:	a1 ef       	ldi	r26, 0xF1	; 241
 622:	b0 e0       	ldi	r27, 0x00	; 0
 624:	8c 91       	ld	r24, X
 626:	81 93       	st	Z+, r24
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
 628:	e2 17       	cp	r30, r18
 62a:	f3 07       	cpc	r31, r19
 62c:	d9 f7       	brne	.-10     	; 0x624 <__vector_11+0x210>
{
	while (!(UEINTX & (1<<RXOUTI))) ;
}
static inline void usb_ack_out(void)
{
	UEINTX = ~(1<<RXOUTI);
 62e:	e8 ee       	ldi	r30, 0xE8	; 232
 630:	f0 e0       	ldi	r31, 0x00	; 0
 632:	8b ef       	ldi	r24, 0xFB	; 251
 634:	80 83       	st	Z, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 636:	8e ef       	ldi	r24, 0xFE	; 254
 638:	80 83       	st	Z, r24
 63a:	5a c0       	rjmp	.+180    	; 0x6f0 <__vector_11+0x2dc>
			}
			usb_ack_out();
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_CONTROL_LINE_STATE && bmRequestType == 0x21) {
 63c:	82 32       	cpi	r24, 0x22	; 34
 63e:	71 f4       	brne	.+28     	; 0x65c <__vector_11+0x248>
 640:	61 32       	cpi	r22, 0x21	; 33
 642:	09 f0       	breq	.+2      	; 0x646 <__vector_11+0x232>
 644:	4e c0       	rjmp	.+156    	; 0x6e2 <__vector_11+0x2ce>
			cdc_line_rtsdtr = wValue;
 646:	20 93 0b 01 	sts	0x010B, r18


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 64a:	e8 ee       	ldi	r30, 0xE8	; 232
 64c:	f0 e0       	ldi	r31, 0x00	; 0
 64e:	80 81       	ld	r24, Z
 650:	80 ff       	sbrs	r24, 0
 652:	fd cf       	rjmp	.-6      	; 0x64e <__vector_11+0x23a>
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 654:	8e ef       	ldi	r24, 0xFE	; 254
 656:	80 93 e8 00 	sts	0x00E8, r24
 65a:	4a c0       	rjmp	.+148    	; 0x6f0 <__vector_11+0x2dc>
			cdc_line_rtsdtr = wValue;
			usb_wait_in_ready();
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
 65c:	81 11       	cpse	r24, r1
 65e:	1a c0       	rjmp	.+52     	; 0x694 <__vector_11+0x280>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 660:	e8 ee       	ldi	r30, 0xE8	; 232
 662:	f0 e0       	ldi	r31, 0x00	; 0
 664:	80 81       	ld	r24, Z
 666:	80 ff       	sbrs	r24, 0
 668:	fd cf       	rjmp	.-6      	; 0x664 <__vector_11+0x250>
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
			#ifdef SUPPORT_ENDPOINT_HALT
			if (bmRequestType == 0x82) {
 66a:	62 38       	cpi	r22, 0x82	; 130
 66c:	51 f4       	brne	.+20     	; 0x682 <__vector_11+0x26e>
				UENUM = wIndex;
 66e:	e9 ee       	ldi	r30, 0xE9	; 233
 670:	f0 e0       	ldi	r31, 0x00	; 0
 672:	40 83       	st	Z, r20
				if (UECONX & (1<<STALLRQ)) i = 1;
 674:	80 91 eb 00 	lds	r24, 0x00EB
 678:	85 fb       	bst	r24, 5
 67a:	88 27       	eor	r24, r24
 67c:	80 f9       	bld	r24, 0
				UENUM = 0;
 67e:	10 82       	st	Z, r1
 680:	01 c0       	rjmp	.+2      	; 0x684 <__vector_11+0x270>
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
 682:	80 e0       	ldi	r24, 0x00	; 0
				UENUM = wIndex;
				if (UECONX & (1<<STALLRQ)) i = 1;
				UENUM = 0;
			}
			#endif
			UEDATX = i;
 684:	e1 ef       	ldi	r30, 0xF1	; 241
 686:	f0 e0       	ldi	r31, 0x00	; 0
 688:	80 83       	st	Z, r24
			UEDATX = 0;
 68a:	10 82       	st	Z, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 68c:	8e ef       	ldi	r24, 0xFE	; 254
 68e:	80 93 e8 00 	sts	0x00E8, r24
 692:	2e c0       	rjmp	.+92     	; 0x6f0 <__vector_11+0x2dc>
			UEDATX = 0;
			usb_send_in();
			return;
		}
		#ifdef SUPPORT_ENDPOINT_HALT
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
 694:	98 2f       	mov	r25, r24
 696:	9d 7f       	andi	r25, 0xFD	; 253
 698:	91 30       	cpi	r25, 0x01	; 1
 69a:	19 f5       	brne	.+70     	; 0x6e2 <__vector_11+0x2ce>
		  && bmRequestType == 0x02 && wValue == 0) {
 69c:	62 30       	cpi	r22, 0x02	; 2
 69e:	09 f5       	brne	.+66     	; 0x6e2 <__vector_11+0x2ce>
 6a0:	23 2b       	or	r18, r19
 6a2:	f9 f4       	brne	.+62     	; 0x6e2 <__vector_11+0x2ce>
			i = wIndex & 0x7F;
 6a4:	4f 77       	andi	r20, 0x7F	; 127
			if (i >= 1 && i <= MAX_ENDPOINT) {
 6a6:	9f ef       	ldi	r25, 0xFF	; 255
 6a8:	94 0f       	add	r25, r20
 6aa:	94 30       	cpi	r25, 0x04	; 4
 6ac:	d0 f4       	brcc	.+52     	; 0x6e2 <__vector_11+0x2ce>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 6ae:	9e ef       	ldi	r25, 0xFE	; 254
 6b0:	90 93 e8 00 	sts	0x00E8, r25
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
		  && bmRequestType == 0x02 && wValue == 0) {
			i = wIndex & 0x7F;
			if (i >= 1 && i <= MAX_ENDPOINT) {
				usb_send_in();
				UENUM = i;
 6b4:	40 93 e9 00 	sts	0x00E9, r20
				if (bRequest == SET_FEATURE) {
 6b8:	83 30       	cpi	r24, 0x03	; 3
 6ba:	21 f4       	brne	.+8      	; 0x6c4 <__vector_11+0x2b0>
					UECONX = (1<<STALLRQ)|(1<<EPEN);
 6bc:	81 e2       	ldi	r24, 0x21	; 33
 6be:	80 93 eb 00 	sts	0x00EB, r24
 6c2:	16 c0       	rjmp	.+44     	; 0x6f0 <__vector_11+0x2dc>
				} else {
					UECONX = (1<<STALLRQC)|(1<<RSTDT)|(1<<EPEN);
 6c4:	89 e1       	ldi	r24, 0x19	; 25
 6c6:	80 93 eb 00 	sts	0x00EB, r24
					UERST = (1 << i);
 6ca:	81 e0       	ldi	r24, 0x01	; 1
 6cc:	90 e0       	ldi	r25, 0x00	; 0
 6ce:	02 c0       	rjmp	.+4      	; 0x6d4 <__vector_11+0x2c0>
 6d0:	88 0f       	add	r24, r24
 6d2:	99 1f       	adc	r25, r25
 6d4:	4a 95       	dec	r20
 6d6:	e2 f7       	brpl	.-8      	; 0x6d0 <__vector_11+0x2bc>
 6d8:	ea ee       	ldi	r30, 0xEA	; 234
 6da:	f0 e0       	ldi	r31, 0x00	; 0
 6dc:	80 83       	st	Z, r24
					UERST = 0;
 6de:	10 82       	st	Z, r1
 6e0:	07 c0       	rjmp	.+14     	; 0x6f0 <__vector_11+0x2dc>
				return;
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
 6e2:	81 e2       	ldi	r24, 0x21	; 33
 6e4:	80 93 eb 00 	sts	0x00EB, r24
 6e8:	03 c0       	rjmp	.+6      	; 0x6f0 <__vector_11+0x2dc>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 6ea:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
 6ec:	21 11       	cpse	r18, r1
 6ee:	f7 ce       	rjmp	.-530    	; 0x4de <__vector_11+0xca>
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
}
 6f0:	ff 91       	pop	r31
 6f2:	ef 91       	pop	r30
 6f4:	df 91       	pop	r29
 6f6:	cf 91       	pop	r28
 6f8:	bf 91       	pop	r27
 6fa:	af 91       	pop	r26
 6fc:	9f 91       	pop	r25
 6fe:	8f 91       	pop	r24
 700:	7f 91       	pop	r23
 702:	6f 91       	pop	r22
 704:	5f 91       	pop	r21
 706:	4f 91       	pop	r20
 708:	3f 91       	pop	r19
 70a:	2f 91       	pop	r18
 70c:	1f 91       	pop	r17
 70e:	0f 91       	pop	r16
 710:	0f 90       	pop	r0
 712:	0f be       	out	0x3f, r0	; 63
 714:	0f 90       	pop	r0
 716:	1f 90       	pop	r1
 718:	18 95       	reti

0000071a <__vector_36>:
#include "common.h"

static uint8_t data = 0x01;

ISR(TWI_vect)
{
 71a:	1f 92       	push	r1
 71c:	0f 92       	push	r0
 71e:	0f b6       	in	r0, 0x3f	; 63
 720:	0f 92       	push	r0
 722:	11 24       	eor	r1, r1
 724:	2f 93       	push	r18
 726:	3f 93       	push	r19
 728:	4f 93       	push	r20
 72a:	5f 93       	push	r21
 72c:	6f 93       	push	r22
 72e:	7f 93       	push	r23
 730:	8f 93       	push	r24
 732:	9f 93       	push	r25
 734:	af 93       	push	r26
 736:	bf 93       	push	r27
 738:	ef 93       	push	r30
 73a:	ff 93       	push	r31
	uint8_t tw_status = TWSR & MASK;
 73c:	80 91 b9 00 	lds	r24, 0x00B9
 740:	88 7f       	andi	r24, 0xF8	; 248
	switch(tw_status)
 742:	88 32       	cpi	r24, 0x28	; 40
 744:	11 f1       	breq	.+68     	; 0x78a <__vector_36+0x70>
 746:	38 f4       	brcc	.+14     	; 0x756 <__vector_36+0x3c>
 748:	88 31       	cpi	r24, 0x18	; 24
 74a:	a9 f0       	breq	.+42     	; 0x776 <__vector_36+0x5c>
 74c:	80 32       	cpi	r24, 0x20	; 32
 74e:	c9 f0       	breq	.+50     	; 0x782 <__vector_36+0x68>
 750:	88 30       	cpi	r24, 0x08	; 8
 752:	41 f5       	brne	.+80     	; 0x7a4 <__vector_36+0x8a>
 754:	07 c0       	rjmp	.+14     	; 0x764 <__vector_36+0x4a>
 756:	88 34       	cpi	r24, 0x48	; 72
 758:	51 f0       	breq	.+20     	; 0x76e <__vector_36+0x54>
 75a:	88 35       	cpi	r24, 0x58	; 88
 75c:	01 f1       	breq	.+64     	; 0x79e <__vector_36+0x84>
 75e:	80 33       	cpi	r24, 0x30	; 48
 760:	09 f5       	brne	.+66     	; 0x7a4 <__vector_36+0x8a>
 762:	19 c0       	rjmp	.+50     	; 0x796 <__vector_36+0x7c>
	{
		//Successfully transmitted start condition
		case MASTER_START_TRANSMITTED:
		{
			twi_master_sla_sendAddress(AUTOPILOT_ADDRESS, TWI_READ);					// broadcast slave address
 764:	61 e0       	ldi	r22, 0x01	; 1
 766:	81 e0       	ldi	r24, 0x01	; 1
 768:	0e 94 ba 01 	call	0x374	; 0x374 <twi_master_sla_sendAddress>
			break;
 76c:	1b c0       	rjmp	.+54     	; 0x7a4 <__vector_36+0x8a>
		{
			break;
		}
		case MASTER_SLA_R_NACK_RECIEVED:
		{
			error_handler(SET);											// error occurred
 76e:	81 e0       	ldi	r24, 0x01	; 1
 770:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <error_handler>
			break;
 774:	17 c0       	rjmp	.+46     	; 0x7a4 <__vector_36+0x8a>
		}
		case MASTER_SLA_W_ACK_RECIEVED:
		{
			TWCR |= (1<<TWINT);
 776:	ec eb       	ldi	r30, 0xBC	; 188
 778:	f0 e0       	ldi	r31, 0x00	; 0
 77a:	80 81       	ld	r24, Z
 77c:	80 68       	ori	r24, 0x80	; 128
 77e:	80 83       	st	Z, r24
			break;
 780:	11 c0       	rjmp	.+34     	; 0x7a4 <__vector_36+0x8a>
		}
		case MASTER_SLA_W_NACK_RECIEVED:
		{
			error_handler(SET);											// error occurred
 782:	81 e0       	ldi	r24, 0x01	; 1
 784:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <error_handler>
			break;
 788:	0d c0       	rjmp	.+26     	; 0x7a4 <__vector_36+0x8a>
		}
		case MASTER_DATA_TX_ACK_RECIEVED:
		{
			twi_master_sendData(data);
 78a:	81 e0       	ldi	r24, 0x01	; 1
 78c:	0e 94 c6 01 	call	0x38c	; 0x38c <twi_master_sendData>
			twi_master_stop_condition();
 790:	0e 94 b6 01 	call	0x36c	; 0x36c <twi_master_stop_condition>
			break;
 794:	07 c0       	rjmp	.+14     	; 0x7a4 <__vector_36+0x8a>
		}
		case MASTER_DATA_TX_NACK_RECIEVED:
		{
			error_handler(SET);
 796:	81 e0       	ldi	r24, 0x01	; 1
 798:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <error_handler>
			break;
 79c:	03 c0       	rjmp	.+6      	; 0x7a4 <__vector_36+0x8a>
		}
		case MASTER_DATA_RX_NACK_TRANSMITTED:
		{
			error_handler(SET);													// error occurred	
 79e:	81 e0       	ldi	r24, 0x01	; 1
 7a0:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <error_handler>
		default:
		{
			break;
		}
	}
}
 7a4:	ff 91       	pop	r31
 7a6:	ef 91       	pop	r30
 7a8:	bf 91       	pop	r27
 7aa:	af 91       	pop	r26
 7ac:	9f 91       	pop	r25
 7ae:	8f 91       	pop	r24
 7b0:	7f 91       	pop	r23
 7b2:	6f 91       	pop	r22
 7b4:	5f 91       	pop	r21
 7b6:	4f 91       	pop	r20
 7b8:	3f 91       	pop	r19
 7ba:	2f 91       	pop	r18
 7bc:	0f 90       	pop	r0
 7be:	0f be       	out	0x3f, r0	; 63
 7c0:	0f 90       	pop	r0
 7c2:	1f 90       	pop	r1
 7c4:	18 95       	reti

000007c6 <main>:



int main(void)
{
	sei();
 7c6:	78 94       	sei
	error_init(ERROR_PORT, ERROR_LED_GREEN_PIN, ERROR_LED_RED_PIN);	
 7c8:	47 e0       	ldi	r20, 0x07	; 7
 7ca:	66 e0       	ldi	r22, 0x06	; 6
 7cc:	81 e0       	ldi	r24, 0x01	; 1
 7ce:	0e 94 da 00 	call	0x1b4	; 0x1b4 <error_init>
	twi_master_init();
 7d2:	0e 94 a6 01 	call	0x34c	; 0x34c <twi_master_init>
	twi_master_start_condition();
 7d6:	0e 94 b2 01 	call	0x364	; 0x364 <twi_master_start_condition>
	
	while (1) {
	}
 7da:	ff cf       	rjmp	.-2      	; 0x7da <main+0x14>

000007dc <_exit>:
 7dc:	f8 94       	cli

000007de <__stop_program>:
 7de:	ff cf       	rjmp	.-2      	; 0x7de <__stop_program>
