# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/fulladder.vhd" \
"../../../../../ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/carrysavemult.vhd" \
"../../../../../ProjectFile.srcs/sim_1/new/carrysavemultTBsynth.vhd" \

# Do not sort compile order
nosort
