Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:48:00 2024
| Host         : EGR-W447-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clockCalc/sclki_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.885        0.000                      0                  113        0.119        0.000                      0                  113        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.885        0.000                      0                  113        0.119        0.000                      0                  113        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.704ns (20.032%)  route 2.810ns (79.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  clockCalc/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clockCalc/div_clk.count_reg[3]/Q
                         net (fo=2, routed)           0.815     6.598    clockCalc/count[3]
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.124     6.722 f  clockCalc/div_clk.count[22]_i_4/O
                         net (fo=1, routed)           0.806     7.528    clockCalc/div_clk.count[22]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.652 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          1.189     8.841    clockCalc/sclki
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    clockCalc/div_clk.count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.704ns (20.032%)  route 2.810ns (79.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  clockCalc/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clockCalc/div_clk.count_reg[3]/Q
                         net (fo=2, routed)           0.815     6.598    clockCalc/count[3]
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.124     6.722 f  clockCalc/div_clk.count[22]_i_4/O
                         net (fo=1, routed)           0.806     7.528    clockCalc/div_clk.count[22]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.652 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          1.189     8.841    clockCalc/sclki
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[22]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    clockCalc/div_clk.count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 leftSwitchCalc/SampleGen.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftSwitchCalc/sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.704ns (18.791%)  route 3.042ns (81.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/SampleGen.counter_reg[2]/Q
                         net (fo=2, routed)           0.872     6.657    leftSwitchCalc/counter[2]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.781 f  leftSwitchCalc/SampleGen.counter[14]_i_5/O
                         net (fo=1, routed)           0.786     7.566    leftSwitchCalc/SampleGen.counter[14]_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.690 r  leftSwitchCalc/SampleGen.counter[14]_i_2/O
                         net (fo=15, routed)          1.385     9.075    leftSwitchCalc/sample
    SLICE_X1Y99          FDRE                                         r  leftSwitchCalc/sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606    15.029    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  leftSwitchCalc/sample_reg/C
                         clock pessimism              0.278    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.105    15.166    leftSwitchCalc/sample_reg
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 rightSwitchCalc/SampleGen.counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/SampleGen.counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.890ns (24.434%)  route 2.752ns (75.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  rightSwitchCalc/SampleGen.counter_reg[6]/Q
                         net (fo=2, routed)           0.673     6.503    rightSwitchCalc/SampleGen.counter_reg_n_0_[6]
    SLICE_X6Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.627 r  rightSwitchCalc/SampleGen.counter[14]_i_4__0/O
                         net (fo=1, routed)           0.844     7.471    rightSwitchCalc/SampleGen.counter[14]_i_4__0_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.595 f  rightSwitchCalc/SampleGen.counter[14]_i_2__0/O
                         net (fo=15, routed)          1.235     8.830    rightSwitchCalc/sample
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  rightSwitchCalc/SampleGen.counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.954    rightSwitchCalc/counter[1]
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[1]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.029    15.200    rightSwitchCalc/SampleGen.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 rightSwitchCalc/SampleGen.counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/SampleGen.counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.890ns (24.441%)  route 2.751ns (75.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  rightSwitchCalc/SampleGen.counter_reg[6]/Q
                         net (fo=2, routed)           0.673     6.503    rightSwitchCalc/SampleGen.counter_reg_n_0_[6]
    SLICE_X6Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.627 r  rightSwitchCalc/SampleGen.counter[14]_i_4__0/O
                         net (fo=1, routed)           0.844     7.471    rightSwitchCalc/SampleGen.counter[14]_i_4__0_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.595 f  rightSwitchCalc/SampleGen.counter[14]_i_2__0/O
                         net (fo=15, routed)          1.234     8.829    rightSwitchCalc/sample
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.124     8.953 r  rightSwitchCalc/SampleGen.counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.953    rightSwitchCalc/counter[2]
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.031    15.202    rightSwitchCalc/SampleGen.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 rightSwitchCalc/SampleGen.counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/SampleGen.counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.918ns (25.011%)  route 2.752ns (74.989%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  rightSwitchCalc/SampleGen.counter_reg[6]/Q
                         net (fo=2, routed)           0.673     6.503    rightSwitchCalc/SampleGen.counter_reg_n_0_[6]
    SLICE_X6Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.627 r  rightSwitchCalc/SampleGen.counter[14]_i_4__0/O
                         net (fo=1, routed)           0.844     7.471    rightSwitchCalc/SampleGen.counter[14]_i_4__0_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.595 f  rightSwitchCalc/SampleGen.counter[14]_i_2__0/O
                         net (fo=15, routed)          1.235     8.830    rightSwitchCalc/sample
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.152     8.982 r  rightSwitchCalc/SampleGen.counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.982    rightSwitchCalc/counter[3]
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.075    15.246    rightSwitchCalc/SampleGen.counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.704ns (22.238%)  route 2.462ns (77.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  clockCalc/div_clk.count_reg[21]/Q
                         net (fo=2, routed)           0.921     6.688    clockCalc/count[21]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  clockCalc/div_clk.count[22]_i_3/O
                         net (fo=1, routed)           0.643     7.456    clockCalc/div_clk.count[22]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.580 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          0.898     8.477    clockCalc/sclki
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[17]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.742    clockCalc/div_clk.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.704ns (22.238%)  route 2.462ns (77.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  clockCalc/div_clk.count_reg[21]/Q
                         net (fo=2, routed)           0.921     6.688    clockCalc/count[21]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  clockCalc/div_clk.count[22]_i_3/O
                         net (fo=1, routed)           0.643     7.456    clockCalc/div_clk.count[22]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.580 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          0.898     8.477    clockCalc/sclki
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[18]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.742    clockCalc/div_clk.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.704ns (22.238%)  route 2.462ns (77.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  clockCalc/div_clk.count_reg[21]/Q
                         net (fo=2, routed)           0.921     6.688    clockCalc/count[21]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  clockCalc/div_clk.count[22]_i_3/O
                         net (fo=1, routed)           0.643     7.456    clockCalc/div_clk.count[22]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.580 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          0.898     8.477    clockCalc/sclki
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[19]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.742    clockCalc/div_clk.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clockCalc/div_clk.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.704ns (22.238%)  route 2.462ns (77.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.709     5.311    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  clockCalc/div_clk.count_reg[21]/Q
                         net (fo=2, routed)           0.921     6.688    clockCalc/count[21]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  clockCalc/div_clk.count[22]_i_3/O
                         net (fo=1, routed)           0.643     7.456    clockCalc/div_clk.count[22]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.580 r  clockCalc/div_clk.count[22]_i_1/O
                         net (fo=24, routed)          0.898     8.477    clockCalc/sclki
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[20]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.742    clockCalc/div_clk.count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clockCalc/div_clk.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clockCalc/div_clk.count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.798    clockCalc/count[19]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clockCalc/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    clockCalc/count0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  clockCalc/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.013    clockCalc/p_1_in[21]
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.868     2.034    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    clockCalc/div_clk.count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clockCalc/div_clk.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  clockCalc/div_clk.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clockCalc/div_clk.count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.798    clockCalc/count[19]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clockCalc/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    clockCalc/count0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  clockCalc/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.049    clockCalc/p_1_in[22]
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.868     2.034    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  clockCalc/div_clk.count_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    clockCalc/div_clk.count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rightSwitchCalc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rightSwitchCalc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rightSwitchCalc/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.815    rightSwitchCalc/counter_reg[0]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.048     1.863 r  rightSwitchCalc/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    rightSwitchCalc/p_0_in__0[2]
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[2]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107     1.644    rightSwitchCalc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rightSwitchCalc/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/switchOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.042%)  route 0.361ns (60.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rightSwitchCalc/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rightSwitchCalc/sample_reg/Q
                         net (fo=2, routed)           0.179     1.837    rightSwitchCalc/sample_reg_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  rightSwitchCalc/switchOut_i_2__0/O
                         net (fo=1, routed)           0.182     2.064    rightSwitchCalc/switchOut_i_2__0_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.045     2.109 r  rightSwitchCalc/switchOut_i_1__0/O
                         net (fo=1, routed)           0.000     2.109    rightSwitchCalc/switchOut_i_1__0_n_0
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.092     1.889    rightSwitchCalc/switchOut_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rightSwitchCalc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rightSwitchCalc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rightSwitchCalc/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.816    rightSwitchCalc/counter_reg[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.049     1.865 r  rightSwitchCalc/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.000     1.865    rightSwitchCalc/p_0_in__0[4]
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[4]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107     1.644    rightSwitchCalc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rightSwitchCalc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rightSwitchCalc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rightSwitchCalc/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.815    rightSwitchCalc/counter_reg[0]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  rightSwitchCalc/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    rightSwitchCalc/p_0_in__0[1]
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[1]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     1.628    rightSwitchCalc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rightSwitchCalc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rightSwitchCalc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rightSwitchCalc/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.816    rightSwitchCalc/counter_reg[0]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.045     1.861 r  rightSwitchCalc/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    rightSwitchCalc/p_0_in__0[3]
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rightSwitchCalc/counter_reg[3]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.629    rightSwitchCalc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rightSwitchCalc/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  rightSwitchCalc/sync_reg[0]/Q
                         net (fo=1, routed)           0.119     1.772    rightSwitchCalc/sync_reg_n_0_[0]
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.012     1.536    rightSwitchCalc/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clockCalc/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCalc/div_clk.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  clockCalc/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  clockCalc/div_clk.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.833    clockCalc/count[0]
    SLICE_X5Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.875 r  clockCalc/div_clk.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    clockCalc/p_1_in[0]
    SLICE_X5Y97          FDRE                                         r  clockCalc/div_clk.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    clockCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  clockCalc/div_clk.count_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    clockCalc/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rightSwitchCalc/SampleGen.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightSwitchCalc/SampleGen.counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rightSwitchCalc/SampleGen.counter_reg[0]/Q
                         net (fo=3, routed)           0.188     1.869    rightSwitchCalc/SampleGen.counter_reg_n_0_[0]
    SLICE_X6Y100         LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  rightSwitchCalc/SampleGen.counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    rightSwitchCalc/counter[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.868     2.034    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.120     1.637    rightSwitchCalc/SampleGen.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     clockCalc/div_clk.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     clockCalc/div_clk.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     clockCalc/div_clk.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     clockCalc/div_clk.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     clockCalc/div_clk.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     clockCalc/div_clk.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     clockCalc/div_clk.count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     clockCalc/div_clk.count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     clockCalc/div_clk.count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clockCalc/div_clk.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clockCalc/div_clk.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clockCalc/div_clk.count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clockCalc/div_clk.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clockCalc/div_clk.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clockCalc/div_clk.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     clockCalc/div_clk.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clockCalc/div_clk.count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clockCalc/div_clk.count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.333ns (58.418%)  route 3.084ns (41.582%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[0]/C
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  roomControllerCalc/FSM_onehot_presentState_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.154     1.445 r  roomControllerCalc/Z1/O
                         net (fo=1, routed)           2.250     3.694    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.723     7.418 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.418    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.104ns (55.813%)  route 3.249ns (44.187%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/C
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/Q
                         net (fo=5, routed)           0.823     1.279    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[7]
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.124     1.403 r  roomControllerCalc/LED17_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.426     3.829    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     7.353 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000     7.353    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.101ns (58.088%)  route 2.959ns (41.912%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[0]/C
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  roomControllerCalc/FSM_onehot_presentState_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     1.415 r  roomControllerCalc/ZG/O
                         net (fo=1, routed)           2.124     3.539    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     7.060 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     7.060    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 1.631ns (28.545%)  route 4.083ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.949     5.714    roomControllerCalc/AR[0]
    SLICE_X0Y96          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 1.631ns (28.545%)  route 4.083ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.949     5.714    roomControllerCalc/AR[0]
    SLICE_X0Y96          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 1.631ns (28.545%)  route 4.083ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.949     5.714    roomControllerCalc/AR[0]
    SLICE_X0Y96          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 1.631ns (28.792%)  route 4.034ns (71.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.900     5.665    roomControllerCalc/AR[0]
    SLICE_X0Y97          FDPE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 1.631ns (29.719%)  route 3.857ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.723     5.488    roomControllerCalc/AR[0]
    SLICE_X2Y97          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 1.631ns (29.719%)  route 3.857ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.723     5.488    roomControllerCalc/AR[0]
    SLICE_X2Y97          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 1.631ns (29.719%)  route 3.857ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.723     5.488    roomControllerCalc/AR[0]
    SLICE_X2Y97          FDCE                                         f  roomControllerCalc/FSM_onehot_presentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[4]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  roomControllerCalc/FSM_onehot_presentState_reg[4]/Q
                         net (fo=2, routed)           0.071     0.219    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[4]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.098     0.317 r  roomControllerCalc/FSM_onehot_presentState[5]_i_1/O
                         net (fo=1, routed)           0.000     0.317    roomControllerCalc/FSM_onehot_presentState[5]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[2]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  roomControllerCalc/FSM_onehot_presentState_reg[2]/Q
                         net (fo=3, routed)           0.149     0.313    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I0_O)        0.045     0.358 r  roomControllerCalc/FSM_onehot_presentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    roomControllerCalc/FSM_onehot_presentState[2]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.888%)  route 0.152ns (42.112%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[3]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  roomControllerCalc/FSM_onehot_presentState_reg[3]/Q
                         net (fo=2, routed)           0.152     0.316    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[3]
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.361 r  roomControllerCalc/FSM_onehot_presentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    roomControllerCalc/FSM_onehot_presentState[0]_i_1_n_0
    SLICE_X0Y97          FDPE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/C
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/Q
                         net (fo=5, routed)           0.185     0.326    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[7]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.042     0.368 r  roomControllerCalc/FSM_onehot_presentState[8]_i_1/O
                         net (fo=1, routed)           0.000     0.368    roomControllerCalc/FSM_onehot_presentState[8]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/C
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  roomControllerCalc/FSM_onehot_presentState_reg[7]/Q
                         net (fo=5, routed)           0.185     0.326    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[7]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  roomControllerCalc/FSM_onehot_presentState[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    roomControllerCalc/FSM_onehot_presentState[7]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[3]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  roomControllerCalc/FSM_onehot_presentState_reg[3]/Q
                         net (fo=2, routed)           0.175     0.339    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  roomControllerCalc/FSM_onehot_presentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    roomControllerCalc/FSM_onehot_presentState[3]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.249ns (60.184%)  route 0.165ns (39.816%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[4]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  roomControllerCalc/FSM_onehot_presentState_reg[4]/Q
                         net (fo=2, routed)           0.165     0.313    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[4]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.101     0.414 r  roomControllerCalc/FSM_onehot_presentState[4]_i_1/O
                         net (fo=1, routed)           0.000     0.414    roomControllerCalc/FSM_onehot_presentState[4]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (49.942%)  route 0.209ns (50.058%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[5]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  roomControllerCalc/FSM_onehot_presentState_reg[5]/Q
                         net (fo=3, routed)           0.209     0.373    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[5]
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.418 r  roomControllerCalc/FSM_onehot_presentState[6]_i_1/O
                         net (fo=1, routed)           0.000     0.418    roomControllerCalc/FSM_onehot_presentState[6]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.087%)  route 0.236ns (55.913%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[0]/C
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  roomControllerCalc/FSM_onehot_presentState_reg[0]/Q
                         net (fo=4, routed)           0.236     0.377    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045     0.422 r  roomControllerCalc/FSM_onehot_presentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.422    roomControllerCalc/FSM_onehot_presentState[1]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roomControllerCalc/FSM_onehot_presentState_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.213ns (50.416%)  route 0.209ns (49.584%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE                         0.000     0.000 r  roomControllerCalc/FSM_onehot_presentState_reg[5]/C
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  roomControllerCalc/FSM_onehot_presentState_reg[5]/Q
                         net (fo=3, routed)           0.209     0.373    roomControllerCalc/FSM_onehot_presentState_reg_n_0_[5]
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.049     0.422 r  roomControllerCalc/FSM_onehot_presentState[9]_i_1/O
                         net (fo=1, routed)           0.000     0.422    roomControllerCalc/FSM_onehot_presentState[9]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.580ns (35.086%)  route 1.073ns (64.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          1.073     6.858    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.982 r  roomControllerCalc/FSM_onehot_presentState[5]_i_1/O
                         net (fo=1, routed)           0.000     6.982    roomControllerCalc/FSM_onehot_presentState[5]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.606ns (40.811%)  route 0.879ns (59.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.879     6.664    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.150     6.814 r  roomControllerCalc/FSM_onehot_presentState[4]_i_1/O
                         net (fo=1, routed)           0.000     6.814    roomControllerCalc/FSM_onehot_presentState[4]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.465ns  (logic 0.608ns (41.496%)  route 0.857ns (58.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.857     6.642    roomControllerCalc/switchOut
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.152     6.794 r  roomControllerCalc/FSM_onehot_presentState[8]_i_1/O
                         net (fo=1, routed)           0.000     6.794    roomControllerCalc/FSM_onehot_presentState[8]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.580ns (39.756%)  route 0.879ns (60.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.879     6.664    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  roomControllerCalc/FSM_onehot_presentState[3]_i_1/O
                         net (fo=1, routed)           0.000     6.788    roomControllerCalc/FSM_onehot_presentState[3]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.580ns (40.059%)  route 0.868ns (59.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.868     6.653    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.124     6.777 r  roomControllerCalc/FSM_onehot_presentState[2]_i_1/O
                         net (fo=1, routed)           0.000     6.777    roomControllerCalc/FSM_onehot_presentState[2]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.437ns  (logic 0.580ns (40.356%)  route 0.857ns (59.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.857     6.642    roomControllerCalc/switchOut
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.766 r  roomControllerCalc/FSM_onehot_presentState[7]_i_1/O
                         net (fo=1, routed)           0.000     6.766    roomControllerCalc/FSM_onehot_presentState[7]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.413ns  (logic 0.580ns (41.057%)  route 0.833ns (58.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.833     6.617    roomControllerCalc/rSwitch
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.741 r  roomControllerCalc/FSM_onehot_presentState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.741    roomControllerCalc/FSM_onehot_presentState[0]_i_1_n_0
    SLICE_X0Y97          FDPE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.325ns  (logic 0.609ns (45.966%)  route 0.716ns (54.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.716     6.501    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.153     6.654 r  roomControllerCalc/FSM_onehot_presentState[9]_i_1/O
                         net (fo=1, routed)           0.000     6.654    roomControllerCalc/FSM_onehot_presentState[9]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.296ns  (logic 0.580ns (44.757%)  route 0.716ns (55.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.716     6.501    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  roomControllerCalc/FSM_onehot_presentState[6]_i_1/O
                         net (fo=1, routed)           0.000     6.625    roomControllerCalc/FSM_onehot_presentState[6]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.061ns  (logic 0.580ns (54.667%)  route 0.481ns (45.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.726     5.329    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.481     6.266    roomControllerCalc/switchOut
    SLICE_X0Y96          LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  roomControllerCalc/FSM_onehot_presentState[1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    roomControllerCalc/FSM_onehot_presentState[1]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.504%)  route 0.149ns (44.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.149     1.814    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  roomControllerCalc/FSM_onehot_presentState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    roomControllerCalc/FSM_onehot_presentState[2]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.419%)  route 0.162ns (46.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.162     1.828    roomControllerCalc/switchOut
    SLICE_X0Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.873 r  roomControllerCalc/FSM_onehot_presentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    roomControllerCalc/FSM_onehot_presentState[0]_i_1_n_0
    SLICE_X0Y97          FDPE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.380%)  route 0.162ns (46.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.162     1.828    roomControllerCalc/rSwitch
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.045     1.873 r  roomControllerCalc/FSM_onehot_presentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    roomControllerCalc/FSM_onehot_presentState[1]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.960%)  route 0.237ns (56.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.237     1.902    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.045     1.947 r  roomControllerCalc/FSM_onehot_presentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.947    roomControllerCalc/FSM_onehot_presentState[3]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.187ns (44.092%)  route 0.237ns (55.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.237     1.902    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.046     1.948 r  roomControllerCalc/FSM_onehot_presentState[4]_i_1/O
                         net (fo=1, routed)           0.000     1.948    roomControllerCalc/FSM_onehot_presentState[4]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.549%)  route 0.251ns (57.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.251     1.916    roomControllerCalc/rSwitch
    SLICE_X0Y96          LUT4 (Prop_lut4_I2_O)        0.045     1.961 r  roomControllerCalc/FSM_onehot_presentState[7]_i_1/O
                         net (fo=1, routed)           0.000     1.961    roomControllerCalc/FSM_onehot_presentState[7]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.187ns (42.681%)  route 0.251ns (57.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.251     1.916    roomControllerCalc/rSwitch
    SLICE_X0Y96          LUT4 (Prop_lut4_I2_O)        0.046     1.962 r  roomControllerCalc/FSM_onehot_presentState[8]_i_1/O
                         net (fo=1, routed)           0.000     1.962    roomControllerCalc/FSM_onehot_presentState[8]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.274%)  route 0.254ns (57.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  leftSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.254     1.919    roomControllerCalc/switchOut
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  roomControllerCalc/FSM_onehot_presentState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.964    roomControllerCalc/FSM_onehot_presentState[5]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.885%)  route 0.258ns (58.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.258     1.923    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  roomControllerCalc/FSM_onehot_presentState[6]_i_1/O
                         net (fo=1, routed)           0.000     1.968    roomControllerCalc/FSM_onehot_presentState[6]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightSwitchCalc/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.190ns (42.404%)  route 0.258ns (57.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.605     1.524    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rightSwitchCalc/switchOut_reg/Q
                         net (fo=11, routed)          0.258     1.923    roomControllerCalc/rSwitch
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.049     1.972 r  roomControllerCalc/FSM_onehot_presentState[9]_i_1/O
                         net (fo=1, routed)           0.000     1.972    roomControllerCalc/FSM_onehot_presentState[9]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  roomControllerCalc/FSM_onehot_presentState_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.631ns (26.050%)  route 4.630ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.496     6.261    rightSwitchCalc/SR[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.631ns (26.050%)  route 4.630ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.496     6.261    rightSwitchCalc/SR[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.631ns (26.050%)  route 4.630ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.496     6.261    rightSwitchCalc/SR[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.631ns (26.050%)  route 4.630ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.496     6.261    rightSwitchCalc/SR[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.631ns (26.050%)  route 4.630ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.496     6.261    rightSwitchCalc/SR[0]
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.631ns (26.623%)  route 4.495ns (73.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.361     6.126    rightSwitchCalc/SR[0]
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.631ns (26.623%)  route 4.495ns (73.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.361     6.126    rightSwitchCalc/SR[0]
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.631ns (26.623%)  route 4.495ns (73.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.361     6.126    rightSwitchCalc/SR[0]
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/SampleGen.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.631ns (26.623%)  route 4.495ns (73.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.361     6.126    rightSwitchCalc/SR[0]
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rightSwitchCalc/SampleGen.counter_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/sample_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.631ns (26.642%)  route 4.491ns (73.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           3.134     4.641    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.765 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          1.357     6.122    rightSwitchCalc/SR[0]
    SLICE_X5Y101         FDRE                                         r  rightSwitchCalc/sample_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588     5.010    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rightSwitchCalc/sample_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            rightSwitchCalc/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.235ns (28.019%)  route 0.605ns (71.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.605     0.840    rightSwitchCalc/D[0]
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            leftSwitchCalc/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.256ns (25.533%)  route 0.746ns (74.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.746     1.001    leftSwitchCalc/D[0]
    SLICE_X5Y98          FDRE                                         r  leftSwitchCalc/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  leftSwitchCalc/sync_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            leftSwitchCalc/switchOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.320ns (19.912%)  route 1.285ns (80.088%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.285     1.560    leftSwitchCalc/CPU_RESETN_IBUF
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.605 r  leftSwitchCalc/switchOut_i_1/O
                         net (fo=1, routed)           0.000     1.605    leftSwitchCalc/switchOut_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  leftSwitchCalc/switchOut_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/switchOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.320ns (19.012%)  route 1.361ns (80.988%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.361     1.636    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.681 r  rightSwitchCalc/switchOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.681    rightSwitchCalc/switchOut_i_1__0_n_0
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rightSwitchCalc/switchOut_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            leftSwitchCalc/SampleGen.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.320ns (16.500%)  route 1.617ns (83.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.243     1.937    leftSwitchCalc/SR[0]
    SLICE_X0Y98          FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/sync_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.320ns (16.500%)  route 1.617ns (83.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.243     1.937    rightSwitchCalc/SR[0]
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rightSwitchCalc/sync_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.320ns (16.500%)  route 1.617ns (83.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.243     1.937    rightSwitchCalc/SR[0]
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     2.043    rightSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rightSwitchCalc/sync_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            leftSwitchCalc/SampleGen.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.320ns (16.148%)  route 1.660ns (83.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.285     1.979    leftSwitchCalc/SR[0]
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            leftSwitchCalc/SampleGen.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.320ns (16.148%)  route 1.660ns (83.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.285     1.979    leftSwitchCalc/SR[0]
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            leftSwitchCalc/SampleGen.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.320ns (16.148%)  route 1.660ns (83.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.374     1.649    rightSwitchCalc/CPU_RESETN_IBUF
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  rightSwitchCalc/FSM_onehot_presentState[9]_i_2/O
                         net (fo=46, routed)          0.285     1.979    leftSwitchCalc/SR[0]
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    leftSwitchCalc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  leftSwitchCalc/SampleGen.counter_reg[7]/C





