20:44:28 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
20:44:29 INFO  : XSDB server has started successfully.
20:44:29 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
20:49:08 INFO  : Invoking Bootgen: bootgen -image NicolaRadioGNlaptop.bif -arch zynq -o /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/NicolaRadio/bootimage/BOOT.bin -w on
20:49:09 INFO  : Bootgen command execution is done.
20:22:53 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
20:22:54 INFO  : XSDB server has started successfully.
20:22:59 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
20:23:01 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
21:00:55 INFO  : Attempting to launch Hardware server...
21:00:55 INFO  : Hardware server is launched successfully.
21:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:03:34 INFO  : 'jtag frequency' command is executed.
21:03:34 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:34 INFO  : System reset is completed.
21:03:37 INFO  : 'after 3000' command is executed.
21:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:03:38 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:03:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:38 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:03:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:39 INFO  : 'ps7_init' command is executed.
21:03:39 INFO  : 'ps7_post_config' command is executed.
21:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:03:39 INFO  : Memory regions updated for context APU
21:03:39 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:03:50 INFO  : Disconnected from the channel tcfchan#1.
21:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:03:50 INFO  : 'jtag frequency' command is executed.
21:03:50 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:51 INFO  : System reset is completed.
21:03:54 INFO  : 'after 3000' command is executed.
21:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:03:55 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:03:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:58 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:03:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:03:58 INFO  : 'ps7_init' command is executed.
21:03:58 INFO  : 'ps7_post_config' command is executed.
21:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:03:58 INFO  : Memory regions updated for context APU
21:03:58 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:04:59 INFO  : Disconnected from the channel tcfchan#2.
21:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:04:59 INFO  : 'jtag frequency' command is executed.
21:04:59 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:04:59 INFO  : System reset is completed.
21:05:02 INFO  : 'after 3000' command is executed.
21:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:05:06 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:05:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:05:09 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:05:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:05:09 INFO  : 'ps7_init' command is executed.
21:05:09 INFO  : 'ps7_post_config' command is executed.
21:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:05:09 INFO  : Memory regions updated for context APU
21:05:09 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:06:13 INFO  : Disconnected from the channel tcfchan#3.
21:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:06:13 INFO  : 'jtag frequency' command is executed.
21:06:13 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:06:14 INFO  : System reset is completed.
21:06:17 INFO  : 'after 3000' command is executed.
21:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:06:20 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:06:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:06:23 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:06:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:06:23 INFO  : 'ps7_init' command is executed.
21:06:23 INFO  : 'ps7_post_config' command is executed.
21:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:06:23 INFO  : Memory regions updated for context APU
21:06:23 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:07:07 INFO  : Disconnected from the channel tcfchan#4.
21:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:07:07 INFO  : 'jtag frequency' command is executed.
21:07:07 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:07:07 INFO  : System reset is completed.
21:07:10 INFO  : 'after 3000' command is executed.
21:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:07:14 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:07:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:07:18 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:07:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:07:18 INFO  : 'ps7_init' command is executed.
21:07:18 INFO  : 'ps7_post_config' command is executed.
21:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:07:18 INFO  : Memory regions updated for context APU
21:07:18 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:07:57 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:08:52 INFO  : Disconnected from the channel tcfchan#5.
21:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:08:52 INFO  : 'jtag frequency' command is executed.
21:08:52 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:08:52 INFO  : System reset is completed.
21:08:55 INFO  : 'after 3000' command is executed.
21:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:08:59 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:08:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:09:02 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:09:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:09:03 INFO  : 'ps7_init' command is executed.
21:09:03 INFO  : 'ps7_post_config' command is executed.
21:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:09:03 INFO  : Memory regions updated for context APU
21:09:03 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:10:01 INFO  : Disconnected from the channel tcfchan#6.
21:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:10:11 INFO  : 'jtag frequency' command is executed.
21:10:11 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:10:11 INFO  : System reset is completed.
21:10:14 INFO  : 'after 3000' command is executed.
21:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:10:18 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:10:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:10:21 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:10:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:10:22 INFO  : 'ps7_init' command is executed.
21:10:22 INFO  : 'ps7_post_config' command is executed.
21:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:10:22 INFO  : Memory regions updated for context APU
21:10:22 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:11:39 INFO  : Disconnected from the channel tcfchan#7.
21:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:11:50 INFO  : 'jtag frequency' command is executed.
21:11:50 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:11:50 INFO  : System reset is completed.
21:11:53 INFO  : 'after 3000' command is executed.
21:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:11:57 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:11:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:12:00 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:12:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:12:00 INFO  : 'ps7_init' command is executed.
21:12:00 INFO  : 'ps7_post_config' command is executed.
21:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:12:00 INFO  : Memory regions updated for context APU
21:12:00 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:14:34 INFO  : Disconnected from the channel tcfchan#8.
21:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F0C3' is selected.
21:14:34 INFO  : 'jtag frequency' command is executed.
21:14:35 INFO  : Sourcing of '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:14:35 INFO  : System reset is completed.
21:14:38 INFO  : 'after 3000' command is executed.
21:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:14:41 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:14:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:14:44 INFO  : Hardware design information is loaded from '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf'.
21:14:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0' command is executed.
21:14:44 INFO  : 'ps7_init' command is executed.
21:14:44 INFO  : 'ps7_post_config' command is executed.
21:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1
fpga -file /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
loadhw /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3"} -index 0
ps7_init
ps7_post_config
----------------End of Script----------------

21:14:44 INFO  : Memory regions updated for context APU
21:14:45 INFO  : Launch script is exported to file '/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ps_pl_wrapper_hw_platform_0.tcl'
21:17:36 INFO  : Disconnected from the channel tcfchan#9.
21:17:40 INFO  : System reset is completed.
21:17:41 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:17:42 INFO  : ps7_init is completed.
21:17:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:18:09 INFO  : System reset is completed.
21:18:10 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:18:11 INFO  : ps7_init is completed.
21:23:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:23:23 INFO  : System reset is completed.
21:23:25 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:23:25 INFO  : ps7_init is completed.
21:24:47 INFO  : System reset is completed.
21:24:49 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:24:49 INFO  : ps7_init is completed.
14:49:01 INFO  : System reset is completed.
14:49:02 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
14:49:03 INFO  : ps7_init is completed.
14:49:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:50:02 INFO  : System reset is completed.
14:50:03 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
14:50:04 INFO  : ps7_init is completed.
14:50:04 INFO  : ps7_post_config is completed.
14:57:05 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
14:57:06 INFO  : XSDB server has started successfully.
14:57:06 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
14:57:08 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
14:57:42 INFO  : System reset is completed.
14:57:44 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
14:57:44 INFO  : ps7_init is completed.
14:57:44 INFO  : ps7_post_config is completed.
14:58:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:58:44 INFO  : System reset is completed.
14:58:46 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
14:58:46 INFO  : ps7_init is completed.
14:58:46 INFO  : ps7_post_config is completed.
15:00:26 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
15:00:27 INFO  : XSDB server has started successfully.
15:00:28 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
15:00:31 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
15:00:53 INFO  : System reset is completed.
15:00:55 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:00:55 INFO  : ps7_init is completed.
15:00:55 INFO  : ps7_post_config is completed.
18:29:15 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
18:29:17 INFO  : XSDB server has started successfully.
18:29:17 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
18:29:19 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
18:29:55 INFO  : System reset is completed.
18:29:57 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:29:57 INFO  : ps7_init is completed.
18:29:57 INFO  : ps7_post_config is completed.
18:31:04 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
18:31:05 INFO  : XSDB server has started successfully.
18:31:05 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
18:31:06 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
18:31:38 INFO  : System reset is completed.
18:31:40 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:31:40 INFO  : ps7_init is completed.
18:31:40 INFO  : ps7_post_config is completed.
18:32:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:32:08 INFO  : System reset is completed.
18:32:10 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:32:10 INFO  : ps7_init is completed.
18:32:10 INFO  : ps7_post_config is completed.
18:33:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:33:03 INFO  : System reset is completed.
18:33:05 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:33:05 INFO  : ps7_init is completed.
18:33:06 INFO  : ps7_post_config is completed.
20:07:47 INFO  : System reset is completed.
20:07:48 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
20:07:49 INFO  : ps7_init is completed.
20:07:49 INFO  : ps7_post_config is completed.
20:32:44 INFO  : System reset is completed.
20:32:46 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
20:32:46 INFO  : ps7_init is completed.
20:32:46 INFO  : ps7_post_config is completed.
20:39:11 INFO  : System reset is completed.
20:39:13 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
20:39:13 INFO  : ps7_init is completed.
20:39:13 INFO  : ps7_post_config is completed.
18:10:10 INFO  : System reset is completed.
18:10:12 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:10:12 INFO  : ps7_init is completed.
18:10:12 INFO  : ps7_post_config is completed.
19:32:05 INFO  : System reset is completed.
19:32:06 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
19:32:07 INFO  : ps7_init is completed.
19:32:07 INFO  : ps7_post_config is completed.
17:33:29 INFO  : System reset is completed.
17:33:30 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
17:33:31 INFO  : ps7_init is completed.
17:33:31 INFO  : ps7_post_config is completed.
15:01:12 INFO  : System reset is completed.
15:01:14 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:01:14 INFO  : ps7_init is completed.
15:01:14 INFO  : ps7_post_config is completed.
15:14:40 INFO  : System reset is completed.
15:14:41 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:14:42 INFO  : ps7_init is completed.
15:14:42 INFO  : ps7_post_config is completed.
15:15:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:21 INFO  : System reset is completed.
15:15:23 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:15:23 INFO  : ps7_init is completed.
15:15:23 INFO  : ps7_post_config is completed.
15:15:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:58 INFO  : System reset is completed.
15:15:59 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:16:00 INFO  : ps7_init is completed.
15:16:00 INFO  : ps7_post_config is completed.
15:16:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:16:43 INFO  : System reset is completed.
15:16:44 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:16:45 INFO  : ps7_init is completed.
15:16:45 INFO  : ps7_post_config is completed.
15:17:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:17:21 INFO  : System reset is completed.
15:17:22 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:17:23 INFO  : ps7_init is completed.
15:17:23 INFO  : ps7_post_config is completed.
15:18:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:18:45 INFO  : System reset is completed.
15:18:46 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:18:47 INFO  : ps7_init is completed.
15:18:47 INFO  : ps7_post_config is completed.
15:20:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:20:15 INFO  : System reset is completed.
15:20:16 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:20:17 INFO  : ps7_init is completed.
15:20:17 INFO  : ps7_post_config is completed.
15:23:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:23:10 INFO  : System reset is completed.
15:23:11 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:23:12 INFO  : ps7_init is completed.
15:23:12 INFO  : ps7_post_config is completed.
15:59:28 INFO  : System reset is completed.
15:59:30 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
15:59:30 INFO  : ps7_init is completed.
15:59:30 INFO  : ps7_post_config is completed.
18:15:20 INFO  : System reset is completed.
18:15:21 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:15:22 INFO  : ps7_init is completed.
18:15:22 INFO  : ps7_post_config is completed.
18:23:28 INFO  : System reset is completed.
18:23:29 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
18:23:30 INFO  : ps7_init is completed.
18:23:30 INFO  : ps7_post_config is completed.
22:08:26 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:16:58 INFO  : Launching XSDB server: xsdb -n -interactive /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/temp_xsdb_launch_script.tcl
21:16:59 INFO  : XSDB server has started successfully.
21:17:00 INFO  : Processing command line option -hwspec /home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper.hdf.
21:17:01 INFO  : Checking for hwspec changes in the project PS_PL_wrapper_hw_platform_0.
21:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F0C3" && level==0} -index 1' command is executed.
21:17:15 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:17:40 INFO  : System reset is completed.
21:17:41 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:17:42 INFO  : ps7_init is completed.
21:17:43 INFO  : ps7_post_config is completed.
21:18:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:18:23 INFO  : System reset is completed.
21:18:25 INFO  : FPGA configured successfully with bitstream "/home/gnaylor/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/N3Z_TD_FIFO/N3Z_TD_FIFO.sdk/PS_PL_wrapper_hw_platform_0/PS_PL_wrapper.bit"
21:18:25 INFO  : ps7_init is completed.
21:18:25 INFO  : ps7_post_config is completed.
19:42:40 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
