{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511809219024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511809219026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 13:00:18 2017 " "Processing started: Mon Nov 27 13:00:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511809219026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511809219026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511809219027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1511809219456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting an operand FPU.v(78) " "Verilog HDL syntax error at FPU.v(78) near text \"end\";  expecting an operand" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511809219503 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand FPU.v(96) " "Verilog HDL syntax error at FPU.v(96) near text \"assign\";  expecting an operand" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511809219503 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting an operand FPU.v(110) " "Verilog HDL syntax error at FPU.v(110) near text \"end\";  expecting an operand" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511809219503 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand FPU.v(112) " "Verilog HDL syntax error at FPU.v(112) near text \"assign\";  expecting an operand" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 112 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511809219503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_20_floatingpoint_postings/fpu.v 0 0 " "Found 0 design units, including 0 entities, in source file 11_20_floatingpoint_postings/fpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511809219503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08rom.v 1 1 " "Found 1 design units, including 1 entities, in source file s08rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08rom " "Found entity 1: S08rom" {  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511809219519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511809219519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08ram.v 1 1 " "Found 1 design units, including 1 entities, in source file s08ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08ram " "Found entity 1: S08ram" {  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511809219519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511809219519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldA lda MiniS08.v(12) " "Verilog HDL Declaration information at MiniS08.v(12): object \"ldA\" differs only in case from object \"lda\" in the same scope" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1511809219550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/minis08.v 2 2 " "Found 2 design units, including 2 entities, in source file 10_22_postings/minis08.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniS08 " "Found entity 1: MiniS08" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511809219550 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511809219550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511809219550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/sci.v 1 1 " "Found 1 design units, including 1 entities, in source file 10_22_postings/sci.v" { { "Info" "ISGN_ENTITY_NAME" "1 sci " "Found entity 1: sci" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511809219550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511809219550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511809219769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 13:00:19 2017 " "Processing ended: Mon Nov 27 13:00:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511809219769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511809219769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511809219769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511809219769 ""}
