#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Dec 07 23:14:45 2015
# Process ID: 40896
# Log file: E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/planAhead_run_1/planAhead.log
# Journal file: E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/pa.fromNetlist.tcl}
# create_project -name MemoryInterface -dir "E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 419.359 ; gain = 66.848
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/proj5_Memory_Interface.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface} }
# set_property target_constrs_file "IOPinAssignments.ucf" [current_fileset -constrset]
Adding file 'E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf' to fileset 'constrs_1'
# add_files [list {IOPinAssignments.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design proj5_Memory_Interface.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proj5_Memory_Interface.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Display_Controller/Mcompar_count_cmp_ge0000_lut<7 : 1> on block
   proj5_Memory_Interface is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus write<15 : 1> on block
   proj5_Memory_Interface is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file proj5_Memory_Interface.edif ...
ngc2edif: Total memory usage is 80372 kilobytes

Parsing EDIF File [./planAhead_run_1/MemoryInterface.data/cache/proj5_Memory_Interface_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MemoryInterface.data/cache/proj5_Memory_Interface_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'proj5_Memory_Interface' is not ideal for floorplanning, since the cellview 'proj5_Memory_Interface' defined in file 'proj5_Memory_Interface.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E3 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:52]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site G2 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:54]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'memWriteAddr[17]' at site D3, Illegal to place instance ob[17] on site D3 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:56]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E4 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:57]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'memWriteAddr[15]' at site F4, Site F4 already occupied [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:58]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F3 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:59]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D4 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:66]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'memWriteAddr[2]' at site A5, Illegal to place instance ob[2] on site A5 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:71]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'memWriteAddr[0]' at site A3, Illegal to place instance ob[0] on site A3 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:73]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site B1 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:83]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F6 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:85]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E5 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:87]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site C6 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:89]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site J3 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:97]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site B2 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:98]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site A1 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:99]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site A2 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:100]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'MT_CE' at site B5, Illegal to place instance MT_CE_OBUF on site B5 [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf:102]
Finished Parsing UCF File [E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface/IOPinAssignments.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8a21b6e7
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 546.637 ; gain = 122.555
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/CECS 460/Labs/Lab 5 - Cell RAM/MemoryInterface\planAhead_pid40896.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 07 23:51:19 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
