<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd')">ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.04</td>
<td class="s6 cl rt"><a href="mod288.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod288.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod288.html#Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod288.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod288.html#inst_tag_12639"  onclick="showContent('inst_tag_12639')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a></td>
<td class="s3 cl rt"> 35.04</td>
<td class="s6 cl rt"><a href="mod288.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod288.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod288.html#Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod288.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd'>
<hr>
<a name="inst_tag_12639"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12639" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.04</td>
<td class="s6 cl rt"><a href="mod288.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod288.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod288.html#Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod288.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.04</td>
<td class="s6 cl rt"> 69.83</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  3.95</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3430.html#inst_tag_256782" >vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod288.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>116</td><td>81</td><td>69.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1335</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1342</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1349</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>1355</td><td>42</td><td>7</td><td>16.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1440</td><td>51</td><td>51</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1499</td><td>17</td><td>17</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1334                        int unsigned i;
1335       1/1              for (i = 0; i &lt; 8; i++)
1336       1/1                ctrl_inst_decoder[i] = (i == t_icntr) | fbist_mode;
1337                      end
1338                        
1339                    always_comb //instance decoder for capture
1340                      begin
1341                        int unsigned i;
1342       1/1              for (i = 0; i &lt; 8; i++)
1343       1/1                capt_inst_decoder[i] = (i == icntr_p0_r) | fbist_mode;
1344                      end
1345                    
1346                    always_comb //instance decoder for bist error
1347                      begin
1348                        int unsigned i;
1349       1/1              for (i = 0; i &lt; 8; i++)
1350       1/1                err_inst_decoder_nxt[i] = (i == icntr_p1_r) | fbist_mode;
1351                      end
1352                    
1353                    always_comb begin // Operation Decoder
1354                        // NOP operation
1355       1/1              t_me_nxt = ~1'd0;
1356       1/1              t_we_nxt = ~1'd0;
1357       1/1              capt_en0_nxt = 1'd0;
1358       1/1              inv_row_lsb_nxt = 1'b0;
1359       1/1              tdw2bits_nxt = t_data;
1360       1/1              tdc2bits_nxt = t_data;
1361       1/1              if (int_wr_sel) begin
1362       <font color = "red">0/1     ==>          case (opcode)</font>
1363                                WT : begin // WT:010110
1364       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1365       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1366                                end // WT:010110
1367                                RME0 : begin // RME0:010010
1368       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1369                                end // RME0:010010
1370                                WSHR : begin // WSHR:001100
1371       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1372       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1373                                end // WSHR:001100
1374                                WWN : begin // WWN:010101
1375       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1376       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1377                                end // WWN:010101
1378                                W : begin // W:000010
1379       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1380       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1381                                end // W:000010
1382                                RWN : begin // RWN:001011
1383       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1384       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1385                                end // RWN:001011
1386                                RW : begin // RW:001001
1387       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1388       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1389                                end // RW:001001
1390                                RI : begin // RI:001000
1391       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1392                                end // RI:001000
1393                                UNSET_USERPINS : begin // UNSET_USERPINS:111111
1394                                end // UNSET_USERPINS:111111
1395                                RSH : begin // RSH:000100
1396       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1397       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1398                                end // RSH:000100
1399                                WDEC : begin // WDEC:100011
1400       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1401       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1402       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1403                                end // WDEC:100011
1404                                WSHC : begin // WSHC:000011
1405       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1406       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1407                                end // WSHC:000011
1408                                RDEC : begin // RDEC:001101
1409       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1410       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1411       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1412                                end // RDEC:001101
1413                                RSHR : begin // RSHR:000111
1414       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1415       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1416                                end // RSHR:000111
1417                                RSHC : begin // RSHC:000101
1418       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1419       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1420                                end // RSHC:000101
1421                                R : begin // R:000001
1422       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1423       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1424       <font color = "red">0/1     ==>                          tdw2bits_nxt = ~t_data;</font>
1425                                end // R:000001
1426                                WME0 : begin // WME0:001010
1427       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1428                                end // WME0:001010
1429                                RP : begin // RP:010001
1430       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1431       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1432                                end // RP:010001
1433                                default: begin end
1434                            endcase // opcode
1435                        end
                        MISSING_ELSE
1436                    end // Operation Decoder
1437                    
1438                    always_ff @(posedge tclk_sms or negedge rst_sms)
1439                      begin
1440       1/1              if (!rst_sms)
1441                          begin
1442       1/1                  icntr_p0_r             &lt;=  3'b0;
1443       1/1                  icntr_p1_r             &lt;=  3'b0;
1444       1/1                  err_inst_decoder_r        &lt;=  8'd0;
1445       1/1                  capt_en0_r  &lt;=  1'd0;
1446       1/1                  t_piped0_data_r        &lt;=  2'd0;
1447       1/1                  tdc2bits_r                &lt;=  2'd0;
1448       1/1                  int_me_11 &lt;=  1'b1;
1449       1/1                  int_me_21 &lt;=  1'b1;
1450       1/1                  int_me_31 &lt;=  1'b1;
1451       1/1                  int_me_41 &lt;=  1'b1;
1452       1/1                  int_me_51 &lt;=  1'b1;
1453       1/1                  int_me_61 &lt;=  1'b1;
1454       1/1                  int_me_71 &lt;=  1'b1;
1455       1/1                  int_me_81 &lt;=  1'b1;
1456       1/1                  int_we_11 &lt;=  1'b1;
1457       1/1                  int_we_21 &lt;=  1'b1;
1458       1/1                  int_we_31 &lt;=  1'b1;
1459       1/1                  int_we_41 &lt;=  1'b1;
1460       1/1                  int_we_51 &lt;=  1'b1;
1461       1/1                  int_we_61 &lt;=  1'b1;
1462       1/1                  int_we_71 &lt;=  1'b1;
1463       1/1                  int_we_81 &lt;=  1'b1;
1464       1/1                  int_di1 &lt;=  2'd0;
1465       1/1                  int_addr_sh1 &lt;=  9'd0;
1466       1/1                  int_row_lsb1 &lt;=  1'b0;
1467                          end
1468                        else
1469                          begin
1470       1/1                  icntr_p0_r                &lt;=  t_icntr;
1471       1/1                  icntr_p1_r             &lt;=  icntr_p0_r;
1472       1/1                  err_inst_decoder_r        &lt;=  err_inst_decoder_nxt;
1473       1/1                  capt_en0_r   &lt;=  capt_en0_nxt;
1474       1/1                  t_piped0_data_r            &lt;=  t_piped0_data_nxt;
1475       1/1                  tdc2bits_r                 &lt;=  int_tdc2bits;
1476       1/1                  int_me_11 &lt;=  int_me_10;
1477       1/1                  int_me_21 &lt;=  int_me_20;
1478       1/1                  int_me_31 &lt;=  int_me_30;
1479       1/1                  int_me_41 &lt;=  int_me_40;
1480       1/1                  int_me_51 &lt;=  int_me_50;
1481       1/1                  int_me_61 &lt;=  int_me_60;
1482       1/1                  int_me_71 &lt;=  int_me_70;
1483       1/1                  int_me_81 &lt;=  int_me_80;
1484       1/1                  int_we_11 &lt;=  int_we_10;
1485       1/1                  int_we_21 &lt;=  int_we_20;
1486       1/1                  int_we_31 &lt;=  int_we_30;
1487       1/1                  int_we_41 &lt;=  int_we_40;
1488       1/1                  int_we_51 &lt;=  int_we_50;
1489       1/1                  int_we_61 &lt;=  int_we_60;
1490       1/1                  int_we_71 &lt;=  int_we_70;
1491       1/1                  int_we_81 &lt;=  int_we_80;
1492       1/1                  int_di1        &lt;=  int_di0;
1493       1/1                  int_addr_sh1              &lt;=  int_addr_sh0;
1494       1/1                  int_row_lsb1  &lt;=  int_row_lsb0;
1495                          end
1496                      end
1497                    
1498                    always_ff @(posedge tclk_sms or negedge rst_sms) begin
1499       1/1              if (!rst_sms) begin
1500       1/1                  capt_en_1_r &lt;=  1'd0;
1501       1/1                  capt_en_2_r &lt;=  1'd0;
1502       1/1                  capt_en_3_r &lt;=  1'd0;
1503       1/1                  capt_en_4_r &lt;=  1'd0;
1504       1/1                  capt_en_5_r &lt;=  1'd0;
1505       1/1                  capt_en_6_r &lt;=  1'd0;
1506       1/1                  capt_en_7_r &lt;=  1'd0;
1507       1/1                  capt_en_8_r &lt;=  1'd0;
1508                        end
1509                        else begin
1510       1/1                  capt_en_1_r &lt;=  capt_en_1_pre;
1511       1/1                  capt_en_2_r &lt;=  capt_en_2_pre;
1512       1/1                  capt_en_3_r &lt;=  capt_en_3_pre;
1513       1/1                  capt_en_4_r &lt;=  capt_en_4_pre;
1514       1/1                  capt_en_5_r &lt;=  capt_en_5_pre;
1515       1/1                  capt_en_6_r &lt;=  capt_en_6_pre;
1516       1/1                  capt_en_7_r &lt;=  capt_en_7_pre;
1517       1/1                  capt_en_8_r &lt;=  capt_en_8_pre;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod288.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1268
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; addr_mode))) ? 2'b0 : (addr_mode ? t_addr[9:8] : t_addr[1:0]))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1268
 SUB-EXPRESSION (addr_mode ? t_addr[9:8] : t_addr[1:0])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1269
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; (!addr_mode)))) ? 8'b0 : (addr_mode ? t_addr[7:0] : t_addr[9:2]))
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1269
 SUB-EXPRESSION (addr_mode ? t_addr[7:0] : t_addr[9:2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1270
 EXPRESSION ((addr_type == 2'b11) ? t_addr[2:0] : ((addr_type == 2'b10) ? (addr_mode ? t_addr[10:8] : t_addr[4:2]) : t_addr[12:10]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1270
 SUB-EXPRESSION ((addr_type == 2'b10) ? (addr_mode ? t_addr[10:8] : t_addr[4:2]) : t_addr[12:10])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1270
 SUB-EXPRESSION (addr_mode ? t_addr[10:8] : t_addr[4:2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod288.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">152</td>
<td class="rt">6</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">3</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">3</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">6</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">3</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">3</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opcode[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_inst_decoder[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_inst_decoder[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod288.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">34</td>
<td class="rt">8</td>
<td class="rt">23.53 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1268</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1269</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">1270</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1361</td>
<td class="rt">20</td>
<td class="rt">1</td>
<td class="rt">5.00  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1440</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1499</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1268       assign col_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & addr_mode))  ? 2'b00 : (addr_mode ? t_addr[9:8] : t_addr[1:0]);
                                                                                          <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                  <font color = "red">==></font>   
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1269       assign row_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & !addr_mode)) ? 8'b00000000 : (addr_mode ? t_addr[7:0] : t_addr[9:2]);
                                                                                          <font color = "red">-1-</font>                        <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                        <font color = "red">==></font>   
                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1270       assign t_icntr  = (addr_type == 2'b11) ? t_addr[2:0] : (addr_type == 2'b10) ? (addr_mode ? t_addr[10:8] : t_addr[4:2]) : t_addr[12:10];
                                                  <font color = "red">-1-</font>                                  <font color = "red">-2-</font>          <font color = "red">-3-</font>      
                                                  <font color = "red">==></font>                                               <font color = "red">==></font>   
                                                                                       <font color = "green">==></font>          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1361           if (int_wr_sel) begin
               <font color = "red">-1-</font>  
1362               case (opcode)
                   <font color = "red">-2-</font>  
1363                   WT : begin // WT:010110
1364                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1365                               t_we_nxt = 1'b0;
1366                   end // WT:010110
1367                   RME0 : begin // RME0:010010
1368                               capt_en0_nxt = 1'b1;
           <font color = "red">                        ==></font>
1369                   end // RME0:010010
1370                   WSHR : begin // WSHR:001100
1371                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1372                               t_we_nxt = 1'b0;
1373                   end // WSHR:001100
1374                   WWN : begin // WWN:010101
1375                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1376                               t_we_nxt = 1'b0;
1377                   end // WWN:010101
1378                   W : begin // W:000010
1379                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1380                               t_we_nxt = 1'b0;
1381                   end // W:000010
1382                   RWN : begin // RWN:001011
1383                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1384                               t_we_nxt = 1'b0;
1385                   end // RWN:001011
1386                   RW : begin // RW:001001
1387                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1388                               t_we_nxt = 1'b0;
1389                   end // RW:001001
1390                   RI : begin // RI:001000
1391                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1392                   end // RI:001000
1393                   UNSET_USERPINS : begin // UNSET_USERPINS:111111
           <font color = "red">            ==></font>
1394                   end // UNSET_USERPINS:111111
1395                   RSH : begin // RSH:000100
1396                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1397                               capt_en0_nxt = 1'b1;
1398                   end // RSH:000100
1399                   WDEC : begin // WDEC:100011
1400                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1401                               t_we_nxt = 1'b0;
1402                               inv_row_lsb_nxt = 1'b1;
1403                   end // WDEC:100011
1404                   WSHC : begin // WSHC:000011
1405                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1406                               t_we_nxt = 1'b0;
1407                   end // WSHC:000011
1408                   RDEC : begin // RDEC:001101
1409                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1410                               capt_en0_nxt = 1'b1;
1411                               inv_row_lsb_nxt = 1'b1;
1412                   end // RDEC:001101
1413                   RSHR : begin // RSHR:000111
1414                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1415                               capt_en0_nxt = 1'b1;
1416                   end // RSHR:000111
1417                   RSHC : begin // RSHC:000101
1418                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1419                               capt_en0_nxt = 1'b1;
1420                   end // RSHC:000101
1421                   R : begin // R:000001
1422                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1423                               capt_en0_nxt = 1'b1;
1424                               tdw2bits_nxt = ~t_data;
1425                   end // R:000001
1426                   WME0 : begin // WME0:001010
1427                               t_we_nxt = 1'b0;
           <font color = "red">                        ==></font>
1428                   end // WME0:001010
1429                   RP : begin // RP:010001
1430                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1431                               capt_en0_nxt = 1'b1;
1432                   end // RP:010001
1433                   default: begin end
           <font color = "red">            ==></font>
1434               endcase // opcode
1435           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WT </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>W </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RW </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RI </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UNSET_USERPINS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSH </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>R </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RP </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1440           if (!rst_sms)
               <font color = "green">-1-</font>  
1441             begin
1442               icntr_p0_r             <=  3'b0;
           <font color = "green">        ==></font>
1443               icntr_p1_r             <=  3'b0;
1444               err_inst_decoder_r        <=  8'd0;
1445               capt_en0_r  <=  1'd0;
1446               t_piped0_data_r        <=  2'd0;
1447               tdc2bits_r                <=  2'd0;
1448               int_me_11 <=  1'b1;
1449               int_me_21 <=  1'b1;
1450               int_me_31 <=  1'b1;
1451               int_me_41 <=  1'b1;
1452               int_me_51 <=  1'b1;
1453               int_me_61 <=  1'b1;
1454               int_me_71 <=  1'b1;
1455               int_me_81 <=  1'b1;
1456               int_we_11 <=  1'b1;
1457               int_we_21 <=  1'b1;
1458               int_we_31 <=  1'b1;
1459               int_we_41 <=  1'b1;
1460               int_we_51 <=  1'b1;
1461               int_we_61 <=  1'b1;
1462               int_we_71 <=  1'b1;
1463               int_we_81 <=  1'b1;
1464               int_di1 <=  2'd0;
1465               int_addr_sh1 <=  9'd0;
1466               int_row_lsb1 <=  1'b0;
1467             end
1468           else
1469             begin
1470               icntr_p0_r                <=  t_icntr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1499           if (!rst_sms) begin
               <font color = "green">-1-</font>  
1500               capt_en_1_r <=  1'd0;
           <font color = "green">        ==></font>
1501               capt_en_2_r <=  1'd0;
1502               capt_en_3_r <=  1'd0;
1503               capt_en_4_r <=  1'd0;
1504               capt_en_5_r <=  1'd0;
1505               capt_en_6_r <=  1'd0;
1506               capt_en_7_r <=  1'd0;
1507               capt_en_8_r <=  1'd0;
1508           end
1509           else begin
1510               capt_en_1_r <=  capt_en_1_pre;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12639">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_cmd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
