{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556696477957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556696477966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 01:41:17 2019 " "Processing started: Wed May 01 01:41:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556696477966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696477966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696477966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556696479095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556696479096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msg.sv 1 1 " "Found 1 design units, including 1 entities, in source file msg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 msg " "Found entity 1: msg" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696493972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696493972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.sv 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696493980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696493980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-Behavioral " "Found design unit 1: decodificador-Behavioral" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494532 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494532 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(10) " "Verilog HDL information at counter.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556696494538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB " "Found entity 1: mux_RGB" {  } { { "mux_RGB.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cuadrante " "Found entity 1: mux_cuadrante" {  } { { "mux_cuadrante.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hlineGenerator " "Found entity 1: hlineGenerator" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vlineGenerator " "Found entity 1: vlineGenerator" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.sv(12) " "Verilog HDL information at random.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556696494634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer.sv(10) " "Verilog HDL information at cronometer.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556696494653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_clock.sv(9) " "Verilog HDL information at new_clock.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556696494661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock " "Found entity 1: new_clock" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sprite_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_sprite_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sprite_state " "Found entity 1: mux_sprite_state" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb_spr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb_spr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB_spr " "Found entity 1: mux_RGB_spr" {  } { { "mux_RGB_spr.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rst " "Found entity 1: mux_rst" {  } { { "mux_rst.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_rst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectioncompartor.sv 1 1 " "Found 1 design units, including 1 entities, in source file selectioncompartor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selectionCompartor " "Found entity 1: selectionCompartor" {  } { { "selectionCompartor.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/selectionCompartor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_msg_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_msg_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msg_state " "Found entity 1: mux_msg_state" {  } { { "mux_msg_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_msg_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb_msg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb_msg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB_msg " "Found entity 1: mux_RGB_msg" {  } { { "mux_RGB_msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_msg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer2.sv(10) " "Verilog HDL information at cronometer2.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556696494720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer2 " "Found entity 1: cronometer2" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696494723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696494723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_test.sv(91) " "Verilog HDL Instantiation warning at top_test.sv(91): instance has no name" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556696494748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test " "Elaborating entity \"top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556696494900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstall top_test.sv(20) " "Verilog HDL or VHDL warning at top_test.sv(20): object \"rstall\" assigned a value but never read" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556696494901 "|top_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:ant " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:ant\"" {  } { { "top_test.sv" "ant" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 antirrebote.sv(15) " "Verilog HDL assignment warning at antirrebote.sv(15): truncated value with size 32 to match size of target (20)" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494939 "|top_test|antirrebote:ant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:nclk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:nclk\"" {  } { { "top_test.sv" "nclk" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ctn " "Elaborating entity \"counter\" for hierarchy \"counter:ctn\"" {  } { { "top_test.sv" "ctn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494946 "|top_test|counter:ctn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:ran " "Elaborating entity \"random\" for hierarchy \"random:ran\"" {  } { { "top_test.sv" "ran" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494950 "|top_test|random:ran"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "random.sv(59) " "Verilog HDL warning at random.sv(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556696494950 "|top_test|random:ran"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:deco " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:deco\"" {  } { { "top_test.sv" "deco" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "top_test.sv" "fsm" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selectd " "Elaborating entity \"selector\" for hierarchy \"selector:selectd\"" {  } { { "top_test.sv" "selectd" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sprite_state mux_sprite_state:mxs " "Elaborating entity \"mux_sprite_state\" for hierarchy \"mux_sprite_state:mxs\"" {  } { { "top_test.sv" "mxs" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color mux_sprite_state.sv(6) " "Verilog HDL or VHDL warning at mux_sprite_state.sv(6): object \"color\" assigned a value but never read" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556696494963 "|top_test|mux_sprite_state:mxs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_msg_state mux_msg_state:msg " "Elaborating entity \"mux_msg_state\" for hierarchy \"mux_msg_state:msg\"" {  } { { "top_test.sv" "msg" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color mux_msg_state.sv(6) " "Verilog HDL or VHDL warning at mux_msg_state.sv(6): object \"color\" assigned a value but never read" {  } { { "mux_msg_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_msg_state.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556696494968 "|top_test|mux_msg_state:msg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB mux_RGB:dut " "Elaborating entity \"mux_RGB\" for hierarchy \"mux_RGB:dut\"" {  } { { "top_test.sv" "dut" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comp\"" {  } { { "top_test.sv" "comp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clock new_clock:nw " "Elaborating entity \"new_clock\" for hierarchy \"new_clock:nw\"" {  } { { "top_test.sv" "nw" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 new_clock.sv(23) " "Verilog HDL assignment warning at new_clock.sv(23): truncated value with size 32 to match size of target (26)" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494979 "|top_test|new_clock:nw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer cronometer:crn " "Elaborating entity \"cronometer\" for hierarchy \"cronometer:crn\"" {  } { { "top_test.sv" "crn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cronometer.sv(26) " "Verilog HDL assignment warning at cronometer.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494984 "|top_test|cronometer:crn"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cronometer.sv(32) " "Verilog HDL warning at cronometer.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556696494984 "|top_test|cronometer:crn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer2 cronometer2:crn2 " "Elaborating entity \"cronometer2\" for hierarchy \"cronometer2:crn2\"" {  } { { "top_test.sv" "crn2" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cronometer2.sv(26) " "Verilog HDL assignment warning at cronometer2.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696494988 "|top_test|cronometer2:crn2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cronometer2.sv(32) " "Verilog HDL warning at cronometer2.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556696494988 "|top_test|cronometer2:crn2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlineGenerator hlineGenerator:generator " "Elaborating entity \"hlineGenerator\" for hierarchy \"hlineGenerator:generator\"" {  } { { "top_test.sv" "generator" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color hlineGenerator.sv(9) " "Verilog HDL or VHDL warning at hlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556696494992 "|top_test|hlineGenerator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vlineGenerator vlineGenerator:generator2 " "Elaborating entity \"vlineGenerator\" for hierarchy \"vlineGenerator:generator2\"" {  } { { "top_test.sv" "generator2" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color vlineGenerator.sv(9) " "Verilog HDL or VHDL warning at vlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556696494996 "|top_test|vlineGenerator:generator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite sprite:sp " "Elaborating entity \"sprite\" for hierarchy \"sprite:sp\"" {  } { { "top_test.sv" "sp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696494999 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 sprite.sv(104) " "Net \"RAM.data_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495001 "|top_test|sprite:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 sprite.sv(104) " "Net \"RAM.waddr_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495001 "|top_test|sprite:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 sprite.sv(104) " "Net \"RAM.we_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495001 "|top_test|sprite:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msg msg:ms " "Elaborating entity \"msg\" for hierarchy \"msg:ms\"" {  } { { "top_test.sv" "ms" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495003 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 msg.sv(83) " "Net \"RAM.data_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495004 "|top_test|msg:ms"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 msg.sv(83) " "Net \"RAM.waddr_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495005 "|top_test|msg:ms"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 msg.sv(83) " "Net \"RAM.we_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556696495005 "|top_test|msg:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB_msg mux_RGB_msg:comb_4 " "Elaborating entity \"mux_RGB_msg\" for hierarchy \"mux_RGB_msg:comb_4\"" {  } { { "top_test.sv" "comb_4" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB_spr mux_RGB_spr:mxsc " "Elaborating entity \"mux_RGB_spr\" for hierarchy \"mux_RGB_spr:mxsc\"" {  } { { "top_test.sv" "mxsc" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495011 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mux_RGB_spr.sv(28) " "Verilog HDL Case Statement warning at mux_RGB_spr.sv(28): case item expression covers a value already covered by a previous case item" {  } { { "mux_RGB_spr.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1556696495013 "|top_test|mux_RGB_spr:mxsc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectionCompartor selectionCompartor:sc " "Elaborating entity \"selectionCompartor\" for hierarchy \"selectionCompartor:sc\"" {  } { { "top_test.sv" "sc" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:controller\"" {  } { { "top_test.sv" "controller" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696495022 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(80) " "Verilog HDL assignment warning at VGA_Controller.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696495022 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(83) " "Verilog HDL assignment warning at VGA_Controller.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696495022 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(123) " "Verilog HDL assignment warning at VGA_Controller.sv(123): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696495022 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(149) " "Verilog HDL assignment warning at VGA_Controller.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556696495022 "|top_test|VGA_Controller:controller"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mux_RGB_spr:mxsc\|Ram0 " "RAM logic \"mux_RGB_spr:mxsc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "mux_RGB_spr.sv" "Ram0" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556696495554 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sprite:sp\|RAM " "RAM logic \"sprite:sp\|RAM\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "RAM" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556696495554 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556696495554 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msg:ms\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msg:ms\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Laboratorio5.ram0_msg_1c214.hdl.mif " "Parameter INIT_FILE set to db/Laboratorio5.ram0_msg_1c214.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556696495851 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556696495851 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556696495851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msg:ms\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"msg:ms\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696495987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msg:ms\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"msg:ms\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Laboratorio5.ram0_msg_1c214.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Laboratorio5.ram0_msg_1c214.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556696495987 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556696495987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rd1 " "Found entity 1: altsyncram_5rd1" {  } { { "db/altsyncram_5rd1.tdf" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/db/altsyncram_5rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556696496077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696496077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC GND " "Pin \"oVGA_SYNC\" is stuck at GND" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556696496761 "|top_test|oVGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556696496761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556696496881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556696497329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696497395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556696497611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556696497611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556696497755 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556696497755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556696497755 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556696497755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556696497755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556696497802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 01:41:37 2019 " "Processing ended: Wed May 01 01:41:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556696497802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556696497802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556696497802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556696497802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556696499449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556696499458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 01:41:38 2019 " "Processing started: Wed May 01 01:41:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556696499458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556696499458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556696499458 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556696499696 ""}
{ "Info" "0" "" "Project  = Laboratorio5" {  } {  } 0 0 "Project  = Laboratorio5" 0 0 "Fitter" 0 0 1556696499697 ""}
{ "Info" "0" "" "Revision = Laboratorio5" {  } {  } 0 0 "Revision = Laboratorio5" 0 0 "Fitter" 0 0 1556696499697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556696499927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556696499928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Laboratorio5 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Laboratorio5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556696499942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556696500017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556696500018 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556696500562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556696500600 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556696501112 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556696501120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556696516349 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 91 global CLKCTRL_G6 " "clk~inputCLKENA0 with 91 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556696516506 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "boton~inputCLKENA0 3 global CLKCTRL_G7 " "boton~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1556696516506 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556696516506 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556696516506 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver boton~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver boton~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad boton PIN_AA14 " "Refclk input I/O pad boton is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1556696516506 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1556696516506 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1556696516506 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696516507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556696516514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556696516515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556696516516 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556696516518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556696516518 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556696516518 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laboratorio5.sdc " "Synopsys Design Constraints File file not found: 'Laboratorio5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556696517786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556696517787 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556696517794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556696517795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556696517795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556696517841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556696517842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556696517842 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696517938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556696526592 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556696526914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696533458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556696537746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556696540397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696540397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556696542236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/Jose Rivera/Documents/VGA-Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556696549615 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556696549615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556696555562 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556696555562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696555571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556696558251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556696558314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556696559386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556696559387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556696560216 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556696563935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.fit.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556696564445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6721 " "Peak virtual memory: 6721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556696565277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 01:42:45 2019 " "Processing ended: Wed May 01 01:42:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556696565277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556696565277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556696565277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556696565277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556696566741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556696566750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 01:42:46 2019 " "Processing started: Wed May 01 01:42:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556696566750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556696566750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556696566750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556696568201 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556696576445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556696577036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 01:42:57 2019 " "Processing ended: Wed May 01 01:42:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556696577036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556696577036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556696577036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556696577036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556696577823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556696578737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556696578746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 01:42:58 2019 " "Processing started: Wed May 01 01:42:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556696578746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556696578746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Laboratorio5 -c Laboratorio5 " "Command: quartus_sta Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556696578746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556696578976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556696580378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556696580378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696580457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696580457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laboratorio5.sdc " "Synopsys Design Constraints File file not found: 'Laboratorio5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556696581294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696581294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:nclk\|clk25 clk_div:nclk\|clk25 " "create_clock -period 1.000 -name clk_div:nclk\|clk25 clk_div:nclk\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556696581296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556696581296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_clock:nw\|q new_clock:nw\|q " "create_clock -period 1.000 -name new_clock:nw\|q new_clock:nw\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556696581296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name boton boton " "create_clock -period 1.000 -name boton boton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556696581296 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696581296 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556696581300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696581318 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556696581319 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556696581334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556696581427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556696581427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.349 " "Worst-case setup slack is -8.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.349            -293.715 clk_div:nclk\|clk25  " "   -8.349            -293.715 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.331            -205.380 clk  " "   -6.331            -205.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.506             -16.169 boton  " "   -5.506             -16.169 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923             -22.519 new_clock:nw\|q  " "   -3.923             -22.519 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696581445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 boton  " "    0.322               0.000 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clk  " "    0.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 clk_div:nclk\|clk25  " "    0.537               0.000 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 new_clock:nw\|q  " "    0.565               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696581466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696581476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696581487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -88.744 clk_div:nclk\|clk25  " "   -2.174             -88.744 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831             -56.292 clk  " "   -0.831             -56.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.259 new_clock:nw\|q  " "   -0.394              -3.259 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.640 boton  " "   -0.394              -1.640 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696581498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696581498 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556696581512 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696581512 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556696581524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556696581613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556696583544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696583678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556696583697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556696583697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.312 " "Worst-case setup slack is -8.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.312            -289.140 clk_div:nclk\|clk25  " "   -8.312            -289.140 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.122            -200.417 clk  " "   -6.122            -200.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295             -15.610 boton  " "   -5.295             -15.610 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969             -22.865 new_clock:nw\|q  " "   -3.969             -22.865 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696583704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 boton  " "    0.337               0.000 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 new_clock:nw\|q  " "    0.549               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk_div:nclk\|clk25  " "    0.592               0.000 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696583715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696583723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696583731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -87.625 clk_div:nclk\|clk25  " "   -2.174             -87.625 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843             -61.506 clk  " "   -0.843             -61.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.220 new_clock:nw\|q  " "   -0.394              -3.220 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.868 boton  " "   -0.394              -1.868 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696583737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696583737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556696583753 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696583753 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556696583762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556696583978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556696585629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696585753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556696585758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556696585758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.915 " "Worst-case setup slack is -4.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.915            -153.991 clk_div:nclk\|clk25  " "   -4.915            -153.991 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -92.525 clk  " "   -3.746             -92.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.261              -9.634 boton  " "   -3.261              -9.634 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910             -11.062 new_clock:nw\|q  " "   -1.910             -11.062 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696585765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.028 " "Worst-case hold slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.107 clk_div:nclk\|clk25  " "   -0.028              -0.107 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 boton  " "    0.177               0.000 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 new_clock:nw\|q  " "    0.293               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696585776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696585784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696585791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.810 clk_div:nclk\|clk25  " "   -2.174             -49.810 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733             -10.695 clk  " "   -0.733             -10.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -1.123 boton  " "   -0.309              -1.123 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 new_clock:nw\|q  " "    0.042               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696585798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696585798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556696585812 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696585812 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556696585820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696586081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556696586086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556696586086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.788 " "Worst-case setup slack is -4.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.788            -137.690 clk_div:nclk\|clk25  " "   -4.788            -137.690 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.578             -76.227 clk  " "   -3.578             -76.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736              -8.088 boton  " "   -2.736              -8.088 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823             -10.601 new_clock:nw\|q  " "   -1.823             -10.601 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696586094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.038 " "Worst-case hold slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.181 clk_div:nclk\|clk25  " "   -0.038              -0.181 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 clk  " "    0.045               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 boton  " "    0.056               0.000 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 new_clock:nw\|q  " "    0.263               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696586106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696586114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556696586122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -47.130 clk_div:nclk\|clk25  " "   -2.174             -47.130 clk_div:nclk\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712             -10.934 clk  " "   -0.712             -10.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -1.091 boton  " "   -0.305              -1.091 boton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 new_clock:nw\|q  " "    0.072               0.000 new_clock:nw\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556696586130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556696586130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556696586144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556696586144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556696588310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556696588310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556696588427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 01:43:08 2019 " "Processing ended: Wed May 01 01:43:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556696588427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556696588427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556696588427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556696588427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556696589839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556696589848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 01:43:09 2019 " "Processing started: Wed May 01 01:43:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556696589848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556696589848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556696589848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556696591831 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1556696591888 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5.svo C:/Users/Jose Rivera/Documents/VGA-Controller/simulation/modelsim/ simulation " "Generated file Laboratorio5.svo in folder \"C:/Users/Jose Rivera/Documents/VGA-Controller/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556696592215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556696592337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 01:43:12 2019 " "Processing ended: Wed May 01 01:43:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556696592337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556696592337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556696592337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556696592337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556696593077 ""}
