# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do finalProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject {A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject" A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v 
# -- Compiling module finalProject
# 
# Top level modules:
# 	finalProject
# End time: 20:36:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject {A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject" A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 20:36:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject {A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject" A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:36:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject {A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject" A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:36:01 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject {A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject" A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v 
# -- Compiling module dataPath
# 
# Top level modules:
# 	dataPath
# End time: 20:36:01 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:07 on Dec 01,2022
# vlog -reportprogress 300 -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 20:36:07 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_alu
# vsim work.tb_alu 
# Start time: 20:36:27 on Dec 01,2022
# Loading work.tb_alu
# Loading work.alu
run -all
# Testing Add
#     8   +    9   =   17
#    80   +   90   =  170
# Testing Subtraction
#     9   -    7   =    2
#     9   -   70   =   61
vlog -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:43 on Dec 01,2022
# vlog -reportprogress 300 -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 20:40:43 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_alu
# End time: 20:40:48 on Dec 01,2022, Elapsed time: 0:04:21
# Errors: 0, Warnings: 0
# vsim work.tb_alu 
# Start time: 20:40:48 on Dec 01,2022
# Loading work.tb_alu
# Loading work.alu
run -all
# Testing Add
#     8   +    9   =   17; neg = 0
#    80   +   90   =  170; neg = 0
# Testing Subtraction
#     9   -    7   =    2; neg = 0
#     9   -   70   =   61; neg = 1
vlog -reportprogress 300 -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:42 on Dec 01,2022
# vlog -reportprogress 300 -work work A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 21:02:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.FSM
# End time: 21:02:49 on Dec 01,2022, Elapsed time: 0:22:01
# Errors: 0, Warnings: 0
# vsim work.FSM 
# Start time: 21:02:49 on Dec 01,2022
# Loading work.FSM
run -all
# Load canceled
# End time: 21:20:43 on Dec 01,2022, Elapsed time: 0:17:54
# Errors: 1, Warnings: 0
