# pipelined-mips
A Verilog implementation of a pipelined MIPS processor
