// Seed: 2703978326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_17;
  if (1) begin
    wire id_18;
    supply0 id_19 = 1;
    wire id_20;
    wire id_21;
  end else begin
    wire id_22;
  end
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26;
  assign id_3  = id_11;
  assign id_13 = id_11;
  wire id_27;
  logic [7:0] id_28;
  assign id_28[1] = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    output tri id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8,
    input wand id_9,
    input tri id_10
);
  wire id_12;
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
