// Seed: 490262548
module module_0;
  wire id_2;
  id_3(
      1 ? id_4 : 1'd0, 1 == 1
  );
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_3;
  assign id_1 = 1;
  id_5(
      .id_0(id_3), .id_1(!id_3), .id_2(1), .id_3(id_3), .id_4(id_2), .id_5(1), .id_6(id_3), .id_7(1)
  );
endmodule
