#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000230c3939f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000230c3b9e920_0 .net "PC", 31 0, L_00000230c3c2b5c0;  1 drivers
v00000230c3b9de80_0 .net "cycles_consumed", 31 0, v00000230c3b9dd40_0;  1 drivers
v00000230c3b9d520_0 .var "input_clk", 0 0;
v00000230c3b9d700_0 .var "rst", 0 0;
S_00000230c384d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000230c3939f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000230c3ae0ff0 .functor NOR 1, v00000230c3b9d520_0, v00000230c3b95b40_0, C4<0>, C4<0>;
L_00000230c3ae1f40 .functor AND 1, v00000230c3b75730_0, v00000230c3b74790_0, C4<1>, C4<1>;
L_00000230c3ae1610 .functor AND 1, L_00000230c3ae1f40, L_00000230c3b9df20, C4<1>, C4<1>;
L_00000230c3ae10d0 .functor AND 1, v00000230c3b63dd0_0, v00000230c3b63e70_0, C4<1>, C4<1>;
L_00000230c3ae22c0 .functor AND 1, L_00000230c3ae10d0, L_00000230c3b9f0a0, C4<1>, C4<1>;
L_00000230c3ae08f0 .functor AND 1, v00000230c3b95820_0, v00000230c3b956e0_0, C4<1>, C4<1>;
L_00000230c3ae1680 .functor AND 1, L_00000230c3ae08f0, L_00000230c3b9e1a0, C4<1>, C4<1>;
L_00000230c3ae17d0 .functor AND 1, v00000230c3b75730_0, v00000230c3b74790_0, C4<1>, C4<1>;
L_00000230c3ae09d0 .functor AND 1, L_00000230c3ae17d0, L_00000230c3b9eb00, C4<1>, C4<1>;
L_00000230c3ae0a40 .functor AND 1, v00000230c3b63dd0_0, v00000230c3b63e70_0, C4<1>, C4<1>;
L_00000230c3ae0ab0 .functor AND 1, L_00000230c3ae0a40, L_00000230c3b9eba0, C4<1>, C4<1>;
L_00000230c3ae18b0 .functor AND 1, v00000230c3b95820_0, v00000230c3b956e0_0, C4<1>, C4<1>;
L_00000230c3ae0b20 .functor AND 1, L_00000230c3ae18b0, L_00000230c3b9f1e0, C4<1>, C4<1>;
L_00000230c3ba5640 .functor NOT 1, L_00000230c3ae0ff0, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5c60 .functor NOT 1, L_00000230c3ae0ff0, C4<0>, C4<0>, C4<0>;
L_00000230c3c0e3f0 .functor NOT 1, L_00000230c3ae0ff0, C4<0>, C4<0>, C4<0>;
L_00000230c3c0ff80 .functor NOT 1, L_00000230c3ae0ff0, C4<0>, C4<0>, C4<0>;
L_00000230c3c10290 .functor NOT 1, L_00000230c3ae0ff0, C4<0>, C4<0>, C4<0>;
L_00000230c3c2b5c0 .functor BUFZ 32, v00000230c3b94e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b99880_0 .net "EX1_ALU_OPER1", 31 0, L_00000230c3ba6c90;  1 drivers
v00000230c3b99100_0 .net "EX1_ALU_OPER2", 31 0, L_00000230c3c0fc00;  1 drivers
v00000230c3b99ce0_0 .net "EX1_PC", 31 0, v00000230c3b73a70_0;  1 drivers
v00000230c3b98d40_0 .net "EX1_PFC", 31 0, v00000230c3b71bd0_0;  1 drivers
v00000230c3b98ca0_0 .net "EX1_PFC_to_IF", 31 0, L_00000230c3ba28e0;  1 drivers
v00000230c3b99ec0_0 .net "EX1_forward_to_B", 31 0, v00000230c3b72ad0_0;  1 drivers
v00000230c3b99b00_0 .net "EX1_is_beq", 0 0, v00000230c3b71e50_0;  1 drivers
v00000230c3b99d80_0 .net "EX1_is_bne", 0 0, v00000230c3b72030_0;  1 drivers
v00000230c3b98de0_0 .net "EX1_is_jal", 0 0, v00000230c3b734d0_0;  1 drivers
v00000230c3b98b60_0 .net "EX1_is_jr", 0 0, v00000230c3b71a90_0;  1 drivers
v00000230c3b996a0_0 .net "EX1_is_oper2_immed", 0 0, v00000230c3b720d0_0;  1 drivers
v00000230c3b98480_0 .net "EX1_memread", 0 0, v00000230c3b723f0_0;  1 drivers
v00000230c3b97c60_0 .net "EX1_memwrite", 0 0, v00000230c3b72a30_0;  1 drivers
v00000230c3b991a0_0 .net "EX1_opcode", 11 0, v00000230c3b73930_0;  1 drivers
v00000230c3b982a0_0 .net "EX1_predicted", 0 0, v00000230c3b71b30_0;  1 drivers
v00000230c3b98520_0 .net "EX1_rd_ind", 4 0, v00000230c3b72df0_0;  1 drivers
v00000230c3b97d00_0 .net "EX1_rd_indzero", 0 0, v00000230c3b72b70_0;  1 drivers
v00000230c3b97f80_0 .net "EX1_regwrite", 0 0, v00000230c3b72c10_0;  1 drivers
v00000230c3b985c0_0 .net "EX1_rs1", 31 0, v00000230c3b73250_0;  1 drivers
v00000230c3b99600_0 .net "EX1_rs1_ind", 4 0, v00000230c3b739d0_0;  1 drivers
v00000230c3b99c40_0 .net "EX1_rs2", 31 0, v00000230c3b73bb0_0;  1 drivers
v00000230c3b98e80_0 .net "EX1_rs2_ind", 4 0, v00000230c3b72530_0;  1 drivers
v00000230c3b987a0_0 .net "EX1_rs2_out", 31 0, L_00000230c3c0e850;  1 drivers
v00000230c3b98020_0 .net "EX2_ALU_OPER1", 31 0, v00000230c3b75690_0;  1 drivers
v00000230c3b98fc0_0 .net "EX2_ALU_OPER2", 31 0, v00000230c3b74830_0;  1 drivers
v00000230c3b98c00_0 .net "EX2_ALU_OUT", 31 0, L_00000230c3ba3420;  1 drivers
v00000230c3b99240_0 .net "EX2_PC", 31 0, v00000230c3b75230_0;  1 drivers
v00000230c3b99740_0 .net "EX2_PFC_to_IF", 31 0, v00000230c3b74dd0_0;  1 drivers
v00000230c3b997e0_0 .net "EX2_forward_to_B", 31 0, v00000230c3b74e70_0;  1 drivers
v00000230c3b99f60_0 .net "EX2_is_beq", 0 0, v00000230c3b74970_0;  1 drivers
v00000230c3b99e20_0 .net "EX2_is_bne", 0 0, v00000230c3b74f10_0;  1 drivers
v00000230c3b98840_0 .net "EX2_is_jal", 0 0, v00000230c3b74fb0_0;  1 drivers
v00000230c3b97bc0_0 .net "EX2_is_jr", 0 0, v00000230c3b75050_0;  1 drivers
v00000230c3b97a80_0 .net "EX2_is_oper2_immed", 0 0, v00000230c3b75190_0;  1 drivers
v00000230c3b98f20_0 .net "EX2_memread", 0 0, v00000230c3b752d0_0;  1 drivers
v00000230c3b98160_0 .net "EX2_memwrite", 0 0, v00000230c3b75370_0;  1 drivers
v00000230c3b99920_0 .net "EX2_opcode", 11 0, v00000230c3b75410_0;  1 drivers
v00000230c3b988e0_0 .net "EX2_predicted", 0 0, v00000230c3b74650_0;  1 drivers
v00000230c3b98a20_0 .net "EX2_rd_ind", 4 0, v00000230c3b754b0_0;  1 drivers
v00000230c3b99060_0 .net "EX2_rd_indzero", 0 0, v00000230c3b74790_0;  1 drivers
v00000230c3b99380_0 .net "EX2_regwrite", 0 0, v00000230c3b75730_0;  1 drivers
v00000230c3b98980_0 .net "EX2_rs1", 31 0, v00000230c3b74510_0;  1 drivers
v00000230c3b99420_0 .net "EX2_rs1_ind", 4 0, v00000230c3b740b0_0;  1 drivers
v00000230c3b99a60_0 .net "EX2_rs2_ind", 4 0, v00000230c3b741f0_0;  1 drivers
v00000230c3b98660_0 .net "EX2_rs2_out", 31 0, v00000230c3b74330_0;  1 drivers
v00000230c3b9a000_0 .net "ID_INST", 31 0, v00000230c3b76640_0;  1 drivers
v00000230c3b980c0_0 .net "ID_PC", 31 0, v00000230c3b76780_0;  1 drivers
v00000230c3b994c0_0 .net "ID_PFC_to_EX", 31 0, L_00000230c3ba0f40;  1 drivers
v00000230c3b98200_0 .net "ID_PFC_to_IF", 31 0, L_00000230c3ba0cc0;  1 drivers
v00000230c3b97ee0_0 .net "ID_forward_to_B", 31 0, L_00000230c3ba1e40;  1 drivers
v00000230c3b98340_0 .net "ID_is_beq", 0 0, L_00000230c3ba1940;  1 drivers
v00000230c3b99ba0_0 .net "ID_is_bne", 0 0, L_00000230c3ba1d00;  1 drivers
v00000230c3b97da0_0 .net "ID_is_j", 0 0, L_00000230c3ba3920;  1 drivers
v00000230c3b9a0a0_0 .net "ID_is_jal", 0 0, L_00000230c3ba3880;  1 drivers
v00000230c3b9a140_0 .net "ID_is_jr", 0 0, L_00000230c3ba1ee0;  1 drivers
v00000230c3b9a1e0_0 .net "ID_is_oper2_immed", 0 0, L_00000230c3ba69f0;  1 drivers
v00000230c3b97b20_0 .net "ID_memread", 0 0, L_00000230c3ba46e0;  1 drivers
v00000230c3b97e40_0 .net "ID_memwrite", 0 0, L_00000230c3ba41e0;  1 drivers
v00000230c3b983e0_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  1 drivers
v00000230c3b98700_0 .net "ID_predicted", 0 0, v00000230c3b79ca0_0;  1 drivers
v00000230c3b9a820_0 .net "ID_rd_ind", 4 0, v00000230c3b94ce0_0;  1 drivers
v00000230c3b9a780_0 .net "ID_regwrite", 0 0, L_00000230c3ba3740;  1 drivers
v00000230c3b9a8c0_0 .net "ID_rs1", 31 0, v00000230c3b7e020_0;  1 drivers
v00000230c3b9a460_0 .net "ID_rs1_ind", 4 0, v00000230c3b93d40_0;  1 drivers
v00000230c3b9a500_0 .net "ID_rs2", 31 0, v00000230c3b7de40_0;  1 drivers
v00000230c3b9a960_0 .net "ID_rs2_ind", 4 0, v00000230c3b942e0_0;  1 drivers
v00000230c3b9a280_0 .net "IF_INST", 31 0, L_00000230c3ba60c0;  1 drivers
v00000230c3b9a6e0_0 .net "IF_pc", 31 0, v00000230c3b94e20_0;  1 drivers
v00000230c3b9a5a0_0 .net "MEM_ALU_OUT", 31 0, v00000230c3b621b0_0;  1 drivers
v00000230c3b9a320_0 .net "MEM_Data_mem_out", 31 0, v00000230c3b978a0_0;  1 drivers
v00000230c3b9a640_0 .net "MEM_memread", 0 0, v00000230c3b631f0_0;  1 drivers
v00000230c3b9a3c0_0 .net "MEM_memwrite", 0 0, v00000230c3b63650_0;  1 drivers
v00000230c3b9e240_0 .net "MEM_opcode", 11 0, v00000230c3b62b10_0;  1 drivers
v00000230c3b9d980_0 .net "MEM_rd_ind", 4 0, v00000230c3b62d90_0;  1 drivers
v00000230c3b9d0c0_0 .net "MEM_rd_indzero", 0 0, v00000230c3b63e70_0;  1 drivers
v00000230c3b9f280_0 .net "MEM_regwrite", 0 0, v00000230c3b63dd0_0;  1 drivers
v00000230c3b9d840_0 .net "MEM_rs2", 31 0, v00000230c3b61cb0_0;  1 drivers
v00000230c3b9dc00_0 .net "PC", 31 0, L_00000230c3c2b5c0;  alias, 1 drivers
v00000230c3b9d020_0 .net "STALL_ID1_FLUSH", 0 0, v00000230c3b7b280_0;  1 drivers
v00000230c3b9d160_0 .net "STALL_ID2_FLUSH", 0 0, v00000230c3b7b320_0;  1 drivers
v00000230c3b9d5c0_0 .net "STALL_IF_FLUSH", 0 0, v00000230c3b7ba00_0;  1 drivers
v00000230c3b9e6a0_0 .net "WB_ALU_OUT", 31 0, v00000230c3b95c80_0;  1 drivers
v00000230c3b9d8e0_0 .net "WB_Data_mem_out", 31 0, v00000230c3b955a0_0;  1 drivers
v00000230c3b9e560_0 .net "WB_memread", 0 0, v00000230c3b95aa0_0;  1 drivers
v00000230c3b9f780_0 .net "WB_rd_ind", 4 0, v00000230c3b95e60_0;  1 drivers
v00000230c3b9da20_0 .net "WB_rd_indzero", 0 0, v00000230c3b956e0_0;  1 drivers
v00000230c3b9ea60_0 .net "WB_regwrite", 0 0, v00000230c3b95820_0;  1 drivers
v00000230c3b9e740_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  1 drivers
v00000230c3b9dac0_0 .net *"_ivl_1", 0 0, L_00000230c3ae1f40;  1 drivers
v00000230c3b9f460_0 .net *"_ivl_13", 0 0, L_00000230c3ae08f0;  1 drivers
v00000230c3b9e7e0_0 .net *"_ivl_14", 0 0, L_00000230c3b9e1a0;  1 drivers
v00000230c3b9db60_0 .net *"_ivl_19", 0 0, L_00000230c3ae17d0;  1 drivers
v00000230c3b9dfc0_0 .net *"_ivl_2", 0 0, L_00000230c3b9df20;  1 drivers
v00000230c3b9e420_0 .net *"_ivl_20", 0 0, L_00000230c3b9eb00;  1 drivers
v00000230c3b9d480_0 .net *"_ivl_25", 0 0, L_00000230c3ae0a40;  1 drivers
v00000230c3b9f000_0 .net *"_ivl_26", 0 0, L_00000230c3b9eba0;  1 drivers
v00000230c3b9f320_0 .net *"_ivl_31", 0 0, L_00000230c3ae18b0;  1 drivers
v00000230c3b9d7a0_0 .net *"_ivl_32", 0 0, L_00000230c3b9f1e0;  1 drivers
v00000230c3b9dca0_0 .net *"_ivl_40", 31 0, L_00000230c3ba34c0;  1 drivers
L_00000230c3bc0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b9e600_0 .net *"_ivl_43", 26 0, L_00000230c3bc0c58;  1 drivers
L_00000230c3bc0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b9f3c0_0 .net/2u *"_ivl_44", 31 0, L_00000230c3bc0ca0;  1 drivers
v00000230c3b9d200_0 .net *"_ivl_52", 31 0, L_00000230c3c17e50;  1 drivers
L_00000230c3bc0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b9e9c0_0 .net *"_ivl_55", 26 0, L_00000230c3bc0d30;  1 drivers
L_00000230c3bc0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b9ec40_0 .net/2u *"_ivl_56", 31 0, L_00000230c3bc0d78;  1 drivers
v00000230c3b9e100_0 .net *"_ivl_7", 0 0, L_00000230c3ae10d0;  1 drivers
v00000230c3b9d340_0 .net *"_ivl_8", 0 0, L_00000230c3b9f0a0;  1 drivers
v00000230c3b9d3e0_0 .net "alu_selA", 1 0, L_00000230c3b9e4c0;  1 drivers
v00000230c3b9ef60_0 .net "alu_selB", 1 0, L_00000230c3ba0180;  1 drivers
v00000230c3b9d2a0_0 .net "clk", 0 0, L_00000230c3ae0ff0;  1 drivers
v00000230c3b9dd40_0 .var "cycles_consumed", 31 0;
v00000230c3b9d660_0 .net "exhaz", 0 0, L_00000230c3ae22c0;  1 drivers
v00000230c3b9ee20_0 .net "exhaz2", 0 0, L_00000230c3ae0ab0;  1 drivers
v00000230c3b9f500_0 .net "hlt", 0 0, v00000230c3b95b40_0;  1 drivers
v00000230c3b9ece0_0 .net "idhaz", 0 0, L_00000230c3ae1610;  1 drivers
v00000230c3b9f5a0_0 .net "idhaz2", 0 0, L_00000230c3ae09d0;  1 drivers
v00000230c3b9f640_0 .net "if_id_write", 0 0, v00000230c3b7d9e0_0;  1 drivers
v00000230c3b9e2e0_0 .net "input_clk", 0 0, v00000230c3b9d520_0;  1 drivers
v00000230c3b9f6e0_0 .net "is_branch_and_taken", 0 0, L_00000230c3ba68a0;  1 drivers
v00000230c3b9e880_0 .net "memhaz", 0 0, L_00000230c3ae1680;  1 drivers
v00000230c3b9eec0_0 .net "memhaz2", 0 0, L_00000230c3ae0b20;  1 drivers
v00000230c3b9f140_0 .net "pc_src", 2 0, L_00000230c3ba0400;  1 drivers
v00000230c3b9e060_0 .net "pc_write", 0 0, v00000230c3b7c4a0_0;  1 drivers
v00000230c3b9ed80_0 .net "rst", 0 0, v00000230c3b9d700_0;  1 drivers
v00000230c3b9e380_0 .net "store_rs2_forward", 1 0, L_00000230c3ba0fe0;  1 drivers
v00000230c3b9dde0_0 .net "wdata_to_reg_file", 31 0, L_00000230c3c2af30;  1 drivers
E_00000230c3aeabe0/0 .event negedge, v00000230c3b79fc0_0;
E_00000230c3aeabe0/1 .event posedge, v00000230c3b624d0_0;
E_00000230c3aeabe0 .event/or E_00000230c3aeabe0/0, E_00000230c3aeabe0/1;
L_00000230c3b9df20 .cmp/eq 5, v00000230c3b754b0_0, v00000230c3b739d0_0;
L_00000230c3b9f0a0 .cmp/eq 5, v00000230c3b62d90_0, v00000230c3b739d0_0;
L_00000230c3b9e1a0 .cmp/eq 5, v00000230c3b95e60_0, v00000230c3b739d0_0;
L_00000230c3b9eb00 .cmp/eq 5, v00000230c3b754b0_0, v00000230c3b72530_0;
L_00000230c3b9eba0 .cmp/eq 5, v00000230c3b62d90_0, v00000230c3b72530_0;
L_00000230c3b9f1e0 .cmp/eq 5, v00000230c3b95e60_0, v00000230c3b72530_0;
L_00000230c3ba34c0 .concat [ 5 27 0 0], v00000230c3b94ce0_0, L_00000230c3bc0c58;
L_00000230c3ba36a0 .cmp/ne 32, L_00000230c3ba34c0, L_00000230c3bc0ca0;
L_00000230c3c17e50 .concat [ 5 27 0 0], v00000230c3b754b0_0, L_00000230c3bc0d30;
L_00000230c3c19250 .cmp/ne 32, L_00000230c3c17e50, L_00000230c3bc0d78;
S_00000230c384d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000230c3ae0d50 .functor NOT 1, L_00000230c3ae22c0, C4<0>, C4<0>, C4<0>;
L_00000230c3ae16f0 .functor AND 1, L_00000230c3ae1680, L_00000230c3ae0d50, C4<1>, C4<1>;
L_00000230c3ae0e30 .functor OR 1, L_00000230c3ae1610, L_00000230c3ae16f0, C4<0>, C4<0>;
L_00000230c3ae0ea0 .functor OR 1, L_00000230c3ae1610, L_00000230c3ae22c0, C4<0>, C4<0>;
v00000230c3b0b870_0 .net *"_ivl_12", 0 0, L_00000230c3ae0ea0;  1 drivers
v00000230c3b0b0f0_0 .net *"_ivl_2", 0 0, L_00000230c3ae0d50;  1 drivers
v00000230c3b0a790_0 .net *"_ivl_5", 0 0, L_00000230c3ae16f0;  1 drivers
v00000230c3b0abf0_0 .net *"_ivl_7", 0 0, L_00000230c3ae0e30;  1 drivers
v00000230c3b0ae70_0 .net "alu_selA", 1 0, L_00000230c3b9e4c0;  alias, 1 drivers
v00000230c3b0a830_0 .net "exhaz", 0 0, L_00000230c3ae22c0;  alias, 1 drivers
v00000230c3b0add0_0 .net "idhaz", 0 0, L_00000230c3ae1610;  alias, 1 drivers
v00000230c3b0c4f0_0 .net "memhaz", 0 0, L_00000230c3ae1680;  alias, 1 drivers
L_00000230c3b9e4c0 .concat8 [ 1 1 0 0], L_00000230c3ae0e30, L_00000230c3ae0ea0;
S_00000230c38469c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000230c3ae0f10 .functor NOT 1, L_00000230c3ae0ab0, C4<0>, C4<0>, C4<0>;
L_00000230c3ae1920 .functor AND 1, L_00000230c3ae0b20, L_00000230c3ae0f10, C4<1>, C4<1>;
L_00000230c3ae1990 .functor OR 1, L_00000230c3ae09d0, L_00000230c3ae1920, C4<0>, C4<0>;
L_00000230c3ae1a00 .functor NOT 1, v00000230c3b720d0_0, C4<0>, C4<0>, C4<0>;
L_00000230c3ae1a70 .functor AND 1, L_00000230c3ae1990, L_00000230c3ae1a00, C4<1>, C4<1>;
L_00000230c3ae1ae0 .functor OR 1, L_00000230c3ae09d0, L_00000230c3ae0ab0, C4<0>, C4<0>;
L_00000230c3ae24f0 .functor NOT 1, v00000230c3b720d0_0, C4<0>, C4<0>, C4<0>;
L_00000230c3ae25d0 .functor AND 1, L_00000230c3ae1ae0, L_00000230c3ae24f0, C4<1>, C4<1>;
v00000230c3b0b690_0 .net "EX1_is_oper2_immed", 0 0, v00000230c3b720d0_0;  alias, 1 drivers
v00000230c3b0b190_0 .net *"_ivl_11", 0 0, L_00000230c3ae1a70;  1 drivers
v00000230c3b0c1d0_0 .net *"_ivl_16", 0 0, L_00000230c3ae1ae0;  1 drivers
v00000230c3b0c630_0 .net *"_ivl_17", 0 0, L_00000230c3ae24f0;  1 drivers
v00000230c3b0b230_0 .net *"_ivl_2", 0 0, L_00000230c3ae0f10;  1 drivers
v00000230c3b0b050_0 .net *"_ivl_20", 0 0, L_00000230c3ae25d0;  1 drivers
v00000230c3b0c450_0 .net *"_ivl_5", 0 0, L_00000230c3ae1920;  1 drivers
v00000230c3b0afb0_0 .net *"_ivl_7", 0 0, L_00000230c3ae1990;  1 drivers
v00000230c3b0ad30_0 .net *"_ivl_8", 0 0, L_00000230c3ae1a00;  1 drivers
v00000230c3b0a8d0_0 .net "alu_selB", 1 0, L_00000230c3ba0180;  alias, 1 drivers
v00000230c3b0b910_0 .net "exhaz", 0 0, L_00000230c3ae0ab0;  alias, 1 drivers
v00000230c3b0b410_0 .net "idhaz", 0 0, L_00000230c3ae09d0;  alias, 1 drivers
v00000230c3b0a970_0 .net "memhaz", 0 0, L_00000230c3ae0b20;  alias, 1 drivers
L_00000230c3ba0180 .concat8 [ 1 1 0 0], L_00000230c3ae1a70, L_00000230c3ae25d0;
S_00000230c3846b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000230c3ae2410 .functor NOT 1, L_00000230c3ae0ab0, C4<0>, C4<0>, C4<0>;
L_00000230c3ae23a0 .functor AND 1, L_00000230c3ae0b20, L_00000230c3ae2410, C4<1>, C4<1>;
L_00000230c3ae2640 .functor OR 1, L_00000230c3ae09d0, L_00000230c3ae23a0, C4<0>, C4<0>;
L_00000230c3ae2480 .functor OR 1, L_00000230c3ae09d0, L_00000230c3ae0ab0, C4<0>, C4<0>;
v00000230c3b0baf0_0 .net *"_ivl_12", 0 0, L_00000230c3ae2480;  1 drivers
v00000230c3b0bc30_0 .net *"_ivl_2", 0 0, L_00000230c3ae2410;  1 drivers
v00000230c3b0af10_0 .net *"_ivl_5", 0 0, L_00000230c3ae23a0;  1 drivers
v00000230c3b0bcd0_0 .net *"_ivl_7", 0 0, L_00000230c3ae2640;  1 drivers
v00000230c3b0bd70_0 .net "exhaz", 0 0, L_00000230c3ae0ab0;  alias, 1 drivers
v00000230c3b0beb0_0 .net "idhaz", 0 0, L_00000230c3ae09d0;  alias, 1 drivers
v00000230c3a87c20_0 .net "memhaz", 0 0, L_00000230c3ae0b20;  alias, 1 drivers
v00000230c3a85e20_0 .net "store_rs2_forward", 1 0, L_00000230c3ba0fe0;  alias, 1 drivers
L_00000230c3ba0fe0 .concat8 [ 1 1 0 0], L_00000230c3ae2640, L_00000230c3ae2480;
S_00000230c3929aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000230c3a86000_0 .net "EX_ALU_OUT", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3a87220_0 .net "EX_memread", 0 0, v00000230c3b752d0_0;  alias, 1 drivers
v00000230c3a712e0_0 .net "EX_memwrite", 0 0, v00000230c3b75370_0;  alias, 1 drivers
v00000230c3a6f440_0 .net "EX_opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
v00000230c3b63330_0 .net "EX_rd_ind", 4 0, v00000230c3b754b0_0;  alias, 1 drivers
v00000230c3b633d0_0 .net "EX_rd_indzero", 0 0, L_00000230c3c19250;  1 drivers
v00000230c3b62f70_0 .net "EX_regwrite", 0 0, v00000230c3b75730_0;  alias, 1 drivers
v00000230c3b62570_0 .net "EX_rs2_out", 31 0, v00000230c3b74330_0;  alias, 1 drivers
v00000230c3b621b0_0 .var "MEM_ALU_OUT", 31 0;
v00000230c3b631f0_0 .var "MEM_memread", 0 0;
v00000230c3b63650_0 .var "MEM_memwrite", 0 0;
v00000230c3b62b10_0 .var "MEM_opcode", 11 0;
v00000230c3b62d90_0 .var "MEM_rd_ind", 4 0;
v00000230c3b63e70_0 .var "MEM_rd_indzero", 0 0;
v00000230c3b63dd0_0 .var "MEM_regwrite", 0 0;
v00000230c3b61cb0_0 .var "MEM_rs2", 31 0;
v00000230c3b629d0_0 .net "clk", 0 0, L_00000230c3c0ff80;  1 drivers
v00000230c3b624d0_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aeb220 .event posedge, v00000230c3b624d0_0, v00000230c3b629d0_0;
S_00000230c3929c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000230c3911490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c39114c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3911500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3911538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3911570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c39115a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c39115e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3911618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3911650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3911688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c39116c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c39116f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3911730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3911768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c39117a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c39117d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3911810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3911848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3911880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c39118b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c39118f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3911928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3911960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3911998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c39119d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000230c3c101b0 .functor XOR 1, L_00000230c3c0f500, v00000230c3b74650_0, C4<0>, C4<0>;
L_00000230c3c10140 .functor NOT 1, L_00000230c3c101b0, C4<0>, C4<0>, C4<0>;
L_00000230c3c10220 .functor OR 1, v00000230c3b9d700_0, L_00000230c3c10140, C4<0>, C4<0>;
L_00000230c3c0fff0 .functor NOT 1, L_00000230c3c10220, C4<0>, C4<0>, C4<0>;
v00000230c3b66120_0 .net "ALU_OP", 3 0, v00000230c3b65fe0_0;  1 drivers
v00000230c3b69000_0 .net "BranchDecision", 0 0, L_00000230c3c0f500;  1 drivers
v00000230c3b68740_0 .net "CF", 0 0, v00000230c3b68240_0;  1 drivers
v00000230c3b68ec0_0 .net "EX_opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
v00000230c3b686a0_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  alias, 1 drivers
v00000230c3b691e0_0 .net "ZF", 0 0, L_00000230c3c0fab0;  1 drivers
L_00000230c3bc0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000230c3b68880_0 .net/2u *"_ivl_0", 31 0, L_00000230c3bc0ce8;  1 drivers
v00000230c3b69460_0 .net *"_ivl_11", 0 0, L_00000230c3c10220;  1 drivers
v00000230c3b68f60_0 .net *"_ivl_2", 31 0, L_00000230c3ba3380;  1 drivers
v00000230c3b69780_0 .net *"_ivl_6", 0 0, L_00000230c3c101b0;  1 drivers
v00000230c3b68560_0 .net *"_ivl_8", 0 0, L_00000230c3c10140;  1 drivers
v00000230c3b693c0_0 .net "alu_out", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3b687e0_0 .net "alu_outw", 31 0, v00000230c3b65ea0_0;  1 drivers
v00000230c3b69140_0 .net "is_beq", 0 0, v00000230c3b74970_0;  alias, 1 drivers
v00000230c3b690a0_0 .net "is_bne", 0 0, v00000230c3b74f10_0;  alias, 1 drivers
v00000230c3b68920_0 .net "is_jal", 0 0, v00000230c3b74fb0_0;  alias, 1 drivers
v00000230c3b69500_0 .net "oper1", 31 0, v00000230c3b75690_0;  alias, 1 drivers
v00000230c3b68420_0 .net "oper2", 31 0, v00000230c3b74830_0;  alias, 1 drivers
v00000230c3b689c0_0 .net "pc", 31 0, v00000230c3b75230_0;  alias, 1 drivers
v00000230c3b69320_0 .net "predicted", 0 0, v00000230c3b74650_0;  alias, 1 drivers
v00000230c3b68d80_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
L_00000230c3ba3380 .arith/sum 32, v00000230c3b75230_0, L_00000230c3bc0ce8;
L_00000230c3ba3420 .functor MUXZ 32, v00000230c3b65ea0_0, L_00000230c3ba3380, v00000230c3b74fb0_0, C4<>;
S_00000230c3970140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000230c3929c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000230c3c0f340 .functor AND 1, v00000230c3b74970_0, L_00000230c3c0f260, C4<1>, C4<1>;
L_00000230c3c0f420 .functor NOT 1, L_00000230c3c0f260, C4<0>, C4<0>, C4<0>;
L_00000230c3c0f490 .functor AND 1, v00000230c3b74f10_0, L_00000230c3c0f420, C4<1>, C4<1>;
L_00000230c3c0f500 .functor OR 1, L_00000230c3c0f340, L_00000230c3c0f490, C4<0>, C4<0>;
v00000230c3b66ee0_0 .net "BranchDecision", 0 0, L_00000230c3c0f500;  alias, 1 drivers
v00000230c3b67660_0 .net *"_ivl_2", 0 0, L_00000230c3c0f420;  1 drivers
v00000230c3b67b60_0 .net "is_beq", 0 0, v00000230c3b74970_0;  alias, 1 drivers
v00000230c3b68100_0 .net "is_beq_taken", 0 0, L_00000230c3c0f340;  1 drivers
v00000230c3b67d40_0 .net "is_bne", 0 0, v00000230c3b74f10_0;  alias, 1 drivers
v00000230c3b67700_0 .net "is_bne_taken", 0 0, L_00000230c3c0f490;  1 drivers
v00000230c3b677a0_0 .net "is_eq", 0 0, L_00000230c3c0f260;  1 drivers
v00000230c3b67de0_0 .net "oper1", 31 0, v00000230c3b75690_0;  alias, 1 drivers
v00000230c3b67e80_0 .net "oper2", 31 0, v00000230c3b74830_0;  alias, 1 drivers
S_00000230c39702d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000230c3970140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000230c3c0e7e0 .functor XOR 1, L_00000230c3ba4d20, L_00000230c3ba4820, C4<0>, C4<0>;
L_00000230c3c0f810 .functor XOR 1, L_00000230c3ba4dc0, L_00000230c3ba4e60, C4<0>, C4<0>;
L_00000230c3c0f3b0 .functor XOR 1, L_00000230c3ba4b40, L_00000230c3ba4f00, C4<0>, C4<0>;
L_00000230c3c0fc70 .functor XOR 1, L_00000230c3ba4a00, L_00000230c3ba48c0, C4<0>, C4<0>;
L_00000230c3c0fb20 .functor XOR 1, L_00000230c3ba4960, L_00000230c3ba4aa0, C4<0>, C4<0>;
L_00000230c3c0e930 .functor XOR 1, L_00000230c3ba4be0, L_00000230c3ba4c80, C4<0>, C4<0>;
L_00000230c3c0f0a0 .functor XOR 1, L_00000230c3c155b0, L_00000230c3c15fb0, C4<0>, C4<0>;
L_00000230c3c0fdc0 .functor XOR 1, L_00000230c3c14ed0, L_00000230c3c14d90, C4<0>, C4<0>;
L_00000230c3c0fea0 .functor XOR 1, L_00000230c3c16eb0, L_00000230c3c15970, C4<0>, C4<0>;
L_00000230c3c0f5e0 .functor XOR 1, L_00000230c3c164b0, L_00000230c3c16cd0, C4<0>, C4<0>;
L_00000230c3c0ee70 .functor XOR 1, L_00000230c3c15c90, L_00000230c3c16230, C4<0>, C4<0>;
L_00000230c3c0ed90 .functor XOR 1, L_00000230c3c15650, L_00000230c3c16b90, C4<0>, C4<0>;
L_00000230c3c0e460 .functor XOR 1, L_00000230c3c15a10, L_00000230c3c150b0, C4<0>, C4<0>;
L_00000230c3c0ee00 .functor XOR 1, L_00000230c3c15f10, L_00000230c3c14cf0, C4<0>, C4<0>;
L_00000230c3c0ea10 .functor XOR 1, L_00000230c3c16870, L_00000230c3c16730, C4<0>, C4<0>;
L_00000230c3c0ff10 .functor XOR 1, L_00000230c3c169b0, L_00000230c3c16c30, C4<0>, C4<0>;
L_00000230c3c0ef50 .functor XOR 1, L_00000230c3c14e30, L_00000230c3c16050, C4<0>, C4<0>;
L_00000230c3c0e4d0 .functor XOR 1, L_00000230c3c15e70, L_00000230c3c15830, C4<0>, C4<0>;
L_00000230c3c0f8f0 .functor XOR 1, L_00000230c3c14f70, L_00000230c3c153d0, C4<0>, C4<0>;
L_00000230c3c0e8c0 .functor XOR 1, L_00000230c3c16d70, L_00000230c3c16af0, C4<0>, C4<0>;
L_00000230c3c0e620 .functor XOR 1, L_00000230c3c16910, L_00000230c3c15010, C4<0>, C4<0>;
L_00000230c3c0efc0 .functor XOR 1, L_00000230c3c16a50, L_00000230c3c158d0, C4<0>, C4<0>;
L_00000230c3c0ed20 .functor XOR 1, L_00000230c3c15bf0, L_00000230c3c15470, C4<0>, C4<0>;
L_00000230c3c0f650 .functor XOR 1, L_00000230c3c16e10, L_00000230c3c15dd0, C4<0>, C4<0>;
L_00000230c3c0f030 .functor XOR 1, L_00000230c3c15d30, L_00000230c3c16f50, C4<0>, C4<0>;
L_00000230c3c0e9a0 .functor XOR 1, L_00000230c3c15510, L_00000230c3c167d0, C4<0>, C4<0>;
L_00000230c3c0eaf0 .functor XOR 1, L_00000230c3c17270, L_00000230c3c156f0, C4<0>, C4<0>;
L_00000230c3c0ec40 .functor XOR 1, L_00000230c3c160f0, L_00000230c3c15ab0, C4<0>, C4<0>;
L_00000230c3c0ecb0 .functor XOR 1, L_00000230c3c16ff0, L_00000230c3c17090, C4<0>, C4<0>;
L_00000230c3c0f110 .functor XOR 1, L_00000230c3c17130, L_00000230c3c15790, C4<0>, C4<0>;
L_00000230c3c0f180 .functor XOR 1, L_00000230c3c16550, L_00000230c3c16370, C4<0>, C4<0>;
L_00000230c3c0f1f0 .functor XOR 1, L_00000230c3c16190, L_00000230c3c171d0, C4<0>, C4<0>;
L_00000230c3c0f260/0/0 .functor OR 1, L_00000230c3c17310, L_00000230c3c15150, L_00000230c3c162d0, L_00000230c3c16410;
L_00000230c3c0f260/0/4 .functor OR 1, L_00000230c3c165f0, L_00000230c3c16690, L_00000230c3c14bb0, L_00000230c3c14c50;
L_00000230c3c0f260/0/8 .functor OR 1, L_00000230c3c151f0, L_00000230c3c15290, L_00000230c3c15330, L_00000230c3c17db0;
L_00000230c3c0f260/0/12 .functor OR 1, L_00000230c3c18df0, L_00000230c3c17bd0, L_00000230c3c187b0, L_00000230c3c18c10;
L_00000230c3c0f260/0/16 .functor OR 1, L_00000230c3c180d0, L_00000230c3c17950, L_00000230c3c188f0, L_00000230c3c18170;
L_00000230c3c0f260/0/20 .functor OR 1, L_00000230c3c18fd0, L_00000230c3c19070, L_00000230c3c18f30, L_00000230c3c197f0;
L_00000230c3c0f260/0/24 .functor OR 1, L_00000230c3c19570, L_00000230c3c18850, L_00000230c3c191b0, L_00000230c3c19390;
L_00000230c3c0f260/0/28 .functor OR 1, L_00000230c3c183f0, L_00000230c3c18490, L_00000230c3c18d50, L_00000230c3c173b0;
L_00000230c3c0f260/1/0 .functor OR 1, L_00000230c3c0f260/0/0, L_00000230c3c0f260/0/4, L_00000230c3c0f260/0/8, L_00000230c3c0f260/0/12;
L_00000230c3c0f260/1/4 .functor OR 1, L_00000230c3c0f260/0/16, L_00000230c3c0f260/0/20, L_00000230c3c0f260/0/24, L_00000230c3c0f260/0/28;
L_00000230c3c0f260 .functor NOR 1, L_00000230c3c0f260/1/0, L_00000230c3c0f260/1/4, C4<0>, C4<0>;
v00000230c3b63f10_0 .net *"_ivl_0", 0 0, L_00000230c3c0e7e0;  1 drivers
v00000230c3b63fb0_0 .net *"_ivl_101", 0 0, L_00000230c3c16050;  1 drivers
v00000230c3b62cf0_0 .net *"_ivl_102", 0 0, L_00000230c3c0e4d0;  1 drivers
v00000230c3b64050_0 .net *"_ivl_105", 0 0, L_00000230c3c15e70;  1 drivers
v00000230c3b63b50_0 .net *"_ivl_107", 0 0, L_00000230c3c15830;  1 drivers
v00000230c3b62e30_0 .net *"_ivl_108", 0 0, L_00000230c3c0f8f0;  1 drivers
v00000230c3b62ed0_0 .net *"_ivl_11", 0 0, L_00000230c3ba4e60;  1 drivers
v00000230c3b63830_0 .net *"_ivl_111", 0 0, L_00000230c3c14f70;  1 drivers
v00000230c3b61fd0_0 .net *"_ivl_113", 0 0, L_00000230c3c153d0;  1 drivers
v00000230c3b61c10_0 .net *"_ivl_114", 0 0, L_00000230c3c0e8c0;  1 drivers
v00000230c3b62610_0 .net *"_ivl_117", 0 0, L_00000230c3c16d70;  1 drivers
v00000230c3b62250_0 .net *"_ivl_119", 0 0, L_00000230c3c16af0;  1 drivers
v00000230c3b640f0_0 .net *"_ivl_12", 0 0, L_00000230c3c0f3b0;  1 drivers
v00000230c3b636f0_0 .net *"_ivl_120", 0 0, L_00000230c3c0e620;  1 drivers
v00000230c3b63c90_0 .net *"_ivl_123", 0 0, L_00000230c3c16910;  1 drivers
v00000230c3b64190_0 .net *"_ivl_125", 0 0, L_00000230c3c15010;  1 drivers
v00000230c3b63010_0 .net *"_ivl_126", 0 0, L_00000230c3c0efc0;  1 drivers
v00000230c3b63470_0 .net *"_ivl_129", 0 0, L_00000230c3c16a50;  1 drivers
v00000230c3b63510_0 .net *"_ivl_131", 0 0, L_00000230c3c158d0;  1 drivers
v00000230c3b627f0_0 .net *"_ivl_132", 0 0, L_00000230c3c0ed20;  1 drivers
v00000230c3b630b0_0 .net *"_ivl_135", 0 0, L_00000230c3c15bf0;  1 drivers
v00000230c3b63d30_0 .net *"_ivl_137", 0 0, L_00000230c3c15470;  1 drivers
v00000230c3b61d50_0 .net *"_ivl_138", 0 0, L_00000230c3c0f650;  1 drivers
v00000230c3b63ab0_0 .net *"_ivl_141", 0 0, L_00000230c3c16e10;  1 drivers
v00000230c3b622f0_0 .net *"_ivl_143", 0 0, L_00000230c3c15dd0;  1 drivers
v00000230c3b635b0_0 .net *"_ivl_144", 0 0, L_00000230c3c0f030;  1 drivers
v00000230c3b62a70_0 .net *"_ivl_147", 0 0, L_00000230c3c15d30;  1 drivers
v00000230c3b62bb0_0 .net *"_ivl_149", 0 0, L_00000230c3c16f50;  1 drivers
v00000230c3b63150_0 .net *"_ivl_15", 0 0, L_00000230c3ba4b40;  1 drivers
v00000230c3b63290_0 .net *"_ivl_150", 0 0, L_00000230c3c0e9a0;  1 drivers
v00000230c3b63bf0_0 .net *"_ivl_153", 0 0, L_00000230c3c15510;  1 drivers
v00000230c3b64230_0 .net *"_ivl_155", 0 0, L_00000230c3c167d0;  1 drivers
v00000230c3b62390_0 .net *"_ivl_156", 0 0, L_00000230c3c0eaf0;  1 drivers
v00000230c3b61f30_0 .net *"_ivl_159", 0 0, L_00000230c3c17270;  1 drivers
v00000230c3b62070_0 .net *"_ivl_161", 0 0, L_00000230c3c156f0;  1 drivers
v00000230c3b62890_0 .net *"_ivl_162", 0 0, L_00000230c3c0ec40;  1 drivers
v00000230c3b61ad0_0 .net *"_ivl_165", 0 0, L_00000230c3c160f0;  1 drivers
v00000230c3b61b70_0 .net *"_ivl_167", 0 0, L_00000230c3c15ab0;  1 drivers
v00000230c3b61e90_0 .net *"_ivl_168", 0 0, L_00000230c3c0ecb0;  1 drivers
v00000230c3b63790_0 .net *"_ivl_17", 0 0, L_00000230c3ba4f00;  1 drivers
v00000230c3b62110_0 .net *"_ivl_171", 0 0, L_00000230c3c16ff0;  1 drivers
v00000230c3b638d0_0 .net *"_ivl_173", 0 0, L_00000230c3c17090;  1 drivers
v00000230c3b63970_0 .net *"_ivl_174", 0 0, L_00000230c3c0f110;  1 drivers
v00000230c3b63a10_0 .net *"_ivl_177", 0 0, L_00000230c3c17130;  1 drivers
v00000230c3b61df0_0 .net *"_ivl_179", 0 0, L_00000230c3c15790;  1 drivers
v00000230c3b62430_0 .net *"_ivl_18", 0 0, L_00000230c3c0fc70;  1 drivers
v00000230c3b626b0_0 .net *"_ivl_180", 0 0, L_00000230c3c0f180;  1 drivers
v00000230c3b62750_0 .net *"_ivl_183", 0 0, L_00000230c3c16550;  1 drivers
v00000230c3b62930_0 .net *"_ivl_185", 0 0, L_00000230c3c16370;  1 drivers
v00000230c3b64b90_0 .net *"_ivl_186", 0 0, L_00000230c3c0f1f0;  1 drivers
v00000230c3b65630_0 .net *"_ivl_190", 0 0, L_00000230c3c16190;  1 drivers
v00000230c3b64c30_0 .net *"_ivl_192", 0 0, L_00000230c3c171d0;  1 drivers
v00000230c3b64730_0 .net *"_ivl_194", 0 0, L_00000230c3c17310;  1 drivers
v00000230c3b64ff0_0 .net *"_ivl_196", 0 0, L_00000230c3c15150;  1 drivers
v00000230c3b642d0_0 .net *"_ivl_198", 0 0, L_00000230c3c162d0;  1 drivers
v00000230c3b64550_0 .net *"_ivl_200", 0 0, L_00000230c3c16410;  1 drivers
v00000230c3b651d0_0 .net *"_ivl_202", 0 0, L_00000230c3c165f0;  1 drivers
v00000230c3b654f0_0 .net *"_ivl_204", 0 0, L_00000230c3c16690;  1 drivers
v00000230c3b64e10_0 .net *"_ivl_206", 0 0, L_00000230c3c14bb0;  1 drivers
v00000230c3b647d0_0 .net *"_ivl_208", 0 0, L_00000230c3c14c50;  1 drivers
v00000230c3b64870_0 .net *"_ivl_21", 0 0, L_00000230c3ba4a00;  1 drivers
v00000230c3b645f0_0 .net *"_ivl_210", 0 0, L_00000230c3c151f0;  1 drivers
v00000230c3b64d70_0 .net *"_ivl_212", 0 0, L_00000230c3c15290;  1 drivers
v00000230c3b64910_0 .net *"_ivl_214", 0 0, L_00000230c3c15330;  1 drivers
v00000230c3b65950_0 .net *"_ivl_216", 0 0, L_00000230c3c17db0;  1 drivers
v00000230c3b64eb0_0 .net *"_ivl_218", 0 0, L_00000230c3c18df0;  1 drivers
v00000230c3b64410_0 .net *"_ivl_220", 0 0, L_00000230c3c17bd0;  1 drivers
v00000230c3b64370_0 .net *"_ivl_222", 0 0, L_00000230c3c187b0;  1 drivers
v00000230c3b65270_0 .net *"_ivl_224", 0 0, L_00000230c3c18c10;  1 drivers
v00000230c3b65770_0 .net *"_ivl_226", 0 0, L_00000230c3c180d0;  1 drivers
v00000230c3b64690_0 .net *"_ivl_228", 0 0, L_00000230c3c17950;  1 drivers
v00000230c3b644b0_0 .net *"_ivl_23", 0 0, L_00000230c3ba48c0;  1 drivers
v00000230c3b649b0_0 .net *"_ivl_230", 0 0, L_00000230c3c188f0;  1 drivers
v00000230c3b658b0_0 .net *"_ivl_232", 0 0, L_00000230c3c18170;  1 drivers
v00000230c3b64a50_0 .net *"_ivl_234", 0 0, L_00000230c3c18fd0;  1 drivers
v00000230c3b653b0_0 .net *"_ivl_236", 0 0, L_00000230c3c19070;  1 drivers
v00000230c3b65590_0 .net *"_ivl_238", 0 0, L_00000230c3c18f30;  1 drivers
v00000230c3b656d0_0 .net *"_ivl_24", 0 0, L_00000230c3c0fb20;  1 drivers
v00000230c3b64af0_0 .net *"_ivl_240", 0 0, L_00000230c3c197f0;  1 drivers
v00000230c3b65090_0 .net *"_ivl_242", 0 0, L_00000230c3c19570;  1 drivers
v00000230c3b64cd0_0 .net *"_ivl_244", 0 0, L_00000230c3c18850;  1 drivers
v00000230c3b64f50_0 .net *"_ivl_246", 0 0, L_00000230c3c191b0;  1 drivers
v00000230c3b65810_0 .net *"_ivl_248", 0 0, L_00000230c3c19390;  1 drivers
v00000230c3b65130_0 .net *"_ivl_250", 0 0, L_00000230c3c183f0;  1 drivers
v00000230c3b65310_0 .net *"_ivl_252", 0 0, L_00000230c3c18490;  1 drivers
v00000230c3b65450_0 .net *"_ivl_254", 0 0, L_00000230c3c18d50;  1 drivers
v00000230c3a875e0_0 .net *"_ivl_256", 0 0, L_00000230c3c173b0;  1 drivers
v00000230c3b66e40_0 .net *"_ivl_27", 0 0, L_00000230c3ba4960;  1 drivers
v00000230c3b67020_0 .net *"_ivl_29", 0 0, L_00000230c3ba4aa0;  1 drivers
v00000230c3b669e0_0 .net *"_ivl_3", 0 0, L_00000230c3ba4d20;  1 drivers
v00000230c3b664e0_0 .net *"_ivl_30", 0 0, L_00000230c3c0e930;  1 drivers
v00000230c3b670c0_0 .net *"_ivl_33", 0 0, L_00000230c3ba4be0;  1 drivers
v00000230c3b67fc0_0 .net *"_ivl_35", 0 0, L_00000230c3ba4c80;  1 drivers
v00000230c3b66f80_0 .net *"_ivl_36", 0 0, L_00000230c3c0f0a0;  1 drivers
v00000230c3b65ae0_0 .net *"_ivl_39", 0 0, L_00000230c3c155b0;  1 drivers
v00000230c3b66b20_0 .net *"_ivl_41", 0 0, L_00000230c3c15fb0;  1 drivers
v00000230c3b678e0_0 .net *"_ivl_42", 0 0, L_00000230c3c0fdc0;  1 drivers
v00000230c3b66800_0 .net *"_ivl_45", 0 0, L_00000230c3c14ed0;  1 drivers
v00000230c3b66bc0_0 .net *"_ivl_47", 0 0, L_00000230c3c14d90;  1 drivers
v00000230c3b661c0_0 .net *"_ivl_48", 0 0, L_00000230c3c0fea0;  1 drivers
v00000230c3b67160_0 .net *"_ivl_5", 0 0, L_00000230c3ba4820;  1 drivers
v00000230c3b66760_0 .net *"_ivl_51", 0 0, L_00000230c3c16eb0;  1 drivers
v00000230c3b66440_0 .net *"_ivl_53", 0 0, L_00000230c3c15970;  1 drivers
v00000230c3b66580_0 .net *"_ivl_54", 0 0, L_00000230c3c0f5e0;  1 drivers
v00000230c3b673e0_0 .net *"_ivl_57", 0 0, L_00000230c3c164b0;  1 drivers
v00000230c3b66620_0 .net *"_ivl_59", 0 0, L_00000230c3c16cd0;  1 drivers
v00000230c3b67980_0 .net *"_ivl_6", 0 0, L_00000230c3c0f810;  1 drivers
v00000230c3b67200_0 .net *"_ivl_60", 0 0, L_00000230c3c0ee70;  1 drivers
v00000230c3b65b80_0 .net *"_ivl_63", 0 0, L_00000230c3c15c90;  1 drivers
v00000230c3b666c0_0 .net *"_ivl_65", 0 0, L_00000230c3c16230;  1 drivers
v00000230c3b672a0_0 .net *"_ivl_66", 0 0, L_00000230c3c0ed90;  1 drivers
v00000230c3b65f40_0 .net *"_ivl_69", 0 0, L_00000230c3c15650;  1 drivers
v00000230c3b67c00_0 .net *"_ivl_71", 0 0, L_00000230c3c16b90;  1 drivers
v00000230c3b67840_0 .net *"_ivl_72", 0 0, L_00000230c3c0e460;  1 drivers
v00000230c3b668a0_0 .net *"_ivl_75", 0 0, L_00000230c3c15a10;  1 drivers
v00000230c3b67a20_0 .net *"_ivl_77", 0 0, L_00000230c3c150b0;  1 drivers
v00000230c3b67ca0_0 .net *"_ivl_78", 0 0, L_00000230c3c0ee00;  1 drivers
v00000230c3b66300_0 .net *"_ivl_81", 0 0, L_00000230c3c15f10;  1 drivers
v00000230c3b67340_0 .net *"_ivl_83", 0 0, L_00000230c3c14cf0;  1 drivers
v00000230c3b66260_0 .net *"_ivl_84", 0 0, L_00000230c3c0ea10;  1 drivers
v00000230c3b66940_0 .net *"_ivl_87", 0 0, L_00000230c3c16870;  1 drivers
v00000230c3b66a80_0 .net *"_ivl_89", 0 0, L_00000230c3c16730;  1 drivers
v00000230c3b65c20_0 .net *"_ivl_9", 0 0, L_00000230c3ba4dc0;  1 drivers
v00000230c3b67ac0_0 .net *"_ivl_90", 0 0, L_00000230c3c0ff10;  1 drivers
v00000230c3b66c60_0 .net *"_ivl_93", 0 0, L_00000230c3c169b0;  1 drivers
v00000230c3b65cc0_0 .net *"_ivl_95", 0 0, L_00000230c3c16c30;  1 drivers
v00000230c3b67480_0 .net *"_ivl_96", 0 0, L_00000230c3c0ef50;  1 drivers
v00000230c3b663a0_0 .net *"_ivl_99", 0 0, L_00000230c3c14e30;  1 drivers
v00000230c3b67520_0 .net "a", 31 0, v00000230c3b75690_0;  alias, 1 drivers
v00000230c3b66d00_0 .net "b", 31 0, v00000230c3b74830_0;  alias, 1 drivers
v00000230c3b675c0_0 .net "out", 0 0, L_00000230c3c0f260;  alias, 1 drivers
v00000230c3b66da0_0 .net "temp", 31 0, L_00000230c3c15b50;  1 drivers
L_00000230c3ba4d20 .part v00000230c3b75690_0, 0, 1;
L_00000230c3ba4820 .part v00000230c3b74830_0, 0, 1;
L_00000230c3ba4dc0 .part v00000230c3b75690_0, 1, 1;
L_00000230c3ba4e60 .part v00000230c3b74830_0, 1, 1;
L_00000230c3ba4b40 .part v00000230c3b75690_0, 2, 1;
L_00000230c3ba4f00 .part v00000230c3b74830_0, 2, 1;
L_00000230c3ba4a00 .part v00000230c3b75690_0, 3, 1;
L_00000230c3ba48c0 .part v00000230c3b74830_0, 3, 1;
L_00000230c3ba4960 .part v00000230c3b75690_0, 4, 1;
L_00000230c3ba4aa0 .part v00000230c3b74830_0, 4, 1;
L_00000230c3ba4be0 .part v00000230c3b75690_0, 5, 1;
L_00000230c3ba4c80 .part v00000230c3b74830_0, 5, 1;
L_00000230c3c155b0 .part v00000230c3b75690_0, 6, 1;
L_00000230c3c15fb0 .part v00000230c3b74830_0, 6, 1;
L_00000230c3c14ed0 .part v00000230c3b75690_0, 7, 1;
L_00000230c3c14d90 .part v00000230c3b74830_0, 7, 1;
L_00000230c3c16eb0 .part v00000230c3b75690_0, 8, 1;
L_00000230c3c15970 .part v00000230c3b74830_0, 8, 1;
L_00000230c3c164b0 .part v00000230c3b75690_0, 9, 1;
L_00000230c3c16cd0 .part v00000230c3b74830_0, 9, 1;
L_00000230c3c15c90 .part v00000230c3b75690_0, 10, 1;
L_00000230c3c16230 .part v00000230c3b74830_0, 10, 1;
L_00000230c3c15650 .part v00000230c3b75690_0, 11, 1;
L_00000230c3c16b90 .part v00000230c3b74830_0, 11, 1;
L_00000230c3c15a10 .part v00000230c3b75690_0, 12, 1;
L_00000230c3c150b0 .part v00000230c3b74830_0, 12, 1;
L_00000230c3c15f10 .part v00000230c3b75690_0, 13, 1;
L_00000230c3c14cf0 .part v00000230c3b74830_0, 13, 1;
L_00000230c3c16870 .part v00000230c3b75690_0, 14, 1;
L_00000230c3c16730 .part v00000230c3b74830_0, 14, 1;
L_00000230c3c169b0 .part v00000230c3b75690_0, 15, 1;
L_00000230c3c16c30 .part v00000230c3b74830_0, 15, 1;
L_00000230c3c14e30 .part v00000230c3b75690_0, 16, 1;
L_00000230c3c16050 .part v00000230c3b74830_0, 16, 1;
L_00000230c3c15e70 .part v00000230c3b75690_0, 17, 1;
L_00000230c3c15830 .part v00000230c3b74830_0, 17, 1;
L_00000230c3c14f70 .part v00000230c3b75690_0, 18, 1;
L_00000230c3c153d0 .part v00000230c3b74830_0, 18, 1;
L_00000230c3c16d70 .part v00000230c3b75690_0, 19, 1;
L_00000230c3c16af0 .part v00000230c3b74830_0, 19, 1;
L_00000230c3c16910 .part v00000230c3b75690_0, 20, 1;
L_00000230c3c15010 .part v00000230c3b74830_0, 20, 1;
L_00000230c3c16a50 .part v00000230c3b75690_0, 21, 1;
L_00000230c3c158d0 .part v00000230c3b74830_0, 21, 1;
L_00000230c3c15bf0 .part v00000230c3b75690_0, 22, 1;
L_00000230c3c15470 .part v00000230c3b74830_0, 22, 1;
L_00000230c3c16e10 .part v00000230c3b75690_0, 23, 1;
L_00000230c3c15dd0 .part v00000230c3b74830_0, 23, 1;
L_00000230c3c15d30 .part v00000230c3b75690_0, 24, 1;
L_00000230c3c16f50 .part v00000230c3b74830_0, 24, 1;
L_00000230c3c15510 .part v00000230c3b75690_0, 25, 1;
L_00000230c3c167d0 .part v00000230c3b74830_0, 25, 1;
L_00000230c3c17270 .part v00000230c3b75690_0, 26, 1;
L_00000230c3c156f0 .part v00000230c3b74830_0, 26, 1;
L_00000230c3c160f0 .part v00000230c3b75690_0, 27, 1;
L_00000230c3c15ab0 .part v00000230c3b74830_0, 27, 1;
L_00000230c3c16ff0 .part v00000230c3b75690_0, 28, 1;
L_00000230c3c17090 .part v00000230c3b74830_0, 28, 1;
L_00000230c3c17130 .part v00000230c3b75690_0, 29, 1;
L_00000230c3c15790 .part v00000230c3b74830_0, 29, 1;
L_00000230c3c16550 .part v00000230c3b75690_0, 30, 1;
L_00000230c3c16370 .part v00000230c3b74830_0, 30, 1;
LS_00000230c3c15b50_0_0 .concat8 [ 1 1 1 1], L_00000230c3c0e7e0, L_00000230c3c0f810, L_00000230c3c0f3b0, L_00000230c3c0fc70;
LS_00000230c3c15b50_0_4 .concat8 [ 1 1 1 1], L_00000230c3c0fb20, L_00000230c3c0e930, L_00000230c3c0f0a0, L_00000230c3c0fdc0;
LS_00000230c3c15b50_0_8 .concat8 [ 1 1 1 1], L_00000230c3c0fea0, L_00000230c3c0f5e0, L_00000230c3c0ee70, L_00000230c3c0ed90;
LS_00000230c3c15b50_0_12 .concat8 [ 1 1 1 1], L_00000230c3c0e460, L_00000230c3c0ee00, L_00000230c3c0ea10, L_00000230c3c0ff10;
LS_00000230c3c15b50_0_16 .concat8 [ 1 1 1 1], L_00000230c3c0ef50, L_00000230c3c0e4d0, L_00000230c3c0f8f0, L_00000230c3c0e8c0;
LS_00000230c3c15b50_0_20 .concat8 [ 1 1 1 1], L_00000230c3c0e620, L_00000230c3c0efc0, L_00000230c3c0ed20, L_00000230c3c0f650;
LS_00000230c3c15b50_0_24 .concat8 [ 1 1 1 1], L_00000230c3c0f030, L_00000230c3c0e9a0, L_00000230c3c0eaf0, L_00000230c3c0ec40;
LS_00000230c3c15b50_0_28 .concat8 [ 1 1 1 1], L_00000230c3c0ecb0, L_00000230c3c0f110, L_00000230c3c0f180, L_00000230c3c0f1f0;
LS_00000230c3c15b50_1_0 .concat8 [ 4 4 4 4], LS_00000230c3c15b50_0_0, LS_00000230c3c15b50_0_4, LS_00000230c3c15b50_0_8, LS_00000230c3c15b50_0_12;
LS_00000230c3c15b50_1_4 .concat8 [ 4 4 4 4], LS_00000230c3c15b50_0_16, LS_00000230c3c15b50_0_20, LS_00000230c3c15b50_0_24, LS_00000230c3c15b50_0_28;
L_00000230c3c15b50 .concat8 [ 16 16 0 0], LS_00000230c3c15b50_1_0, LS_00000230c3c15b50_1_4;
L_00000230c3c16190 .part v00000230c3b75690_0, 31, 1;
L_00000230c3c171d0 .part v00000230c3b74830_0, 31, 1;
L_00000230c3c17310 .part L_00000230c3c15b50, 0, 1;
L_00000230c3c15150 .part L_00000230c3c15b50, 1, 1;
L_00000230c3c162d0 .part L_00000230c3c15b50, 2, 1;
L_00000230c3c16410 .part L_00000230c3c15b50, 3, 1;
L_00000230c3c165f0 .part L_00000230c3c15b50, 4, 1;
L_00000230c3c16690 .part L_00000230c3c15b50, 5, 1;
L_00000230c3c14bb0 .part L_00000230c3c15b50, 6, 1;
L_00000230c3c14c50 .part L_00000230c3c15b50, 7, 1;
L_00000230c3c151f0 .part L_00000230c3c15b50, 8, 1;
L_00000230c3c15290 .part L_00000230c3c15b50, 9, 1;
L_00000230c3c15330 .part L_00000230c3c15b50, 10, 1;
L_00000230c3c17db0 .part L_00000230c3c15b50, 11, 1;
L_00000230c3c18df0 .part L_00000230c3c15b50, 12, 1;
L_00000230c3c17bd0 .part L_00000230c3c15b50, 13, 1;
L_00000230c3c187b0 .part L_00000230c3c15b50, 14, 1;
L_00000230c3c18c10 .part L_00000230c3c15b50, 15, 1;
L_00000230c3c180d0 .part L_00000230c3c15b50, 16, 1;
L_00000230c3c17950 .part L_00000230c3c15b50, 17, 1;
L_00000230c3c188f0 .part L_00000230c3c15b50, 18, 1;
L_00000230c3c18170 .part L_00000230c3c15b50, 19, 1;
L_00000230c3c18fd0 .part L_00000230c3c15b50, 20, 1;
L_00000230c3c19070 .part L_00000230c3c15b50, 21, 1;
L_00000230c3c18f30 .part L_00000230c3c15b50, 22, 1;
L_00000230c3c197f0 .part L_00000230c3c15b50, 23, 1;
L_00000230c3c19570 .part L_00000230c3c15b50, 24, 1;
L_00000230c3c18850 .part L_00000230c3c15b50, 25, 1;
L_00000230c3c191b0 .part L_00000230c3c15b50, 26, 1;
L_00000230c3c19390 .part L_00000230c3c15b50, 27, 1;
L_00000230c3c183f0 .part L_00000230c3c15b50, 28, 1;
L_00000230c3c18490 .part L_00000230c3c15b50, 29, 1;
L_00000230c3c18d50 .part L_00000230c3c15b50, 30, 1;
L_00000230c3c173b0 .part L_00000230c3c15b50, 31, 1;
S_00000230c3928200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000230c3929c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000230c3aeac20 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000230c3c0fab0 .functor NOT 1, L_00000230c3ba40a0, C4<0>, C4<0>, C4<0>;
v00000230c3b67f20_0 .net "A", 31 0, v00000230c3b75690_0;  alias, 1 drivers
v00000230c3b68060_0 .net "ALUOP", 3 0, v00000230c3b65fe0_0;  alias, 1 drivers
v00000230c3b681a0_0 .net "B", 31 0, v00000230c3b74830_0;  alias, 1 drivers
v00000230c3b68240_0 .var "CF", 0 0;
v00000230c3b65d60_0 .net "ZF", 0 0, L_00000230c3c0fab0;  alias, 1 drivers
v00000230c3b65e00_0 .net *"_ivl_1", 0 0, L_00000230c3ba40a0;  1 drivers
v00000230c3b65ea0_0 .var "res", 31 0;
E_00000230c3aeb760 .event anyedge, v00000230c3b68060_0, v00000230c3b67520_0, v00000230c3b66d00_0, v00000230c3b68240_0;
L_00000230c3ba40a0 .reduce/or v00000230c3b65ea0_0;
S_00000230c3928390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000230c3929c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000230c3b6a2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b6a2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b6a310 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b6a348 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b6a380 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b6a3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b6a3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b6a428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b6a460 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b6a498 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b6a4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b6a508 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b6a540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b6a578 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b6a5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b6a5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b6a620 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b6a658 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b6a690 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b6a6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b6a700 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b6a738 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b6a770 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b6a7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b6a7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b65fe0_0 .var "ALU_OP", 3 0;
v00000230c3b66080_0 .net "opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
E_00000230c3aeade0 .event anyedge, v00000230c3a6f440_0;
S_00000230c396d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000230c3b72990_0 .net "EX1_forward_to_B", 31 0, v00000230c3b72ad0_0;  alias, 1 drivers
v00000230c3b725d0_0 .net "EX_PFC", 31 0, v00000230c3b71bd0_0;  alias, 1 drivers
v00000230c3b728f0_0 .net "EX_PFC_to_IF", 31 0, L_00000230c3ba28e0;  alias, 1 drivers
v00000230c3b73890_0 .net "alu_selA", 1 0, L_00000230c3b9e4c0;  alias, 1 drivers
v00000230c3b731b0_0 .net "alu_selB", 1 0, L_00000230c3ba0180;  alias, 1 drivers
v00000230c3b72210_0 .net "ex_haz", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b72d50_0 .net "id_haz", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3b72170_0 .net "is_jr", 0 0, v00000230c3b71a90_0;  alias, 1 drivers
v00000230c3b737f0_0 .net "mem_haz", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b73430_0 .net "oper1", 31 0, L_00000230c3ba6c90;  alias, 1 drivers
v00000230c3b71d10_0 .net "oper2", 31 0, L_00000230c3c0fc00;  alias, 1 drivers
v00000230c3b71ef0_0 .net "pc", 31 0, v00000230c3b73a70_0;  alias, 1 drivers
v00000230c3b73b10_0 .net "rs1", 31 0, v00000230c3b73250_0;  alias, 1 drivers
v00000230c3b71c70_0 .net "rs2_in", 31 0, v00000230c3b73bb0_0;  alias, 1 drivers
v00000230c3b73570_0 .net "rs2_out", 31 0, L_00000230c3c0e850;  alias, 1 drivers
v00000230c3b71db0_0 .net "store_rs2_forward", 1 0, L_00000230c3ba0fe0;  alias, 1 drivers
L_00000230c3ba28e0 .functor MUXZ 32, v00000230c3b71bd0_0, L_00000230c3ba6c90, v00000230c3b71a90_0, C4<>;
S_00000230c396da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000230c396d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000230c3aeab20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000230c3ba5950 .functor NOT 1, L_00000230c3ba2fc0, C4<0>, C4<0>, C4<0>;
L_00000230c3ba6590 .functor NOT 1, L_00000230c3ba2520, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5cd0 .functor NOT 1, L_00000230c3ba2ac0, C4<0>, C4<0>, C4<0>;
L_00000230c3ba6bb0 .functor NOT 1, L_00000230c3ba2160, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5d40 .functor AND 32, L_00000230c3ba6ad0, v00000230c3b73250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba5330 .functor AND 32, L_00000230c3ba5aa0, L_00000230c3c2af30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba5e20 .functor OR 32, L_00000230c3ba5d40, L_00000230c3ba5330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3ba6ec0 .functor AND 32, L_00000230c3ba6600, v00000230c3b621b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba6d00 .functor OR 32, L_00000230c3ba5e20, L_00000230c3ba6ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3ba6e50 .functor AND 32, L_00000230c3ba52c0, L_00000230c3ba3420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba6c90 .functor OR 32, L_00000230c3ba6d00, L_00000230c3ba6e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b68b00_0 .net *"_ivl_1", 0 0, L_00000230c3ba2fc0;  1 drivers
v00000230c3b68ce0_0 .net *"_ivl_13", 0 0, L_00000230c3ba2ac0;  1 drivers
v00000230c3b69960_0 .net *"_ivl_14", 0 0, L_00000230c3ba5cd0;  1 drivers
v00000230c3b682e0_0 .net *"_ivl_19", 0 0, L_00000230c3ba2ca0;  1 drivers
v00000230c3b684c0_0 .net *"_ivl_2", 0 0, L_00000230c3ba5950;  1 drivers
v00000230c3b6d7d0_0 .net *"_ivl_23", 0 0, L_00000230c3ba2b60;  1 drivers
v00000230c3b6bcf0_0 .net *"_ivl_27", 0 0, L_00000230c3ba2160;  1 drivers
v00000230c3b6c5b0_0 .net *"_ivl_28", 0 0, L_00000230c3ba6bb0;  1 drivers
v00000230c3b6deb0_0 .net *"_ivl_33", 0 0, L_00000230c3ba3600;  1 drivers
v00000230c3b6c0b0_0 .net *"_ivl_37", 0 0, L_00000230c3ba27a0;  1 drivers
v00000230c3b6ca10_0 .net *"_ivl_40", 31 0, L_00000230c3ba5d40;  1 drivers
v00000230c3b6b9d0_0 .net *"_ivl_42", 31 0, L_00000230c3ba5330;  1 drivers
v00000230c3b6c790_0 .net *"_ivl_44", 31 0, L_00000230c3ba5e20;  1 drivers
v00000230c3b6c330_0 .net *"_ivl_46", 31 0, L_00000230c3ba6ec0;  1 drivers
v00000230c3b6b930_0 .net *"_ivl_48", 31 0, L_00000230c3ba6d00;  1 drivers
v00000230c3b6c650_0 .net *"_ivl_50", 31 0, L_00000230c3ba6e50;  1 drivers
v00000230c3b6bd90_0 .net *"_ivl_7", 0 0, L_00000230c3ba2520;  1 drivers
v00000230c3b6c150_0 .net *"_ivl_8", 0 0, L_00000230c3ba6590;  1 drivers
v00000230c3b6cfb0_0 .net "ina", 31 0, v00000230c3b73250_0;  alias, 1 drivers
v00000230c3b6bf70_0 .net "inb", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b6c6f0_0 .net "inc", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b6c1f0_0 .net "ind", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3b6ba70_0 .net "out", 31 0, L_00000230c3ba6c90;  alias, 1 drivers
v00000230c3b6d870_0 .net "s0", 31 0, L_00000230c3ba6ad0;  1 drivers
v00000230c3b6c470_0 .net "s1", 31 0, L_00000230c3ba5aa0;  1 drivers
v00000230c3b6b890_0 .net "s2", 31 0, L_00000230c3ba6600;  1 drivers
v00000230c3b6cf10_0 .net "s3", 31 0, L_00000230c3ba52c0;  1 drivers
v00000230c3b6c290_0 .net "sel", 1 0, L_00000230c3b9e4c0;  alias, 1 drivers
L_00000230c3ba2fc0 .part L_00000230c3b9e4c0, 1, 1;
LS_00000230c3ba3560_0_0 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_4 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_8 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_12 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_16 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_20 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_24 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_0_28 .concat [ 1 1 1 1], L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950, L_00000230c3ba5950;
LS_00000230c3ba3560_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3560_0_0, LS_00000230c3ba3560_0_4, LS_00000230c3ba3560_0_8, LS_00000230c3ba3560_0_12;
LS_00000230c3ba3560_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3560_0_16, LS_00000230c3ba3560_0_20, LS_00000230c3ba3560_0_24, LS_00000230c3ba3560_0_28;
L_00000230c3ba3560 .concat [ 16 16 0 0], LS_00000230c3ba3560_1_0, LS_00000230c3ba3560_1_4;
L_00000230c3ba2520 .part L_00000230c3b9e4c0, 0, 1;
LS_00000230c3ba2c00_0_0 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_4 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_8 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_12 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_16 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_20 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_24 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_0_28 .concat [ 1 1 1 1], L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590, L_00000230c3ba6590;
LS_00000230c3ba2c00_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2c00_0_0, LS_00000230c3ba2c00_0_4, LS_00000230c3ba2c00_0_8, LS_00000230c3ba2c00_0_12;
LS_00000230c3ba2c00_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2c00_0_16, LS_00000230c3ba2c00_0_20, LS_00000230c3ba2c00_0_24, LS_00000230c3ba2c00_0_28;
L_00000230c3ba2c00 .concat [ 16 16 0 0], LS_00000230c3ba2c00_1_0, LS_00000230c3ba2c00_1_4;
L_00000230c3ba2ac0 .part L_00000230c3b9e4c0, 1, 1;
LS_00000230c3ba4500_0_0 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_4 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_8 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_12 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_16 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_20 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_24 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_0_28 .concat [ 1 1 1 1], L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0, L_00000230c3ba5cd0;
LS_00000230c3ba4500_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4500_0_0, LS_00000230c3ba4500_0_4, LS_00000230c3ba4500_0_8, LS_00000230c3ba4500_0_12;
LS_00000230c3ba4500_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4500_0_16, LS_00000230c3ba4500_0_20, LS_00000230c3ba4500_0_24, LS_00000230c3ba4500_0_28;
L_00000230c3ba4500 .concat [ 16 16 0 0], LS_00000230c3ba4500_1_0, LS_00000230c3ba4500_1_4;
L_00000230c3ba2ca0 .part L_00000230c3b9e4c0, 0, 1;
LS_00000230c3ba4280_0_0 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_4 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_8 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_12 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_16 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_20 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_24 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_0_28 .concat [ 1 1 1 1], L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0, L_00000230c3ba2ca0;
LS_00000230c3ba4280_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4280_0_0, LS_00000230c3ba4280_0_4, LS_00000230c3ba4280_0_8, LS_00000230c3ba4280_0_12;
LS_00000230c3ba4280_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4280_0_16, LS_00000230c3ba4280_0_20, LS_00000230c3ba4280_0_24, LS_00000230c3ba4280_0_28;
L_00000230c3ba4280 .concat [ 16 16 0 0], LS_00000230c3ba4280_1_0, LS_00000230c3ba4280_1_4;
L_00000230c3ba2b60 .part L_00000230c3b9e4c0, 1, 1;
LS_00000230c3ba3e20_0_0 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_4 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_8 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_12 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_16 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_20 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_24 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_0_28 .concat [ 1 1 1 1], L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60, L_00000230c3ba2b60;
LS_00000230c3ba3e20_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3e20_0_0, LS_00000230c3ba3e20_0_4, LS_00000230c3ba3e20_0_8, LS_00000230c3ba3e20_0_12;
LS_00000230c3ba3e20_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3e20_0_16, LS_00000230c3ba3e20_0_20, LS_00000230c3ba3e20_0_24, LS_00000230c3ba3e20_0_28;
L_00000230c3ba3e20 .concat [ 16 16 0 0], LS_00000230c3ba3e20_1_0, LS_00000230c3ba3e20_1_4;
L_00000230c3ba2160 .part L_00000230c3b9e4c0, 0, 1;
LS_00000230c3ba3ec0_0_0 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_4 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_8 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_12 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_16 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_20 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_24 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_0_28 .concat [ 1 1 1 1], L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0, L_00000230c3ba6bb0;
LS_00000230c3ba3ec0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3ec0_0_0, LS_00000230c3ba3ec0_0_4, LS_00000230c3ba3ec0_0_8, LS_00000230c3ba3ec0_0_12;
LS_00000230c3ba3ec0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3ec0_0_16, LS_00000230c3ba3ec0_0_20, LS_00000230c3ba3ec0_0_24, LS_00000230c3ba3ec0_0_28;
L_00000230c3ba3ec0 .concat [ 16 16 0 0], LS_00000230c3ba3ec0_1_0, LS_00000230c3ba3ec0_1_4;
L_00000230c3ba3600 .part L_00000230c3b9e4c0, 1, 1;
LS_00000230c3ba2e80_0_0 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_4 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_8 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_12 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_16 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_20 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_24 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_0_28 .concat [ 1 1 1 1], L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600, L_00000230c3ba3600;
LS_00000230c3ba2e80_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2e80_0_0, LS_00000230c3ba2e80_0_4, LS_00000230c3ba2e80_0_8, LS_00000230c3ba2e80_0_12;
LS_00000230c3ba2e80_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2e80_0_16, LS_00000230c3ba2e80_0_20, LS_00000230c3ba2e80_0_24, LS_00000230c3ba2e80_0_28;
L_00000230c3ba2e80 .concat [ 16 16 0 0], LS_00000230c3ba2e80_1_0, LS_00000230c3ba2e80_1_4;
L_00000230c3ba27a0 .part L_00000230c3b9e4c0, 0, 1;
LS_00000230c3ba4320_0_0 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_4 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_8 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_12 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_16 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_20 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_24 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_0_28 .concat [ 1 1 1 1], L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0, L_00000230c3ba27a0;
LS_00000230c3ba4320_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4320_0_0, LS_00000230c3ba4320_0_4, LS_00000230c3ba4320_0_8, LS_00000230c3ba4320_0_12;
LS_00000230c3ba4320_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4320_0_16, LS_00000230c3ba4320_0_20, LS_00000230c3ba4320_0_24, LS_00000230c3ba4320_0_28;
L_00000230c3ba4320 .concat [ 16 16 0 0], LS_00000230c3ba4320_1_0, LS_00000230c3ba4320_1_4;
S_00000230c3960940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000230c396da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba6ad0 .functor AND 32, L_00000230c3ba3560, L_00000230c3ba2c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b68600_0 .net "in1", 31 0, L_00000230c3ba3560;  1 drivers
v00000230c3b695a0_0 .net "in2", 31 0, L_00000230c3ba2c00;  1 drivers
v00000230c3b68ba0_0 .net "out", 31 0, L_00000230c3ba6ad0;  alias, 1 drivers
S_00000230c3960ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000230c396da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba5aa0 .functor AND 32, L_00000230c3ba4500, L_00000230c3ba4280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b68380_0 .net "in1", 31 0, L_00000230c3ba4500;  1 drivers
v00000230c3b69640_0 .net "in2", 31 0, L_00000230c3ba4280;  1 drivers
v00000230c3b68e20_0 .net "out", 31 0, L_00000230c3ba5aa0;  alias, 1 drivers
S_00000230c390c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000230c396da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba6600 .functor AND 32, L_00000230c3ba3e20, L_00000230c3ba3ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b69820_0 .net "in1", 31 0, L_00000230c3ba3e20;  1 drivers
v00000230c3b68a60_0 .net "in2", 31 0, L_00000230c3ba3ec0;  1 drivers
v00000230c3b69280_0 .net "out", 31 0, L_00000230c3ba6600;  alias, 1 drivers
S_00000230c3b6b1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000230c396da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba52c0 .functor AND 32, L_00000230c3ba2e80, L_00000230c3ba4320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b696e0_0 .net "in1", 31 0, L_00000230c3ba2e80;  1 drivers
v00000230c3b698c0_0 .net "in2", 31 0, L_00000230c3ba4320;  1 drivers
v00000230c3b68c40_0 .net "out", 31 0, L_00000230c3ba52c0;  alias, 1 drivers
S_00000230c3b6b040 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000230c396d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000230c3aea7e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000230c3ba6d70 .functor NOT 1, L_00000230c3ba3c40, C4<0>, C4<0>, C4<0>;
L_00000230c3ba6de0 .functor NOT 1, L_00000230c3ba3f60, C4<0>, C4<0>, C4<0>;
L_00000230c3ae0f80 .functor NOT 1, L_00000230c3ba3ce0, C4<0>, C4<0>, C4<0>;
L_00000230c3c0fa40 .functor NOT 1, L_00000230c3ba4460, C4<0>, C4<0>, C4<0>;
L_00000230c3c0f960 .functor AND 32, L_00000230c3ba6c20, v00000230c3b72ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0fe30 .functor AND 32, L_00000230c3ba6f30, L_00000230c3c2af30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0f880 .functor OR 32, L_00000230c3c0f960, L_00000230c3c0fe30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3c0fb90 .functor AND 32, L_00000230c3c0f6c0, v00000230c3b621b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0f2d0 .functor OR 32, L_00000230c3c0f880, L_00000230c3c0fb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3c0fce0 .functor AND 32, L_00000230c3c0f570, L_00000230c3ba3420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0fc00 .functor OR 32, L_00000230c3c0f2d0, L_00000230c3c0fce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b6cab0_0 .net *"_ivl_1", 0 0, L_00000230c3ba3c40;  1 drivers
v00000230c3b6d230_0 .net *"_ivl_13", 0 0, L_00000230c3ba3ce0;  1 drivers
v00000230c3b6d0f0_0 .net *"_ivl_14", 0 0, L_00000230c3ae0f80;  1 drivers
v00000230c3b6d2d0_0 .net *"_ivl_19", 0 0, L_00000230c3ba3ba0;  1 drivers
v00000230c3b6ce70_0 .net *"_ivl_2", 0 0, L_00000230c3ba6d70;  1 drivers
v00000230c3b6c010_0 .net *"_ivl_23", 0 0, L_00000230c3ba37e0;  1 drivers
v00000230c3b6dcd0_0 .net *"_ivl_27", 0 0, L_00000230c3ba4460;  1 drivers
v00000230c3b6d550_0 .net *"_ivl_28", 0 0, L_00000230c3c0fa40;  1 drivers
v00000230c3b6cb50_0 .net *"_ivl_33", 0 0, L_00000230c3ba3100;  1 drivers
v00000230c3b6db90_0 .net *"_ivl_37", 0 0, L_00000230c3ba3240;  1 drivers
v00000230c3b6d9b0_0 .net *"_ivl_40", 31 0, L_00000230c3c0f960;  1 drivers
v00000230c3b6c510_0 .net *"_ivl_42", 31 0, L_00000230c3c0fe30;  1 drivers
v00000230c3b6bed0_0 .net *"_ivl_44", 31 0, L_00000230c3c0f880;  1 drivers
v00000230c3b6bbb0_0 .net *"_ivl_46", 31 0, L_00000230c3c0fb90;  1 drivers
v00000230c3b6c830_0 .net *"_ivl_48", 31 0, L_00000230c3c0f2d0;  1 drivers
v00000230c3b6dc30_0 .net *"_ivl_50", 31 0, L_00000230c3c0fce0;  1 drivers
v00000230c3b6c8d0_0 .net *"_ivl_7", 0 0, L_00000230c3ba3f60;  1 drivers
v00000230c3b6d050_0 .net *"_ivl_8", 0 0, L_00000230c3ba6de0;  1 drivers
v00000230c3b6dd70_0 .net "ina", 31 0, v00000230c3b72ad0_0;  alias, 1 drivers
v00000230c3b6bb10_0 .net "inb", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b6de10_0 .net "inc", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b6bc50_0 .net "ind", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3b6d370_0 .net "out", 31 0, L_00000230c3c0fc00;  alias, 1 drivers
v00000230c3b6be30_0 .net "s0", 31 0, L_00000230c3ba6c20;  1 drivers
v00000230c3b6cbf0_0 .net "s1", 31 0, L_00000230c3ba6f30;  1 drivers
v00000230c3b6d5f0_0 .net "s2", 31 0, L_00000230c3c0f6c0;  1 drivers
v00000230c3b6cc90_0 .net "s3", 31 0, L_00000230c3c0f570;  1 drivers
v00000230c3b6d410_0 .net "sel", 1 0, L_00000230c3ba0180;  alias, 1 drivers
L_00000230c3ba3c40 .part L_00000230c3ba0180, 1, 1;
LS_00000230c3ba25c0_0_0 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_4 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_8 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_12 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_16 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_20 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_24 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_0_28 .concat [ 1 1 1 1], L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70, L_00000230c3ba6d70;
LS_00000230c3ba25c0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba25c0_0_0, LS_00000230c3ba25c0_0_4, LS_00000230c3ba25c0_0_8, LS_00000230c3ba25c0_0_12;
LS_00000230c3ba25c0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba25c0_0_16, LS_00000230c3ba25c0_0_20, LS_00000230c3ba25c0_0_24, LS_00000230c3ba25c0_0_28;
L_00000230c3ba25c0 .concat [ 16 16 0 0], LS_00000230c3ba25c0_1_0, LS_00000230c3ba25c0_1_4;
L_00000230c3ba3f60 .part L_00000230c3ba0180, 0, 1;
LS_00000230c3ba43c0_0_0 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_4 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_8 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_12 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_16 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_20 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_24 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_0_28 .concat [ 1 1 1 1], L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0, L_00000230c3ba6de0;
LS_00000230c3ba43c0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba43c0_0_0, LS_00000230c3ba43c0_0_4, LS_00000230c3ba43c0_0_8, LS_00000230c3ba43c0_0_12;
LS_00000230c3ba43c0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba43c0_0_16, LS_00000230c3ba43c0_0_20, LS_00000230c3ba43c0_0_24, LS_00000230c3ba43c0_0_28;
L_00000230c3ba43c0 .concat [ 16 16 0 0], LS_00000230c3ba43c0_1_0, LS_00000230c3ba43c0_1_4;
L_00000230c3ba3ce0 .part L_00000230c3ba0180, 1, 1;
LS_00000230c3ba4000_0_0 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_4 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_8 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_12 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_16 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_20 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_24 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_0_28 .concat [ 1 1 1 1], L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80, L_00000230c3ae0f80;
LS_00000230c3ba4000_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4000_0_0, LS_00000230c3ba4000_0_4, LS_00000230c3ba4000_0_8, LS_00000230c3ba4000_0_12;
LS_00000230c3ba4000_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4000_0_16, LS_00000230c3ba4000_0_20, LS_00000230c3ba4000_0_24, LS_00000230c3ba4000_0_28;
L_00000230c3ba4000 .concat [ 16 16 0 0], LS_00000230c3ba4000_1_0, LS_00000230c3ba4000_1_4;
L_00000230c3ba3ba0 .part L_00000230c3ba0180, 0, 1;
LS_00000230c3ba39c0_0_0 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_4 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_8 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_12 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_16 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_20 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_24 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_0_28 .concat [ 1 1 1 1], L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0, L_00000230c3ba3ba0;
LS_00000230c3ba39c0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba39c0_0_0, LS_00000230c3ba39c0_0_4, LS_00000230c3ba39c0_0_8, LS_00000230c3ba39c0_0_12;
LS_00000230c3ba39c0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba39c0_0_16, LS_00000230c3ba39c0_0_20, LS_00000230c3ba39c0_0_24, LS_00000230c3ba39c0_0_28;
L_00000230c3ba39c0 .concat [ 16 16 0 0], LS_00000230c3ba39c0_1_0, LS_00000230c3ba39c0_1_4;
L_00000230c3ba37e0 .part L_00000230c3ba0180, 1, 1;
LS_00000230c3ba3060_0_0 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_4 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_8 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_12 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_16 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_20 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_24 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_0_28 .concat [ 1 1 1 1], L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0, L_00000230c3ba37e0;
LS_00000230c3ba3060_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3060_0_0, LS_00000230c3ba3060_0_4, LS_00000230c3ba3060_0_8, LS_00000230c3ba3060_0_12;
LS_00000230c3ba3060_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3060_0_16, LS_00000230c3ba3060_0_20, LS_00000230c3ba3060_0_24, LS_00000230c3ba3060_0_28;
L_00000230c3ba3060 .concat [ 16 16 0 0], LS_00000230c3ba3060_1_0, LS_00000230c3ba3060_1_4;
L_00000230c3ba4460 .part L_00000230c3ba0180, 0, 1;
LS_00000230c3ba2a20_0_0 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_4 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_8 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_12 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_16 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_20 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_24 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_0_28 .concat [ 1 1 1 1], L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40, L_00000230c3c0fa40;
LS_00000230c3ba2a20_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2a20_0_0, LS_00000230c3ba2a20_0_4, LS_00000230c3ba2a20_0_8, LS_00000230c3ba2a20_0_12;
LS_00000230c3ba2a20_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2a20_0_16, LS_00000230c3ba2a20_0_20, LS_00000230c3ba2a20_0_24, LS_00000230c3ba2a20_0_28;
L_00000230c3ba2a20 .concat [ 16 16 0 0], LS_00000230c3ba2a20_1_0, LS_00000230c3ba2a20_1_4;
L_00000230c3ba3100 .part L_00000230c3ba0180, 1, 1;
LS_00000230c3ba45a0_0_0 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_4 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_8 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_12 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_16 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_20 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_24 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_0_28 .concat [ 1 1 1 1], L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100, L_00000230c3ba3100;
LS_00000230c3ba45a0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba45a0_0_0, LS_00000230c3ba45a0_0_4, LS_00000230c3ba45a0_0_8, LS_00000230c3ba45a0_0_12;
LS_00000230c3ba45a0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba45a0_0_16, LS_00000230c3ba45a0_0_20, LS_00000230c3ba45a0_0_24, LS_00000230c3ba45a0_0_28;
L_00000230c3ba45a0 .concat [ 16 16 0 0], LS_00000230c3ba45a0_1_0, LS_00000230c3ba45a0_1_4;
L_00000230c3ba3240 .part L_00000230c3ba0180, 0, 1;
LS_00000230c3ba4640_0_0 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_4 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_8 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_12 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_16 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_20 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_24 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_0_28 .concat [ 1 1 1 1], L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240, L_00000230c3ba3240;
LS_00000230c3ba4640_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4640_0_0, LS_00000230c3ba4640_0_4, LS_00000230c3ba4640_0_8, LS_00000230c3ba4640_0_12;
LS_00000230c3ba4640_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4640_0_16, LS_00000230c3ba4640_0_20, LS_00000230c3ba4640_0_24, LS_00000230c3ba4640_0_28;
L_00000230c3ba4640 .concat [ 16 16 0 0], LS_00000230c3ba4640_1_0, LS_00000230c3ba4640_1_4;
S_00000230c3b6aeb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000230c3b6b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba6c20 .functor AND 32, L_00000230c3ba25c0, L_00000230c3ba43c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6cd30_0 .net "in1", 31 0, L_00000230c3ba25c0;  1 drivers
v00000230c3b6df50_0 .net "in2", 31 0, L_00000230c3ba43c0;  1 drivers
v00000230c3b6d190_0 .net "out", 31 0, L_00000230c3ba6c20;  alias, 1 drivers
S_00000230c3b6b360 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000230c3b6b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3ba6f30 .functor AND 32, L_00000230c3ba4000, L_00000230c3ba39c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6d910_0 .net "in1", 31 0, L_00000230c3ba4000;  1 drivers
v00000230c3b6c970_0 .net "in2", 31 0, L_00000230c3ba39c0;  1 drivers
v00000230c3b6da50_0 .net "out", 31 0, L_00000230c3ba6f30;  alias, 1 drivers
S_00000230c3b6b4f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000230c3b6b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0f6c0 .functor AND 32, L_00000230c3ba3060, L_00000230c3ba2a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6dff0_0 .net "in1", 31 0, L_00000230c3ba3060;  1 drivers
v00000230c3b6d4b0_0 .net "in2", 31 0, L_00000230c3ba2a20;  1 drivers
v00000230c3b6c3d0_0 .net "out", 31 0, L_00000230c3c0f6c0;  alias, 1 drivers
S_00000230c3b6b680 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000230c3b6b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0f570 .functor AND 32, L_00000230c3ba45a0, L_00000230c3ba4640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6cdd0_0 .net "in1", 31 0, L_00000230c3ba45a0;  1 drivers
v00000230c3b6daf0_0 .net "in2", 31 0, L_00000230c3ba4640;  1 drivers
v00000230c3b6d690_0 .net "out", 31 0, L_00000230c3c0f570;  alias, 1 drivers
S_00000230c3b6a870 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000230c396d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000230c3aeaca0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000230c3c0ea80 .functor NOT 1, L_00000230c3ba2d40, C4<0>, C4<0>, C4<0>;
L_00000230c3c0e690 .functor NOT 1, L_00000230c3ba4780, C4<0>, C4<0>, C4<0>;
L_00000230c3c0f7a0 .functor NOT 1, L_00000230c3ba3a60, C4<0>, C4<0>, C4<0>;
L_00000230c3c0eb60 .functor NOT 1, L_00000230c3ba22a0, C4<0>, C4<0>, C4<0>;
L_00000230c3c0e700 .functor AND 32, L_00000230c3c0f730, v00000230c3b73bb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0e770 .functor AND 32, L_00000230c3c0e540, L_00000230c3c2af30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0eee0 .functor OR 32, L_00000230c3c0e700, L_00000230c3c0e770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3c0e5b0 .functor AND 32, L_00000230c3c0f9d0, v00000230c3b621b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0fd50 .functor OR 32, L_00000230c3c0eee0, L_00000230c3c0e5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3c0e380 .functor AND 32, L_00000230c3c0ebd0, L_00000230c3ba3420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c0e850 .functor OR 32, L_00000230c3c0fd50, L_00000230c3c0e380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b6eb30_0 .net *"_ivl_1", 0 0, L_00000230c3ba2d40;  1 drivers
v00000230c3b6f170_0 .net *"_ivl_13", 0 0, L_00000230c3ba3a60;  1 drivers
v00000230c3b6edb0_0 .net *"_ivl_14", 0 0, L_00000230c3c0f7a0;  1 drivers
v00000230c3b6e3b0_0 .net *"_ivl_19", 0 0, L_00000230c3ba2f20;  1 drivers
v00000230c3b6ed10_0 .net *"_ivl_2", 0 0, L_00000230c3c0ea80;  1 drivers
v00000230c3b6ee50_0 .net *"_ivl_23", 0 0, L_00000230c3ba2700;  1 drivers
v00000230c3b6e450_0 .net *"_ivl_27", 0 0, L_00000230c3ba22a0;  1 drivers
v00000230c3b6e8b0_0 .net *"_ivl_28", 0 0, L_00000230c3c0eb60;  1 drivers
v00000230c3b6e6d0_0 .net *"_ivl_33", 0 0, L_00000230c3ba31a0;  1 drivers
v00000230c3b6ebd0_0 .net *"_ivl_37", 0 0, L_00000230c3ba2340;  1 drivers
v00000230c3b6e4f0_0 .net *"_ivl_40", 31 0, L_00000230c3c0e700;  1 drivers
v00000230c3b6ef90_0 .net *"_ivl_42", 31 0, L_00000230c3c0e770;  1 drivers
v00000230c3b6e090_0 .net *"_ivl_44", 31 0, L_00000230c3c0eee0;  1 drivers
v00000230c3b6e770_0 .net *"_ivl_46", 31 0, L_00000230c3c0e5b0;  1 drivers
v00000230c3b6f030_0 .net *"_ivl_48", 31 0, L_00000230c3c0fd50;  1 drivers
v00000230c3b6e130_0 .net *"_ivl_50", 31 0, L_00000230c3c0e380;  1 drivers
v00000230c3b6f0d0_0 .net *"_ivl_7", 0 0, L_00000230c3ba4780;  1 drivers
v00000230c3b6f2b0_0 .net *"_ivl_8", 0 0, L_00000230c3c0e690;  1 drivers
v00000230c3b6f350_0 .net "ina", 31 0, v00000230c3b73bb0_0;  alias, 1 drivers
v00000230c3b6f490_0 .net "inb", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b6f670_0 .net "inc", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b6f530_0 .net "ind", 31 0, L_00000230c3ba3420;  alias, 1 drivers
v00000230c3b6f5d0_0 .net "out", 31 0, L_00000230c3c0e850;  alias, 1 drivers
v00000230c3b6e1d0_0 .net "s0", 31 0, L_00000230c3c0f730;  1 drivers
v00000230c3b6f710_0 .net "s1", 31 0, L_00000230c3c0e540;  1 drivers
v00000230c3b6e270_0 .net "s2", 31 0, L_00000230c3c0f9d0;  1 drivers
v00000230c3b71f90_0 .net "s3", 31 0, L_00000230c3c0ebd0;  1 drivers
v00000230c3b72670_0 .net "sel", 1 0, L_00000230c3ba0fe0;  alias, 1 drivers
L_00000230c3ba2d40 .part L_00000230c3ba0fe0, 1, 1;
LS_00000230c3ba2200_0_0 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_4 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_8 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_12 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_16 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_20 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_24 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_0_28 .concat [ 1 1 1 1], L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80, L_00000230c3c0ea80;
LS_00000230c3ba2200_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2200_0_0, LS_00000230c3ba2200_0_4, LS_00000230c3ba2200_0_8, LS_00000230c3ba2200_0_12;
LS_00000230c3ba2200_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2200_0_16, LS_00000230c3ba2200_0_20, LS_00000230c3ba2200_0_24, LS_00000230c3ba2200_0_28;
L_00000230c3ba2200 .concat [ 16 16 0 0], LS_00000230c3ba2200_1_0, LS_00000230c3ba2200_1_4;
L_00000230c3ba4780 .part L_00000230c3ba0fe0, 0, 1;
LS_00000230c3ba2020_0_0 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_4 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_8 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_12 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_16 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_20 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_24 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_0_28 .concat [ 1 1 1 1], L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690, L_00000230c3c0e690;
LS_00000230c3ba2020_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2020_0_0, LS_00000230c3ba2020_0_4, LS_00000230c3ba2020_0_8, LS_00000230c3ba2020_0_12;
LS_00000230c3ba2020_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2020_0_16, LS_00000230c3ba2020_0_20, LS_00000230c3ba2020_0_24, LS_00000230c3ba2020_0_28;
L_00000230c3ba2020 .concat [ 16 16 0 0], LS_00000230c3ba2020_1_0, LS_00000230c3ba2020_1_4;
L_00000230c3ba3a60 .part L_00000230c3ba0fe0, 1, 1;
LS_00000230c3ba2840_0_0 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_4 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_8 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_12 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_16 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_20 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_24 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_0_28 .concat [ 1 1 1 1], L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0, L_00000230c3c0f7a0;
LS_00000230c3ba2840_1_0 .concat [ 4 4 4 4], LS_00000230c3ba2840_0_0, LS_00000230c3ba2840_0_4, LS_00000230c3ba2840_0_8, LS_00000230c3ba2840_0_12;
LS_00000230c3ba2840_1_4 .concat [ 4 4 4 4], LS_00000230c3ba2840_0_16, LS_00000230c3ba2840_0_20, LS_00000230c3ba2840_0_24, LS_00000230c3ba2840_0_28;
L_00000230c3ba2840 .concat [ 16 16 0 0], LS_00000230c3ba2840_1_0, LS_00000230c3ba2840_1_4;
L_00000230c3ba2f20 .part L_00000230c3ba0fe0, 0, 1;
LS_00000230c3ba20c0_0_0 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_4 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_8 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_12 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_16 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_20 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_24 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_0_28 .concat [ 1 1 1 1], L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20, L_00000230c3ba2f20;
LS_00000230c3ba20c0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba20c0_0_0, LS_00000230c3ba20c0_0_4, LS_00000230c3ba20c0_0_8, LS_00000230c3ba20c0_0_12;
LS_00000230c3ba20c0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba20c0_0_16, LS_00000230c3ba20c0_0_20, LS_00000230c3ba20c0_0_24, LS_00000230c3ba20c0_0_28;
L_00000230c3ba20c0 .concat [ 16 16 0 0], LS_00000230c3ba20c0_1_0, LS_00000230c3ba20c0_1_4;
L_00000230c3ba2700 .part L_00000230c3ba0fe0, 1, 1;
LS_00000230c3ba3b00_0_0 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_4 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_8 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_12 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_16 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_20 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_24 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_0_28 .concat [ 1 1 1 1], L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700, L_00000230c3ba2700;
LS_00000230c3ba3b00_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3b00_0_0, LS_00000230c3ba3b00_0_4, LS_00000230c3ba3b00_0_8, LS_00000230c3ba3b00_0_12;
LS_00000230c3ba3b00_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3b00_0_16, LS_00000230c3ba3b00_0_20, LS_00000230c3ba3b00_0_24, LS_00000230c3ba3b00_0_28;
L_00000230c3ba3b00 .concat [ 16 16 0 0], LS_00000230c3ba3b00_1_0, LS_00000230c3ba3b00_1_4;
L_00000230c3ba22a0 .part L_00000230c3ba0fe0, 0, 1;
LS_00000230c3ba4140_0_0 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_4 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_8 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_12 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_16 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_20 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_24 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_0_28 .concat [ 1 1 1 1], L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60, L_00000230c3c0eb60;
LS_00000230c3ba4140_1_0 .concat [ 4 4 4 4], LS_00000230c3ba4140_0_0, LS_00000230c3ba4140_0_4, LS_00000230c3ba4140_0_8, LS_00000230c3ba4140_0_12;
LS_00000230c3ba4140_1_4 .concat [ 4 4 4 4], LS_00000230c3ba4140_0_16, LS_00000230c3ba4140_0_20, LS_00000230c3ba4140_0_24, LS_00000230c3ba4140_0_28;
L_00000230c3ba4140 .concat [ 16 16 0 0], LS_00000230c3ba4140_1_0, LS_00000230c3ba4140_1_4;
L_00000230c3ba31a0 .part L_00000230c3ba0fe0, 1, 1;
LS_00000230c3ba3d80_0_0 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_4 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_8 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_12 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_16 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_20 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_24 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_0_28 .concat [ 1 1 1 1], L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0, L_00000230c3ba31a0;
LS_00000230c3ba3d80_1_0 .concat [ 4 4 4 4], LS_00000230c3ba3d80_0_0, LS_00000230c3ba3d80_0_4, LS_00000230c3ba3d80_0_8, LS_00000230c3ba3d80_0_12;
LS_00000230c3ba3d80_1_4 .concat [ 4 4 4 4], LS_00000230c3ba3d80_0_16, LS_00000230c3ba3d80_0_20, LS_00000230c3ba3d80_0_24, LS_00000230c3ba3d80_0_28;
L_00000230c3ba3d80 .concat [ 16 16 0 0], LS_00000230c3ba3d80_1_0, LS_00000230c3ba3d80_1_4;
L_00000230c3ba2340 .part L_00000230c3ba0fe0, 0, 1;
LS_00000230c3ba32e0_0_0 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_4 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_8 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_12 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_16 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_20 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_24 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_0_28 .concat [ 1 1 1 1], L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340, L_00000230c3ba2340;
LS_00000230c3ba32e0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba32e0_0_0, LS_00000230c3ba32e0_0_4, LS_00000230c3ba32e0_0_8, LS_00000230c3ba32e0_0_12;
LS_00000230c3ba32e0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba32e0_0_16, LS_00000230c3ba32e0_0_20, LS_00000230c3ba32e0_0_24, LS_00000230c3ba32e0_0_28;
L_00000230c3ba32e0 .concat [ 16 16 0 0], LS_00000230c3ba32e0_1_0, LS_00000230c3ba32e0_1_4;
S_00000230c3b6ad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000230c3b6a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0f730 .functor AND 32, L_00000230c3ba2200, L_00000230c3ba2020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6d730_0 .net "in1", 31 0, L_00000230c3ba2200;  1 drivers
v00000230c3b6e810_0 .net "in2", 31 0, L_00000230c3ba2020;  1 drivers
v00000230c3b6ec70_0 .net "out", 31 0, L_00000230c3c0f730;  alias, 1 drivers
S_00000230c3b6aa00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000230c3b6a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0e540 .functor AND 32, L_00000230c3ba2840, L_00000230c3ba20c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6f3f0_0 .net "in1", 31 0, L_00000230c3ba2840;  1 drivers
v00000230c3b6f210_0 .net "in2", 31 0, L_00000230c3ba20c0;  1 drivers
v00000230c3b6e9f0_0 .net "out", 31 0, L_00000230c3c0e540;  alias, 1 drivers
S_00000230c3b6ab90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000230c3b6a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0f9d0 .functor AND 32, L_00000230c3ba3b00, L_00000230c3ba4140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6e950_0 .net "in1", 31 0, L_00000230c3ba3b00;  1 drivers
v00000230c3b6eef0_0 .net "in2", 31 0, L_00000230c3ba4140;  1 drivers
v00000230c3b6e590_0 .net "out", 31 0, L_00000230c3c0f9d0;  alias, 1 drivers
S_00000230c3b6fd40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000230c3b6a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000230c3c0ebd0 .functor AND 32, L_00000230c3ba3d80, L_00000230c3ba32e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230c3b6e310_0 .net "in1", 31 0, L_00000230c3ba3d80;  1 drivers
v00000230c3b6ea90_0 .net "in2", 31 0, L_00000230c3ba32e0;  1 drivers
v00000230c3b6e630_0 .net "out", 31 0, L_00000230c3c0ebd0;  alias, 1 drivers
S_00000230c3b709c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000230c3b75860 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b75898 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b758d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b75908 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b75940 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b75978 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b759b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b759e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b75a20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b75a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b75a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b75ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b75b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b75b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b75b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b75ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b75be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b75c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b75c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b75c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b75cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b75cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b75d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b75d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b75da0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b73a70_0 .var "EX1_PC", 31 0;
v00000230c3b71bd0_0 .var "EX1_PFC", 31 0;
v00000230c3b72ad0_0 .var "EX1_forward_to_B", 31 0;
v00000230c3b71e50_0 .var "EX1_is_beq", 0 0;
v00000230c3b72030_0 .var "EX1_is_bne", 0 0;
v00000230c3b734d0_0 .var "EX1_is_jal", 0 0;
v00000230c3b71a90_0 .var "EX1_is_jr", 0 0;
v00000230c3b720d0_0 .var "EX1_is_oper2_immed", 0 0;
v00000230c3b723f0_0 .var "EX1_memread", 0 0;
v00000230c3b72a30_0 .var "EX1_memwrite", 0 0;
v00000230c3b73930_0 .var "EX1_opcode", 11 0;
v00000230c3b71b30_0 .var "EX1_predicted", 0 0;
v00000230c3b72df0_0 .var "EX1_rd_ind", 4 0;
v00000230c3b72b70_0 .var "EX1_rd_indzero", 0 0;
v00000230c3b72c10_0 .var "EX1_regwrite", 0 0;
v00000230c3b73250_0 .var "EX1_rs1", 31 0;
v00000230c3b739d0_0 .var "EX1_rs1_ind", 4 0;
v00000230c3b73bb0_0 .var "EX1_rs2", 31 0;
v00000230c3b72530_0 .var "EX1_rs2_ind", 4 0;
v00000230c3b732f0_0 .net "FLUSH", 0 0, v00000230c3b7b280_0;  alias, 1 drivers
v00000230c3b73610_0 .net "ID_PC", 31 0, v00000230c3b76780_0;  alias, 1 drivers
v00000230c3b722b0_0 .net "ID_PFC_to_EX", 31 0, L_00000230c3ba0f40;  alias, 1 drivers
v00000230c3b73390_0 .net "ID_forward_to_B", 31 0, L_00000230c3ba1e40;  alias, 1 drivers
v00000230c3b72e90_0 .net "ID_is_beq", 0 0, L_00000230c3ba1940;  alias, 1 drivers
v00000230c3b73d90_0 .net "ID_is_bne", 0 0, L_00000230c3ba1d00;  alias, 1 drivers
v00000230c3b72350_0 .net "ID_is_jal", 0 0, L_00000230c3ba3880;  alias, 1 drivers
v00000230c3b72490_0 .net "ID_is_jr", 0 0, L_00000230c3ba1ee0;  alias, 1 drivers
v00000230c3b72fd0_0 .net "ID_is_oper2_immed", 0 0, L_00000230c3ba69f0;  alias, 1 drivers
v00000230c3b736b0_0 .net "ID_memread", 0 0, L_00000230c3ba46e0;  alias, 1 drivers
v00000230c3b72cb0_0 .net "ID_memwrite", 0 0, L_00000230c3ba41e0;  alias, 1 drivers
v00000230c3b73cf0_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
v00000230c3b72710_0 .net "ID_predicted", 0 0, v00000230c3b79ca0_0;  alias, 1 drivers
v00000230c3b72f30_0 .net "ID_rd_ind", 4 0, v00000230c3b94ce0_0;  alias, 1 drivers
v00000230c3b73070_0 .net "ID_rd_indzero", 0 0, L_00000230c3ba36a0;  1 drivers
v00000230c3b73110_0 .net "ID_regwrite", 0 0, L_00000230c3ba3740;  alias, 1 drivers
v00000230c3b73750_0 .net "ID_rs1", 31 0, v00000230c3b7e020_0;  alias, 1 drivers
v00000230c3b73c50_0 .net "ID_rs1_ind", 4 0, v00000230c3b93d40_0;  alias, 1 drivers
v00000230c3b727b0_0 .net "ID_rs2", 31 0, v00000230c3b7de40_0;  alias, 1 drivers
v00000230c3b73e30_0 .net "ID_rs2_ind", 4 0, v00000230c3b942e0_0;  alias, 1 drivers
v00000230c3b73ed0_0 .net "clk", 0 0, L_00000230c3ba5c60;  1 drivers
v00000230c3b72850_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aeaba0 .event posedge, v00000230c3b624d0_0, v00000230c3b73ed0_0;
S_00000230c3b714b0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000230c3b75de0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b75e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b75e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b75e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b75ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b75ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b75f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b75f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b75fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b75fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b76010 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b76048 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b76080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b760b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b760f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b76128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b76160 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b76198 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b761d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b76208 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b76240 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b76278 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b762b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b762e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b76320 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b73f70_0 .net "EX1_ALU_OPER1", 31 0, L_00000230c3ba6c90;  alias, 1 drivers
v00000230c3b719f0_0 .net "EX1_ALU_OPER2", 31 0, L_00000230c3c0fc00;  alias, 1 drivers
v00000230c3b74010_0 .net "EX1_PC", 31 0, v00000230c3b73a70_0;  alias, 1 drivers
v00000230c3b718b0_0 .net "EX1_PFC_to_IF", 31 0, L_00000230c3ba28e0;  alias, 1 drivers
v00000230c3b71950_0 .net "EX1_forward_to_B", 31 0, v00000230c3b72ad0_0;  alias, 1 drivers
v00000230c3b743d0_0 .net "EX1_is_beq", 0 0, v00000230c3b71e50_0;  alias, 1 drivers
v00000230c3b74bf0_0 .net "EX1_is_bne", 0 0, v00000230c3b72030_0;  alias, 1 drivers
v00000230c3b74150_0 .net "EX1_is_jal", 0 0, v00000230c3b734d0_0;  alias, 1 drivers
v00000230c3b74c90_0 .net "EX1_is_jr", 0 0, v00000230c3b71a90_0;  alias, 1 drivers
v00000230c3b746f0_0 .net "EX1_is_oper2_immed", 0 0, v00000230c3b720d0_0;  alias, 1 drivers
v00000230c3b74470_0 .net "EX1_memread", 0 0, v00000230c3b723f0_0;  alias, 1 drivers
v00000230c3b75550_0 .net "EX1_memwrite", 0 0, v00000230c3b72a30_0;  alias, 1 drivers
v00000230c3b745b0_0 .net "EX1_opcode", 11 0, v00000230c3b73930_0;  alias, 1 drivers
v00000230c3b74a10_0 .net "EX1_predicted", 0 0, v00000230c3b71b30_0;  alias, 1 drivers
v00000230c3b755f0_0 .net "EX1_rd_ind", 4 0, v00000230c3b72df0_0;  alias, 1 drivers
v00000230c3b748d0_0 .net "EX1_rd_indzero", 0 0, v00000230c3b72b70_0;  alias, 1 drivers
v00000230c3b74b50_0 .net "EX1_regwrite", 0 0, v00000230c3b72c10_0;  alias, 1 drivers
v00000230c3b74d30_0 .net "EX1_rs1", 31 0, v00000230c3b73250_0;  alias, 1 drivers
v00000230c3b74ab0_0 .net "EX1_rs1_ind", 4 0, v00000230c3b739d0_0;  alias, 1 drivers
v00000230c3b750f0_0 .net "EX1_rs2_ind", 4 0, v00000230c3b72530_0;  alias, 1 drivers
v00000230c3b74290_0 .net "EX1_rs2_out", 31 0, L_00000230c3c0e850;  alias, 1 drivers
v00000230c3b75690_0 .var "EX2_ALU_OPER1", 31 0;
v00000230c3b74830_0 .var "EX2_ALU_OPER2", 31 0;
v00000230c3b75230_0 .var "EX2_PC", 31 0;
v00000230c3b74dd0_0 .var "EX2_PFC_to_IF", 31 0;
v00000230c3b74e70_0 .var "EX2_forward_to_B", 31 0;
v00000230c3b74970_0 .var "EX2_is_beq", 0 0;
v00000230c3b74f10_0 .var "EX2_is_bne", 0 0;
v00000230c3b74fb0_0 .var "EX2_is_jal", 0 0;
v00000230c3b75050_0 .var "EX2_is_jr", 0 0;
v00000230c3b75190_0 .var "EX2_is_oper2_immed", 0 0;
v00000230c3b752d0_0 .var "EX2_memread", 0 0;
v00000230c3b75370_0 .var "EX2_memwrite", 0 0;
v00000230c3b75410_0 .var "EX2_opcode", 11 0;
v00000230c3b74650_0 .var "EX2_predicted", 0 0;
v00000230c3b754b0_0 .var "EX2_rd_ind", 4 0;
v00000230c3b74790_0 .var "EX2_rd_indzero", 0 0;
v00000230c3b75730_0 .var "EX2_regwrite", 0 0;
v00000230c3b74510_0 .var "EX2_rs1", 31 0;
v00000230c3b740b0_0 .var "EX2_rs1_ind", 4 0;
v00000230c3b741f0_0 .var "EX2_rs2_ind", 4 0;
v00000230c3b74330_0 .var "EX2_rs2_out", 31 0;
v00000230c3b7a380_0 .net "FLUSH", 0 0, v00000230c3b7b320_0;  alias, 1 drivers
v00000230c3b7a2e0_0 .net "clk", 0 0, L_00000230c3c0e3f0;  1 drivers
v00000230c3b78d00_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aeb620 .event posedge, v00000230c3b624d0_0, v00000230c3b7a2e0_0;
S_00000230c3b6fed0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000230c3b7e370 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b7e3a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b7e3e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b7e418 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b7e450 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b7e488 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b7e4c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b7e4f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b7e530 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b7e568 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b7e5a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b7e5d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b7e610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b7e648 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b7e680 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b7e6b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b7e6f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b7e728 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b7e760 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b7e798 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b7e7d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b7e808 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b7e840 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b7e878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b7e8b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000230c3ba5b10 .functor OR 1, L_00000230c3ba1940, L_00000230c3ba1d00, C4<0>, C4<0>;
L_00000230c3ba68a0 .functor AND 1, L_00000230c3ba5b10, L_00000230c3ba6280, C4<1>, C4<1>;
L_00000230c3ba6910 .functor OR 1, L_00000230c3ba1940, L_00000230c3ba1d00, C4<0>, C4<0>;
L_00000230c3ba5fe0 .functor AND 1, L_00000230c3ba6910, L_00000230c3ba6280, C4<1>, C4<1>;
L_00000230c3ba6130 .functor OR 1, L_00000230c3ba1940, L_00000230c3ba1d00, C4<0>, C4<0>;
L_00000230c3ba61a0 .functor AND 1, L_00000230c3ba6130, v00000230c3b79ca0_0, C4<1>, C4<1>;
v00000230c3b76f00_0 .net "EX1_memread", 0 0, v00000230c3b723f0_0;  alias, 1 drivers
v00000230c3b77400_0 .net "EX1_opcode", 11 0, v00000230c3b73930_0;  alias, 1 drivers
v00000230c3b772c0_0 .net "EX1_rd_ind", 4 0, v00000230c3b72df0_0;  alias, 1 drivers
v00000230c3b77680_0 .net "EX1_rd_indzero", 0 0, v00000230c3b72b70_0;  alias, 1 drivers
v00000230c3b77cc0_0 .net "EX2_memread", 0 0, v00000230c3b752d0_0;  alias, 1 drivers
v00000230c3b783a0_0 .net "EX2_opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
v00000230c3b76d20_0 .net "EX2_rd_ind", 4 0, v00000230c3b754b0_0;  alias, 1 drivers
v00000230c3b77f40_0 .net "EX2_rd_indzero", 0 0, v00000230c3b74790_0;  alias, 1 drivers
v00000230c3b78940_0 .net "ID_EX1_flush", 0 0, v00000230c3b7b280_0;  alias, 1 drivers
v00000230c3b76be0_0 .net "ID_EX2_flush", 0 0, v00000230c3b7b320_0;  alias, 1 drivers
v00000230c3b76a00_0 .net "ID_is_beq", 0 0, L_00000230c3ba1940;  alias, 1 drivers
v00000230c3b76b40_0 .net "ID_is_bne", 0 0, L_00000230c3ba1d00;  alias, 1 drivers
v00000230c3b76820_0 .net "ID_is_j", 0 0, L_00000230c3ba3920;  alias, 1 drivers
v00000230c3b78440_0 .net "ID_is_jal", 0 0, L_00000230c3ba3880;  alias, 1 drivers
v00000230c3b77180_0 .net "ID_is_jr", 0 0, L_00000230c3ba1ee0;  alias, 1 drivers
v00000230c3b77900_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
v00000230c3b77d60_0 .net "ID_rs1_ind", 4 0, v00000230c3b93d40_0;  alias, 1 drivers
v00000230c3b77ae0_0 .net "ID_rs2_ind", 4 0, v00000230c3b942e0_0;  alias, 1 drivers
v00000230c3b76500_0 .net "IF_ID_flush", 0 0, v00000230c3b7ba00_0;  alias, 1 drivers
v00000230c3b768c0_0 .net "IF_ID_write", 0 0, v00000230c3b7d9e0_0;  alias, 1 drivers
v00000230c3b784e0_0 .net "PC_src", 2 0, L_00000230c3ba0400;  alias, 1 drivers
v00000230c3b78120_0 .net "PFC_to_EX", 31 0, L_00000230c3ba0f40;  alias, 1 drivers
v00000230c3b77040_0 .net "PFC_to_IF", 31 0, L_00000230c3ba0cc0;  alias, 1 drivers
v00000230c3b78260_0 .net "WB_rd_ind", 4 0, v00000230c3b95e60_0;  alias, 1 drivers
v00000230c3b78580_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  alias, 1 drivers
v00000230c3b77860_0 .net *"_ivl_11", 0 0, L_00000230c3ba5fe0;  1 drivers
v00000230c3b774a0_0 .net *"_ivl_13", 9 0, L_00000230c3b9f820;  1 drivers
v00000230c3b78620_0 .net *"_ivl_15", 9 0, L_00000230c3ba02c0;  1 drivers
v00000230c3b78760_0 .net *"_ivl_16", 9 0, L_00000230c3ba0c20;  1 drivers
v00000230c3b77360_0 .net *"_ivl_19", 9 0, L_00000230c3b9ff00;  1 drivers
v00000230c3b786c0_0 .net *"_ivl_20", 9 0, L_00000230c3b9fbe0;  1 drivers
v00000230c3b77540_0 .net *"_ivl_25", 0 0, L_00000230c3ba6130;  1 drivers
v00000230c3b78800_0 .net *"_ivl_27", 0 0, L_00000230c3ba61a0;  1 drivers
v00000230c3b77720_0 .net *"_ivl_29", 9 0, L_00000230c3b9f960;  1 drivers
v00000230c3b779a0_0 .net *"_ivl_3", 0 0, L_00000230c3ba5b10;  1 drivers
L_00000230c3bc01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000230c3b775e0_0 .net/2u *"_ivl_30", 9 0, L_00000230c3bc01f0;  1 drivers
v00000230c3b77fe0_0 .net *"_ivl_32", 9 0, L_00000230c3b9fe60;  1 drivers
v00000230c3b766e0_0 .net *"_ivl_35", 9 0, L_00000230c3ba1580;  1 drivers
v00000230c3b788a0_0 .net *"_ivl_37", 9 0, L_00000230c3b9faa0;  1 drivers
v00000230c3b770e0_0 .net *"_ivl_38", 9 0, L_00000230c3ba0e00;  1 drivers
v00000230c3b781c0_0 .net *"_ivl_40", 9 0, L_00000230c3ba1c60;  1 drivers
L_00000230c3bc0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b777c0_0 .net/2s *"_ivl_45", 21 0, L_00000230c3bc0238;  1 drivers
L_00000230c3bc0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b77a40_0 .net/2s *"_ivl_50", 21 0, L_00000230c3bc0280;  1 drivers
v00000230c3b77220_0 .net *"_ivl_9", 0 0, L_00000230c3ba6910;  1 drivers
v00000230c3b77b80_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b76fa0_0 .net "forward_to_B", 31 0, L_00000230c3ba1e40;  alias, 1 drivers
v00000230c3b77c20_0 .net "imm", 31 0, v00000230c3b7d8a0_0;  1 drivers
v00000230c3b789e0_0 .net "inst", 31 0, v00000230c3b76640_0;  alias, 1 drivers
v00000230c3b77e00_0 .net "is_branch_and_taken", 0 0, L_00000230c3ba68a0;  alias, 1 drivers
v00000230c3b78a80_0 .net "is_oper2_immed", 0 0, L_00000230c3ba69f0;  alias, 1 drivers
v00000230c3b76dc0_0 .net "mem_read", 0 0, L_00000230c3ba46e0;  alias, 1 drivers
v00000230c3b78080_0 .net "mem_write", 0 0, L_00000230c3ba41e0;  alias, 1 drivers
v00000230c3b78b20_0 .net "pc", 31 0, v00000230c3b76780_0;  alias, 1 drivers
v00000230c3b76c80_0 .net "pc_write", 0 0, v00000230c3b7c4a0_0;  alias, 1 drivers
v00000230c3b76aa0_0 .net "predicted", 0 0, L_00000230c3ba6280;  1 drivers
v00000230c3b76e60_0 .net "predicted_to_EX", 0 0, v00000230c3b79ca0_0;  alias, 1 drivers
v00000230c3b76960_0 .net "reg_write", 0 0, L_00000230c3ba3740;  alias, 1 drivers
v00000230c3b77ea0_0 .net "reg_write_from_wb", 0 0, v00000230c3b95820_0;  alias, 1 drivers
v00000230c3b78300_0 .net "rs1", 31 0, v00000230c3b7e020_0;  alias, 1 drivers
v00000230c3b763c0_0 .net "rs2", 31 0, v00000230c3b7de40_0;  alias, 1 drivers
v00000230c3b76460_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
v00000230c3b765a0_0 .net "wr_reg_data", 31 0, L_00000230c3c2af30;  alias, 1 drivers
L_00000230c3ba1e40 .functor MUXZ 32, v00000230c3b7de40_0, v00000230c3b7d8a0_0, L_00000230c3ba69f0, C4<>;
L_00000230c3b9f820 .part v00000230c3b76780_0, 0, 10;
L_00000230c3ba02c0 .part v00000230c3b76640_0, 0, 10;
L_00000230c3ba0c20 .arith/sum 10, L_00000230c3b9f820, L_00000230c3ba02c0;
L_00000230c3b9ff00 .part v00000230c3b76640_0, 0, 10;
L_00000230c3b9fbe0 .functor MUXZ 10, L_00000230c3b9ff00, L_00000230c3ba0c20, L_00000230c3ba5fe0, C4<>;
L_00000230c3b9f960 .part v00000230c3b76780_0, 0, 10;
L_00000230c3b9fe60 .arith/sum 10, L_00000230c3b9f960, L_00000230c3bc01f0;
L_00000230c3ba1580 .part v00000230c3b76780_0, 0, 10;
L_00000230c3b9faa0 .part v00000230c3b76640_0, 0, 10;
L_00000230c3ba0e00 .arith/sum 10, L_00000230c3ba1580, L_00000230c3b9faa0;
L_00000230c3ba1c60 .functor MUXZ 10, L_00000230c3ba0e00, L_00000230c3b9fe60, L_00000230c3ba61a0, C4<>;
L_00000230c3ba0cc0 .concat8 [ 10 22 0 0], L_00000230c3b9fbe0, L_00000230c3bc0238;
L_00000230c3ba0f40 .concat8 [ 10 22 0 0], L_00000230c3ba1c60, L_00000230c3bc0280;
S_00000230c3b70060 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000230c3b6fed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000230c3b7e8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b7e928 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b7e960 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b7e998 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b7e9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b7ea08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b7ea40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b7ea78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b7eab0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b7eae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b7eb20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b7eb58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b7eb90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b7ebc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b7ec00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b7ec38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b7ec70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b7eca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b7ece0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b7ed18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b7ed50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b7ed88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b7edc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b7edf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b7ee30 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000230c3ba5410 .functor OR 1, L_00000230c3ba6280, L_00000230c3ba13a0, C4<0>, C4<0>;
L_00000230c3ba5480 .functor OR 1, L_00000230c3ba5410, L_00000230c3ba00e0, C4<0>, C4<0>;
v00000230c3b78bc0_0 .net "EX1_opcode", 11 0, v00000230c3b73930_0;  alias, 1 drivers
v00000230c3b792a0_0 .net "EX2_opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
v00000230c3b7a560_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
v00000230c3b79700_0 .net "PC_src", 2 0, L_00000230c3ba0400;  alias, 1 drivers
v00000230c3b7a600_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  alias, 1 drivers
L_00000230c3bc03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000230c3b7aba0_0 .net/2u *"_ivl_0", 2 0, L_00000230c3bc03e8;  1 drivers
v00000230c3b7a6a0_0 .net *"_ivl_10", 0 0, L_00000230c3ba0d60;  1 drivers
L_00000230c3bc0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000230c3b7ac40_0 .net/2u *"_ivl_12", 2 0, L_00000230c3bc0508;  1 drivers
L_00000230c3bc0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b79340_0 .net/2u *"_ivl_14", 11 0, L_00000230c3bc0550;  1 drivers
v00000230c3b79480_0 .net *"_ivl_16", 0 0, L_00000230c3ba13a0;  1 drivers
v00000230c3b7a880_0 .net *"_ivl_19", 0 0, L_00000230c3ba5410;  1 drivers
L_00000230c3bc0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7a920_0 .net/2u *"_ivl_2", 11 0, L_00000230c3bc0430;  1 drivers
L_00000230c3bc0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b79020_0 .net/2u *"_ivl_20", 11 0, L_00000230c3bc0598;  1 drivers
v00000230c3b79520_0 .net *"_ivl_22", 0 0, L_00000230c3ba00e0;  1 drivers
v00000230c3b78e40_0 .net *"_ivl_25", 0 0, L_00000230c3ba5480;  1 drivers
L_00000230c3bc05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000230c3b7aa60_0 .net/2u *"_ivl_26", 2 0, L_00000230c3bc05e0;  1 drivers
L_00000230c3bc0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7a9c0_0 .net/2u *"_ivl_28", 2 0, L_00000230c3bc0628;  1 drivers
v00000230c3b790c0_0 .net *"_ivl_30", 2 0, L_00000230c3ba0220;  1 drivers
v00000230c3b7ace0_0 .net *"_ivl_32", 2 0, L_00000230c3ba16c0;  1 drivers
v00000230c3b7ab00_0 .net *"_ivl_34", 2 0, L_00000230c3ba0680;  1 drivers
v00000230c3b79840_0 .net *"_ivl_4", 0 0, L_00000230c3ba09a0;  1 drivers
L_00000230c3bc0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000230c3b79d40_0 .net/2u *"_ivl_6", 2 0, L_00000230c3bc0478;  1 drivers
L_00000230c3bc04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000230c3b79160_0 .net/2u *"_ivl_8", 11 0, L_00000230c3bc04c0;  1 drivers
v00000230c3b7a060_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b7a240_0 .net "predicted", 0 0, L_00000230c3ba6280;  alias, 1 drivers
v00000230c3b7ad80_0 .net "predicted_to_EX", 0 0, v00000230c3b79ca0_0;  alias, 1 drivers
v00000230c3b797a0_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
v00000230c3b795c0_0 .net "state", 1 0, v00000230c3b793e0_0;  1 drivers
L_00000230c3ba09a0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0430;
L_00000230c3ba0d60 .cmp/eq 12, v00000230c3b73930_0, L_00000230c3bc04c0;
L_00000230c3ba13a0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0550;
L_00000230c3ba00e0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0598;
L_00000230c3ba0220 .functor MUXZ 3, L_00000230c3bc0628, L_00000230c3bc05e0, L_00000230c3ba5480, C4<>;
L_00000230c3ba16c0 .functor MUXZ 3, L_00000230c3ba0220, L_00000230c3bc0508, L_00000230c3ba0d60, C4<>;
L_00000230c3ba0680 .functor MUXZ 3, L_00000230c3ba16c0, L_00000230c3bc0478, L_00000230c3ba09a0, C4<>;
L_00000230c3ba0400 .functor MUXZ 3, L_00000230c3ba0680, L_00000230c3bc03e8, L_00000230c3c0fff0, C4<>;
S_00000230c3b71000 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000230c3b70060;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000230c3b7ee70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b7eea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b7eee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b7ef18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b7ef50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b7ef88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b7efc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b7eff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b7f030 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b7f068 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b7f0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b7f0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b7f110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b7f148 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b7f180 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b7f1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b7f1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b7f228 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b7f260 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b7f298 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b7f2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b7f308 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b7f340 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b7f378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b7f3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000230c3ba5720 .functor OR 1, L_00000230c3ba0360, L_00000230c3b9fd20, C4<0>, C4<0>;
L_00000230c3ba5a30 .functor OR 1, L_00000230c3ba0ae0, L_00000230c3ba0040, C4<0>, C4<0>;
L_00000230c3ba6360 .functor AND 1, L_00000230c3ba5720, L_00000230c3ba5a30, C4<1>, C4<1>;
L_00000230c3ba6210 .functor NOT 1, L_00000230c3ba6360, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5b80 .functor OR 1, v00000230c3b9d700_0, L_00000230c3ba6210, C4<0>, C4<0>;
L_00000230c3ba6280 .functor NOT 1, L_00000230c3ba5b80, C4<0>, C4<0>, C4<0>;
v00000230c3b79de0_0 .net "EX_opcode", 11 0, v00000230c3b75410_0;  alias, 1 drivers
v00000230c3b7b000_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
v00000230c3b79b60_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  alias, 1 drivers
L_00000230c3bc02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b79e80_0 .net/2u *"_ivl_0", 11 0, L_00000230c3bc02c8;  1 drivers
L_00000230c3bc0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000230c3b7a7e0_0 .net/2u *"_ivl_10", 1 0, L_00000230c3bc0358;  1 drivers
v00000230c3b7a420_0 .net *"_ivl_12", 0 0, L_00000230c3ba0ae0;  1 drivers
L_00000230c3bc03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000230c3b79a20_0 .net/2u *"_ivl_14", 1 0, L_00000230c3bc03a0;  1 drivers
v00000230c3b78da0_0 .net *"_ivl_16", 0 0, L_00000230c3ba0040;  1 drivers
v00000230c3b7a100_0 .net *"_ivl_19", 0 0, L_00000230c3ba5a30;  1 drivers
v00000230c3b79660_0 .net *"_ivl_2", 0 0, L_00000230c3ba0360;  1 drivers
v00000230c3b79200_0 .net *"_ivl_21", 0 0, L_00000230c3ba6360;  1 drivers
v00000230c3b7b0a0_0 .net *"_ivl_22", 0 0, L_00000230c3ba6210;  1 drivers
v00000230c3b7a740_0 .net *"_ivl_25", 0 0, L_00000230c3ba5b80;  1 drivers
L_00000230c3bc0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b79c00_0 .net/2u *"_ivl_4", 11 0, L_00000230c3bc0310;  1 drivers
v00000230c3b79f20_0 .net *"_ivl_6", 0 0, L_00000230c3b9fd20;  1 drivers
v00000230c3b79ac0_0 .net *"_ivl_9", 0 0, L_00000230c3ba5720;  1 drivers
v00000230c3b79fc0_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b7a1a0_0 .net "predicted", 0 0, L_00000230c3ba6280;  alias, 1 drivers
v00000230c3b79ca0_0 .var "predicted_to_EX", 0 0;
v00000230c3b7a4c0_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
v00000230c3b793e0_0 .var "state", 1 0;
E_00000230c3aeafe0 .event posedge, v00000230c3b79fc0_0, v00000230c3b624d0_0;
L_00000230c3ba0360 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc02c8;
L_00000230c3b9fd20 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0310;
L_00000230c3ba0ae0 .cmp/eq 2, v00000230c3b793e0_0, L_00000230c3bc0358;
L_00000230c3ba0040 .cmp/eq 2, v00000230c3b793e0_0, L_00000230c3bc03a0;
S_00000230c3b701f0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000230c3b6fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000230c3b89410 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b89448 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b89480 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b894b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b894f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b89528 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b89560 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b89598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b895d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b89608 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b89640 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b89678 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b896b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b896e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b89720 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b89758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b89790 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b897c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b89800 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b89838 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b89870 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b898a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b898e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b89918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b89950 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b7ae20_0 .net "EX1_memread", 0 0, v00000230c3b723f0_0;  alias, 1 drivers
v00000230c3b798e0_0 .net "EX1_rd_ind", 4 0, v00000230c3b72df0_0;  alias, 1 drivers
v00000230c3b7aec0_0 .net "EX1_rd_indzero", 0 0, v00000230c3b72b70_0;  alias, 1 drivers
v00000230c3b7af60_0 .net "EX2_memread", 0 0, v00000230c3b752d0_0;  alias, 1 drivers
v00000230c3b7b140_0 .net "EX2_rd_ind", 4 0, v00000230c3b754b0_0;  alias, 1 drivers
v00000230c3b7b1e0_0 .net "EX2_rd_indzero", 0 0, v00000230c3b74790_0;  alias, 1 drivers
v00000230c3b7b280_0 .var "ID_EX1_flush", 0 0;
v00000230c3b7b320_0 .var "ID_EX2_flush", 0 0;
v00000230c3b78c60_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
v00000230c3b78ee0_0 .net "ID_rs1_ind", 4 0, v00000230c3b93d40_0;  alias, 1 drivers
v00000230c3b78f80_0 .net "ID_rs2_ind", 4 0, v00000230c3b942e0_0;  alias, 1 drivers
v00000230c3b7d9e0_0 .var "IF_ID_Write", 0 0;
v00000230c3b7ba00_0 .var "IF_ID_flush", 0 0;
v00000230c3b7c4a0_0 .var "PC_Write", 0 0;
v00000230c3b7d440_0 .net "Wrong_prediction", 0 0, L_00000230c3c0fff0;  alias, 1 drivers
E_00000230c3aeace0/0 .event anyedge, v00000230c3b686a0_0, v00000230c3b723f0_0, v00000230c3b72b70_0, v00000230c3b73c50_0;
E_00000230c3aeace0/1 .event anyedge, v00000230c3b72df0_0, v00000230c3b73e30_0, v00000230c3a87220_0, v00000230c3b74790_0;
E_00000230c3aeace0/2 .event anyedge, v00000230c3b63330_0, v00000230c3b73cf0_0;
E_00000230c3aeace0 .event/or E_00000230c3aeace0/0, E_00000230c3aeace0/1, E_00000230c3aeace0/2;
S_00000230c3b71190 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000230c3b6fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000230c3b89990 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b899c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b89a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b89a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b89a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b89aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b89ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b89b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b89b50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b89b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b89bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b89bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b89c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b89c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b89ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b89cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b89d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b89d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b89d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b89db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b89df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b89e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b89e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b89e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b89ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000230c3ba5090 .functor OR 1, L_00000230c3ba1bc0, L_00000230c3ba0a40, C4<0>, C4<0>;
L_00000230c3ba5800 .functor OR 1, L_00000230c3ba5090, L_00000230c3ba1080, C4<0>, C4<0>;
L_00000230c3ba5170 .functor OR 1, L_00000230c3ba5800, L_00000230c3ba11c0, C4<0>, C4<0>;
L_00000230c3ba62f0 .functor OR 1, L_00000230c3ba5170, L_00000230c3ba04a0, C4<0>, C4<0>;
L_00000230c3ba51e0 .functor OR 1, L_00000230c3ba62f0, L_00000230c3ba0720, C4<0>, C4<0>;
L_00000230c3ba6980 .functor OR 1, L_00000230c3ba51e0, L_00000230c3ba1300, C4<0>, C4<0>;
L_00000230c3ba5bf0 .functor OR 1, L_00000230c3ba6980, L_00000230c3ba1800, C4<0>, C4<0>;
L_00000230c3ba69f0 .functor OR 1, L_00000230c3ba5bf0, L_00000230c3ba18a0, C4<0>, C4<0>;
L_00000230c3ba5870 .functor OR 1, L_00000230c3ba2980, L_00000230c3ba23e0, C4<0>, C4<0>;
L_00000230c3ba58e0 .functor OR 1, L_00000230c3ba5870, L_00000230c3ba2660, C4<0>, C4<0>;
L_00000230c3ba63d0 .functor OR 1, L_00000230c3ba58e0, L_00000230c3ba2480, C4<0>, C4<0>;
L_00000230c3ba6a60 .functor OR 1, L_00000230c3ba63d0, L_00000230c3ba2de0, C4<0>, C4<0>;
v00000230c3b7c040_0 .net "ID_opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
L_00000230c3bc0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7bf00_0 .net/2u *"_ivl_0", 11 0, L_00000230c3bc0670;  1 drivers
L_00000230c3bc0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7b780_0 .net/2u *"_ivl_10", 11 0, L_00000230c3bc0700;  1 drivers
L_00000230c3bc0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7baa0_0 .net/2u *"_ivl_102", 11 0, L_00000230c3bc0bc8;  1 drivers
L_00000230c3bc0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7b960_0 .net/2u *"_ivl_106", 11 0, L_00000230c3bc0c10;  1 drivers
v00000230c3b7bb40_0 .net *"_ivl_12", 0 0, L_00000230c3ba1080;  1 drivers
v00000230c3b7b500_0 .net *"_ivl_15", 0 0, L_00000230c3ba5800;  1 drivers
L_00000230c3bc0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d260_0 .net/2u *"_ivl_16", 11 0, L_00000230c3bc0748;  1 drivers
v00000230c3b7d120_0 .net *"_ivl_18", 0 0, L_00000230c3ba11c0;  1 drivers
v00000230c3b7b5a0_0 .net *"_ivl_2", 0 0, L_00000230c3ba1bc0;  1 drivers
v00000230c3b7b820_0 .net *"_ivl_21", 0 0, L_00000230c3ba5170;  1 drivers
L_00000230c3bc0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d4e0_0 .net/2u *"_ivl_22", 11 0, L_00000230c3bc0790;  1 drivers
v00000230c3b7d1c0_0 .net *"_ivl_24", 0 0, L_00000230c3ba04a0;  1 drivers
v00000230c3b7b460_0 .net *"_ivl_27", 0 0, L_00000230c3ba62f0;  1 drivers
L_00000230c3bc07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7cae0_0 .net/2u *"_ivl_28", 11 0, L_00000230c3bc07d8;  1 drivers
v00000230c3b7d080_0 .net *"_ivl_30", 0 0, L_00000230c3ba0720;  1 drivers
v00000230c3b7d580_0 .net *"_ivl_33", 0 0, L_00000230c3ba51e0;  1 drivers
L_00000230c3bc0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7bbe0_0 .net/2u *"_ivl_34", 11 0, L_00000230c3bc0820;  1 drivers
v00000230c3b7cb80_0 .net *"_ivl_36", 0 0, L_00000230c3ba1300;  1 drivers
v00000230c3b7bfa0_0 .net *"_ivl_39", 0 0, L_00000230c3ba6980;  1 drivers
L_00000230c3bc06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d760_0 .net/2u *"_ivl_4", 11 0, L_00000230c3bc06b8;  1 drivers
L_00000230c3bc0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000230c3b7c360_0 .net/2u *"_ivl_40", 11 0, L_00000230c3bc0868;  1 drivers
v00000230c3b7d620_0 .net *"_ivl_42", 0 0, L_00000230c3ba1800;  1 drivers
v00000230c3b7b640_0 .net *"_ivl_45", 0 0, L_00000230c3ba5bf0;  1 drivers
L_00000230c3bc08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d6c0_0 .net/2u *"_ivl_46", 11 0, L_00000230c3bc08b0;  1 drivers
v00000230c3b7c860_0 .net *"_ivl_48", 0 0, L_00000230c3ba18a0;  1 drivers
L_00000230c3bc08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7cc20_0 .net/2u *"_ivl_52", 11 0, L_00000230c3bc08f8;  1 drivers
L_00000230c3bc0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7b6e0_0 .net/2u *"_ivl_56", 11 0, L_00000230c3bc0940;  1 drivers
v00000230c3b7b8c0_0 .net *"_ivl_6", 0 0, L_00000230c3ba0a40;  1 drivers
L_00000230c3bc0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7bc80_0 .net/2u *"_ivl_60", 11 0, L_00000230c3bc0988;  1 drivers
L_00000230c3bc09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7c900_0 .net/2u *"_ivl_64", 11 0, L_00000230c3bc09d0;  1 drivers
L_00000230c3bc0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7bd20_0 .net/2u *"_ivl_68", 11 0, L_00000230c3bc0a18;  1 drivers
L_00000230c3bc0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7ce00_0 .net/2u *"_ivl_72", 11 0, L_00000230c3bc0a60;  1 drivers
v00000230c3b7c400_0 .net *"_ivl_74", 0 0, L_00000230c3ba2980;  1 drivers
L_00000230c3bc0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d300_0 .net/2u *"_ivl_76", 11 0, L_00000230c3bc0aa8;  1 drivers
v00000230c3b7bdc0_0 .net *"_ivl_78", 0 0, L_00000230c3ba23e0;  1 drivers
v00000230c3b7c540_0 .net *"_ivl_81", 0 0, L_00000230c3ba5870;  1 drivers
L_00000230c3bc0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7c7c0_0 .net/2u *"_ivl_82", 11 0, L_00000230c3bc0af0;  1 drivers
v00000230c3b7c9a0_0 .net *"_ivl_84", 0 0, L_00000230c3ba2660;  1 drivers
v00000230c3b7d3a0_0 .net *"_ivl_87", 0 0, L_00000230c3ba58e0;  1 drivers
L_00000230c3bc0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7da80_0 .net/2u *"_ivl_88", 11 0, L_00000230c3bc0b38;  1 drivers
v00000230c3b7c0e0_0 .net *"_ivl_9", 0 0, L_00000230c3ba5090;  1 drivers
v00000230c3b7ccc0_0 .net *"_ivl_90", 0 0, L_00000230c3ba2480;  1 drivers
v00000230c3b7be60_0 .net *"_ivl_93", 0 0, L_00000230c3ba63d0;  1 drivers
L_00000230c3bc0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b7d800_0 .net/2u *"_ivl_94", 11 0, L_00000230c3bc0b80;  1 drivers
v00000230c3b7db20_0 .net *"_ivl_96", 0 0, L_00000230c3ba2de0;  1 drivers
v00000230c3b7b3c0_0 .net *"_ivl_99", 0 0, L_00000230c3ba6a60;  1 drivers
v00000230c3b7c180_0 .net "is_beq", 0 0, L_00000230c3ba1940;  alias, 1 drivers
v00000230c3b7cfe0_0 .net "is_bne", 0 0, L_00000230c3ba1d00;  alias, 1 drivers
v00000230c3b7c720_0 .net "is_j", 0 0, L_00000230c3ba3920;  alias, 1 drivers
v00000230c3b7ca40_0 .net "is_jal", 0 0, L_00000230c3ba3880;  alias, 1 drivers
v00000230c3b7cd60_0 .net "is_jr", 0 0, L_00000230c3ba1ee0;  alias, 1 drivers
v00000230c3b7c220_0 .net "is_oper2_immed", 0 0, L_00000230c3ba69f0;  alias, 1 drivers
v00000230c3b7c2c0_0 .net "memread", 0 0, L_00000230c3ba46e0;  alias, 1 drivers
v00000230c3b7c5e0_0 .net "memwrite", 0 0, L_00000230c3ba41e0;  alias, 1 drivers
v00000230c3b7c680_0 .net "regwrite", 0 0, L_00000230c3ba3740;  alias, 1 drivers
L_00000230c3ba1bc0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0670;
L_00000230c3ba0a40 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc06b8;
L_00000230c3ba1080 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0700;
L_00000230c3ba11c0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0748;
L_00000230c3ba04a0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0790;
L_00000230c3ba0720 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc07d8;
L_00000230c3ba1300 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0820;
L_00000230c3ba1800 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0868;
L_00000230c3ba18a0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc08b0;
L_00000230c3ba1940 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc08f8;
L_00000230c3ba1d00 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0940;
L_00000230c3ba1ee0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0988;
L_00000230c3ba3880 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc09d0;
L_00000230c3ba3920 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0a18;
L_00000230c3ba2980 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0a60;
L_00000230c3ba23e0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0aa8;
L_00000230c3ba2660 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0af0;
L_00000230c3ba2480 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0b38;
L_00000230c3ba2de0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0b80;
L_00000230c3ba3740 .reduce/nor L_00000230c3ba6a60;
L_00000230c3ba46e0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0bc8;
L_00000230c3ba41e0 .cmp/eq 12, v00000230c3b94100_0, L_00000230c3bc0c10;
S_00000230c3b71640 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000230c3b6fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000230c3b89f10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b89f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b89f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b89fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b89ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b8a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b8a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b8a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b8a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b8a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b8a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b8a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b8a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b8a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b8a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b8a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b8a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b8a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b8a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b8a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b8a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b8a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b8a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b8a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b8a450 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b7d8a0_0 .var "Immed", 31 0;
v00000230c3b7cea0_0 .net "Inst", 31 0, v00000230c3b76640_0;  alias, 1 drivers
v00000230c3b7cf40_0 .net "opcode", 11 0, v00000230c3b94100_0;  alias, 1 drivers
E_00000230c3aeb1e0 .event anyedge, v00000230c3b73cf0_0, v00000230c3b7cea0_0;
S_00000230c3b70b50 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000230c3b6fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000230c3b7e020_0 .var "Read_data1", 31 0;
v00000230c3b7de40_0 .var "Read_data2", 31 0;
v00000230c3b7e2a0_0 .net "Read_reg1", 4 0, v00000230c3b93d40_0;  alias, 1 drivers
v00000230c3b7dc60_0 .net "Read_reg2", 4 0, v00000230c3b942e0_0;  alias, 1 drivers
v00000230c3b7dda0_0 .net "Write_data", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b7e0c0_0 .net "Write_en", 0 0, v00000230c3b95820_0;  alias, 1 drivers
v00000230c3b7e160_0 .net "Write_reg", 4 0, v00000230c3b95e60_0;  alias, 1 drivers
v00000230c3b7dee0_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b7dbc0_0 .var/i "i", 31 0;
v00000230c3b7df80 .array "reg_file", 0 31, 31 0;
v00000230c3b7e200_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aea8e0 .event posedge, v00000230c3b79fc0_0;
S_00000230c3b70380 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000230c3b70b50;
 .timescale 0 0;
v00000230c3b7dd00_0 .var/i "i", 31 0;
S_00000230c3b70510 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000230c3b8a490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b8a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b8a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b8a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b8a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b8a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b8a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b8a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b8a650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b8a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b8a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b8a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b8a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b8a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b8a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b8a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b8a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b8a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b8a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b8a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b8a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b8a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b8a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b8a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b8a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b76640_0 .var "ID_INST", 31 0;
v00000230c3b76780_0 .var "ID_PC", 31 0;
v00000230c3b94100_0 .var "ID_opcode", 11 0;
v00000230c3b94ce0_0 .var "ID_rd_ind", 4 0;
v00000230c3b93d40_0 .var "ID_rs1_ind", 4 0;
v00000230c3b942e0_0 .var "ID_rs2_ind", 4 0;
v00000230c3b94ec0_0 .net "IF_FLUSH", 0 0, v00000230c3b7ba00_0;  alias, 1 drivers
v00000230c3b92bc0_0 .net "IF_INST", 31 0, L_00000230c3ba60c0;  alias, 1 drivers
v00000230c3b94d80_0 .net "IF_PC", 31 0, v00000230c3b94e20_0;  alias, 1 drivers
v00000230c3b93660_0 .net "clk", 0 0, L_00000230c3ba5640;  1 drivers
v00000230c3b946a0_0 .net "if_id_Write", 0 0, v00000230c3b7d9e0_0;  alias, 1 drivers
v00000230c3b941a0_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aea820 .event posedge, v00000230c3b624d0_0, v00000230c3b93660_0;
S_00000230c3b706a0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000230c3b96860_0 .net "EX1_PFC", 31 0, L_00000230c3ba28e0;  alias, 1 drivers
v00000230c3b97580_0 .net "EX2_PFC", 31 0, v00000230c3b74dd0_0;  alias, 1 drivers
v00000230c3b96400_0 .net "ID_PFC", 31 0, L_00000230c3ba0cc0;  alias, 1 drivers
v00000230c3b96a40_0 .net "PC_src", 2 0, L_00000230c3ba0400;  alias, 1 drivers
v00000230c3b964a0_0 .net "PC_write", 0 0, v00000230c3b7c4a0_0;  alias, 1 drivers
L_00000230c3bc0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000230c3b96540_0 .net/2u *"_ivl_0", 31 0, L_00000230c3bc0088;  1 drivers
v00000230c3b97760_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b976c0_0 .net "inst", 31 0, L_00000230c3ba60c0;  alias, 1 drivers
v00000230c3b971c0_0 .net "inst_mem_in", 31 0, v00000230c3b94e20_0;  alias, 1 drivers
v00000230c3b965e0_0 .net "pc_reg_in", 31 0, L_00000230c3ba5560;  1 drivers
v00000230c3b97800_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
L_00000230c3ba0860 .arith/sum 32, v00000230c3b94e20_0, L_00000230c3bc0088;
S_00000230c3b70ce0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000230c3b706a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000230c3ba60c0 .functor BUFZ 32, L_00000230c3b9ffa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b93de0_0 .net "Data_Out", 31 0, L_00000230c3ba60c0;  alias, 1 drivers
v00000230c3b92a80 .array "InstMem", 0 1023, 31 0;
v00000230c3b94240_0 .net *"_ivl_0", 31 0, L_00000230c3b9ffa0;  1 drivers
v00000230c3b94380_0 .net *"_ivl_3", 9 0, L_00000230c3ba1120;  1 drivers
v00000230c3b95140_0 .net *"_ivl_4", 11 0, L_00000230c3ba1a80;  1 drivers
L_00000230c3bc01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230c3b94f60_0 .net *"_ivl_7", 1 0, L_00000230c3bc01a8;  1 drivers
v00000230c3b93480_0 .net "addr", 31 0, v00000230c3b94e20_0;  alias, 1 drivers
v00000230c3b94920_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b93f20_0 .var/i "i", 31 0;
L_00000230c3b9ffa0 .array/port v00000230c3b92a80, L_00000230c3ba1a80;
L_00000230c3ba1120 .part v00000230c3b94e20_0, 0, 10;
L_00000230c3ba1a80 .concat [ 10 2 0 0], L_00000230c3ba1120, L_00000230c3bc01a8;
S_00000230c3b70830 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000230c3b706a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000230c3aeae60 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000230c3b94420_0 .net "DataIn", 31 0, L_00000230c3ba5560;  alias, 1 drivers
v00000230c3b94e20_0 .var "DataOut", 31 0;
v00000230c3b93840_0 .net "PC_Write", 0 0, v00000230c3b7c4a0_0;  alias, 1 drivers
v00000230c3b93520_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b944c0_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
S_00000230c3b71320 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000230c3b706a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000230c3aeaea0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000230c3ae2560 .functor NOT 1, L_00000230c3ba0900, C4<0>, C4<0>, C4<0>;
L_00000230c3ae2330 .functor NOT 1, L_00000230c3ba19e0, C4<0>, C4<0>, C4<0>;
L_00000230c3a76270 .functor AND 1, L_00000230c3ae2560, L_00000230c3ae2330, C4<1>, C4<1>;
L_00000230c3a75ef0 .functor NOT 1, L_00000230c3b9fb40, C4<0>, C4<0>, C4<0>;
L_00000230c3a763c0 .functor AND 1, L_00000230c3a76270, L_00000230c3a75ef0, C4<1>, C4<1>;
L_00000230c3a764a0 .functor AND 32, L_00000230c3ba1760, L_00000230c3ba0860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba5f70 .functor NOT 1, L_00000230c3ba05e0, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5100 .functor NOT 1, L_00000230c3ba1620, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5db0 .functor AND 1, L_00000230c3ba5f70, L_00000230c3ba5100, C4<1>, C4<1>;
L_00000230c3ba6050 .functor AND 1, L_00000230c3ba5db0, L_00000230c3ba0ea0, C4<1>, C4<1>;
L_00000230c3ba5790 .functor AND 32, L_00000230c3ba1f80, L_00000230c3ba0cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba67c0 .functor OR 32, L_00000230c3a764a0, L_00000230c3ba5790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3ba5f00 .functor NOT 1, L_00000230c3ba0b80, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5250 .functor AND 1, L_00000230c3ba5f00, L_00000230c3ba1440, C4<1>, C4<1>;
L_00000230c3ba6520 .functor NOT 1, L_00000230c3ba0540, C4<0>, C4<0>, C4<0>;
L_00000230c3ba54f0 .functor AND 1, L_00000230c3ba5250, L_00000230c3ba6520, C4<1>, C4<1>;
L_00000230c3ba6670 .functor AND 32, L_00000230c3ba07c0, v00000230c3b94e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba66e0 .functor OR 32, L_00000230c3ba67c0, L_00000230c3ba6670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3ba55d0 .functor NOT 1, L_00000230c3ba1da0, C4<0>, C4<0>, C4<0>;
L_00000230c3ba6750 .functor AND 1, L_00000230c3ba55d0, L_00000230c3b9fdc0, C4<1>, C4<1>;
L_00000230c3ba6440 .functor AND 1, L_00000230c3ba6750, L_00000230c3b9f8c0, C4<1>, C4<1>;
L_00000230c3ba59c0 .functor AND 32, L_00000230c3ba14e0, L_00000230c3ba28e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba6830 .functor OR 32, L_00000230c3ba66e0, L_00000230c3ba59c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230c3ba6b40 .functor NOT 1, L_00000230c3b9fa00, C4<0>, C4<0>, C4<0>;
L_00000230c3ba56b0 .functor AND 1, L_00000230c3ba1260, L_00000230c3ba6b40, C4<1>, C4<1>;
L_00000230c3ba5e90 .functor NOT 1, L_00000230c3ba1b20, C4<0>, C4<0>, C4<0>;
L_00000230c3ba5020 .functor AND 1, L_00000230c3ba56b0, L_00000230c3ba5e90, C4<1>, C4<1>;
L_00000230c3ba53a0 .functor AND 32, L_00000230c3b9fc80, v00000230c3b74dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3ba5560 .functor OR 32, L_00000230c3ba6830, L_00000230c3ba53a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b94560_0 .net *"_ivl_1", 0 0, L_00000230c3ba0900;  1 drivers
v00000230c3b93ac0_0 .net *"_ivl_11", 0 0, L_00000230c3b9fb40;  1 drivers
v00000230c3b94740_0 .net *"_ivl_12", 0 0, L_00000230c3a75ef0;  1 drivers
v00000230c3b932a0_0 .net *"_ivl_14", 0 0, L_00000230c3a763c0;  1 drivers
v00000230c3b930c0_0 .net *"_ivl_16", 31 0, L_00000230c3ba1760;  1 drivers
v00000230c3b95000_0 .net *"_ivl_18", 31 0, L_00000230c3a764a0;  1 drivers
v00000230c3b938e0_0 .net *"_ivl_2", 0 0, L_00000230c3ae2560;  1 drivers
v00000230c3b950a0_0 .net *"_ivl_21", 0 0, L_00000230c3ba05e0;  1 drivers
v00000230c3b951e0_0 .net *"_ivl_22", 0 0, L_00000230c3ba5f70;  1 drivers
v00000230c3b94880_0 .net *"_ivl_25", 0 0, L_00000230c3ba1620;  1 drivers
v00000230c3b92c60_0 .net *"_ivl_26", 0 0, L_00000230c3ba5100;  1 drivers
v00000230c3b92b20_0 .net *"_ivl_28", 0 0, L_00000230c3ba5db0;  1 drivers
v00000230c3b92d00_0 .net *"_ivl_31", 0 0, L_00000230c3ba0ea0;  1 drivers
v00000230c3b947e0_0 .net *"_ivl_32", 0 0, L_00000230c3ba6050;  1 drivers
v00000230c3b92da0_0 .net *"_ivl_34", 31 0, L_00000230c3ba1f80;  1 drivers
v00000230c3b93980_0 .net *"_ivl_36", 31 0, L_00000230c3ba5790;  1 drivers
v00000230c3b92e40_0 .net *"_ivl_38", 31 0, L_00000230c3ba67c0;  1 drivers
v00000230c3b935c0_0 .net *"_ivl_41", 0 0, L_00000230c3ba0b80;  1 drivers
v00000230c3b93160_0 .net *"_ivl_42", 0 0, L_00000230c3ba5f00;  1 drivers
v00000230c3b93700_0 .net *"_ivl_45", 0 0, L_00000230c3ba1440;  1 drivers
v00000230c3b93b60_0 .net *"_ivl_46", 0 0, L_00000230c3ba5250;  1 drivers
v00000230c3b93e80_0 .net *"_ivl_49", 0 0, L_00000230c3ba0540;  1 drivers
v00000230c3b937a0_0 .net *"_ivl_5", 0 0, L_00000230c3ba19e0;  1 drivers
v00000230c3b92ee0_0 .net *"_ivl_50", 0 0, L_00000230c3ba6520;  1 drivers
v00000230c3b93c00_0 .net *"_ivl_52", 0 0, L_00000230c3ba54f0;  1 drivers
v00000230c3b949c0_0 .net *"_ivl_54", 31 0, L_00000230c3ba07c0;  1 drivers
v00000230c3b92f80_0 .net *"_ivl_56", 31 0, L_00000230c3ba6670;  1 drivers
v00000230c3b93020_0 .net *"_ivl_58", 31 0, L_00000230c3ba66e0;  1 drivers
v00000230c3b93a20_0 .net *"_ivl_6", 0 0, L_00000230c3ae2330;  1 drivers
v00000230c3b94a60_0 .net *"_ivl_61", 0 0, L_00000230c3ba1da0;  1 drivers
v00000230c3b93ca0_0 .net *"_ivl_62", 0 0, L_00000230c3ba55d0;  1 drivers
v00000230c3b93fc0_0 .net *"_ivl_65", 0 0, L_00000230c3b9fdc0;  1 drivers
v00000230c3b94060_0 .net *"_ivl_66", 0 0, L_00000230c3ba6750;  1 drivers
v00000230c3b94600_0 .net *"_ivl_69", 0 0, L_00000230c3b9f8c0;  1 drivers
v00000230c3b94b00_0 .net *"_ivl_70", 0 0, L_00000230c3ba6440;  1 drivers
v00000230c3b94ba0_0 .net *"_ivl_72", 31 0, L_00000230c3ba14e0;  1 drivers
v00000230c3b94c40_0 .net *"_ivl_74", 31 0, L_00000230c3ba59c0;  1 drivers
v00000230c3b93200_0 .net *"_ivl_76", 31 0, L_00000230c3ba6830;  1 drivers
v00000230c3b93340_0 .net *"_ivl_79", 0 0, L_00000230c3ba1260;  1 drivers
v00000230c3b95640_0 .net *"_ivl_8", 0 0, L_00000230c3a76270;  1 drivers
v00000230c3b96cc0_0 .net *"_ivl_81", 0 0, L_00000230c3b9fa00;  1 drivers
v00000230c3b95a00_0 .net *"_ivl_82", 0 0, L_00000230c3ba6b40;  1 drivers
v00000230c3b96720_0 .net *"_ivl_84", 0 0, L_00000230c3ba56b0;  1 drivers
v00000230c3b96040_0 .net *"_ivl_87", 0 0, L_00000230c3ba1b20;  1 drivers
v00000230c3b97120_0 .net *"_ivl_88", 0 0, L_00000230c3ba5e90;  1 drivers
v00000230c3b96fe0_0 .net *"_ivl_90", 0 0, L_00000230c3ba5020;  1 drivers
v00000230c3b953c0_0 .net *"_ivl_92", 31 0, L_00000230c3b9fc80;  1 drivers
v00000230c3b96180_0 .net *"_ivl_94", 31 0, L_00000230c3ba53a0;  1 drivers
v00000230c3b95d20_0 .net "ina", 31 0, L_00000230c3ba0860;  1 drivers
v00000230c3b95320_0 .net "inb", 31 0, L_00000230c3ba0cc0;  alias, 1 drivers
v00000230c3b960e0_0 .net "inc", 31 0, v00000230c3b94e20_0;  alias, 1 drivers
v00000230c3b96f40_0 .net "ind", 31 0, L_00000230c3ba28e0;  alias, 1 drivers
v00000230c3b962c0_0 .net "ine", 31 0, v00000230c3b74dd0_0;  alias, 1 drivers
L_00000230c3bc00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b96360_0 .net "inf", 31 0, L_00000230c3bc00d0;  1 drivers
L_00000230c3bc0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b974e0_0 .net "ing", 31 0, L_00000230c3bc0118;  1 drivers
L_00000230c3bc0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230c3b97620_0 .net "inh", 31 0, L_00000230c3bc0160;  1 drivers
v00000230c3b96220_0 .net "out", 31 0, L_00000230c3ba5560;  alias, 1 drivers
v00000230c3b97440_0 .net "sel", 2 0, L_00000230c3ba0400;  alias, 1 drivers
L_00000230c3ba0900 .part L_00000230c3ba0400, 2, 1;
L_00000230c3ba19e0 .part L_00000230c3ba0400, 1, 1;
L_00000230c3b9fb40 .part L_00000230c3ba0400, 0, 1;
LS_00000230c3ba1760_0_0 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_4 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_8 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_12 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_16 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_20 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_24 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_0_28 .concat [ 1 1 1 1], L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0, L_00000230c3a763c0;
LS_00000230c3ba1760_1_0 .concat [ 4 4 4 4], LS_00000230c3ba1760_0_0, LS_00000230c3ba1760_0_4, LS_00000230c3ba1760_0_8, LS_00000230c3ba1760_0_12;
LS_00000230c3ba1760_1_4 .concat [ 4 4 4 4], LS_00000230c3ba1760_0_16, LS_00000230c3ba1760_0_20, LS_00000230c3ba1760_0_24, LS_00000230c3ba1760_0_28;
L_00000230c3ba1760 .concat [ 16 16 0 0], LS_00000230c3ba1760_1_0, LS_00000230c3ba1760_1_4;
L_00000230c3ba05e0 .part L_00000230c3ba0400, 2, 1;
L_00000230c3ba1620 .part L_00000230c3ba0400, 1, 1;
L_00000230c3ba0ea0 .part L_00000230c3ba0400, 0, 1;
LS_00000230c3ba1f80_0_0 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_4 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_8 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_12 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_16 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_20 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_24 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_0_28 .concat [ 1 1 1 1], L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050, L_00000230c3ba6050;
LS_00000230c3ba1f80_1_0 .concat [ 4 4 4 4], LS_00000230c3ba1f80_0_0, LS_00000230c3ba1f80_0_4, LS_00000230c3ba1f80_0_8, LS_00000230c3ba1f80_0_12;
LS_00000230c3ba1f80_1_4 .concat [ 4 4 4 4], LS_00000230c3ba1f80_0_16, LS_00000230c3ba1f80_0_20, LS_00000230c3ba1f80_0_24, LS_00000230c3ba1f80_0_28;
L_00000230c3ba1f80 .concat [ 16 16 0 0], LS_00000230c3ba1f80_1_0, LS_00000230c3ba1f80_1_4;
L_00000230c3ba0b80 .part L_00000230c3ba0400, 2, 1;
L_00000230c3ba1440 .part L_00000230c3ba0400, 1, 1;
L_00000230c3ba0540 .part L_00000230c3ba0400, 0, 1;
LS_00000230c3ba07c0_0_0 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_4 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_8 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_12 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_16 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_20 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_24 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_0_28 .concat [ 1 1 1 1], L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0, L_00000230c3ba54f0;
LS_00000230c3ba07c0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba07c0_0_0, LS_00000230c3ba07c0_0_4, LS_00000230c3ba07c0_0_8, LS_00000230c3ba07c0_0_12;
LS_00000230c3ba07c0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba07c0_0_16, LS_00000230c3ba07c0_0_20, LS_00000230c3ba07c0_0_24, LS_00000230c3ba07c0_0_28;
L_00000230c3ba07c0 .concat [ 16 16 0 0], LS_00000230c3ba07c0_1_0, LS_00000230c3ba07c0_1_4;
L_00000230c3ba1da0 .part L_00000230c3ba0400, 2, 1;
L_00000230c3b9fdc0 .part L_00000230c3ba0400, 1, 1;
L_00000230c3b9f8c0 .part L_00000230c3ba0400, 0, 1;
LS_00000230c3ba14e0_0_0 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_4 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_8 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_12 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_16 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_20 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_24 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_0_28 .concat [ 1 1 1 1], L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440, L_00000230c3ba6440;
LS_00000230c3ba14e0_1_0 .concat [ 4 4 4 4], LS_00000230c3ba14e0_0_0, LS_00000230c3ba14e0_0_4, LS_00000230c3ba14e0_0_8, LS_00000230c3ba14e0_0_12;
LS_00000230c3ba14e0_1_4 .concat [ 4 4 4 4], LS_00000230c3ba14e0_0_16, LS_00000230c3ba14e0_0_20, LS_00000230c3ba14e0_0_24, LS_00000230c3ba14e0_0_28;
L_00000230c3ba14e0 .concat [ 16 16 0 0], LS_00000230c3ba14e0_1_0, LS_00000230c3ba14e0_1_4;
L_00000230c3ba1260 .part L_00000230c3ba0400, 2, 1;
L_00000230c3b9fa00 .part L_00000230c3ba0400, 1, 1;
L_00000230c3ba1b20 .part L_00000230c3ba0400, 0, 1;
LS_00000230c3b9fc80_0_0 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_4 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_8 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_12 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_16 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_20 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_24 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_0_28 .concat [ 1 1 1 1], L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020, L_00000230c3ba5020;
LS_00000230c3b9fc80_1_0 .concat [ 4 4 4 4], LS_00000230c3b9fc80_0_0, LS_00000230c3b9fc80_0_4, LS_00000230c3b9fc80_0_8, LS_00000230c3b9fc80_0_12;
LS_00000230c3b9fc80_1_4 .concat [ 4 4 4 4], LS_00000230c3b9fc80_0_16, LS_00000230c3b9fc80_0_20, LS_00000230c3b9fc80_0_24, LS_00000230c3b9fc80_0_28;
L_00000230c3b9fc80 .concat [ 16 16 0 0], LS_00000230c3b9fc80_1_0, LS_00000230c3b9fc80_1_4;
S_00000230c3b70e70 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000230c3b95460_0 .net "Write_Data", 31 0, v00000230c3b61cb0_0;  alias, 1 drivers
v00000230c3b97300_0 .net "addr", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b95dc0_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b95500_0 .net "mem_out", 31 0, v00000230c3b978a0_0;  alias, 1 drivers
v00000230c3b95f00_0 .net "mem_read", 0 0, v00000230c3b631f0_0;  alias, 1 drivers
v00000230c3b95be0_0 .net "mem_write", 0 0, v00000230c3b63650_0;  alias, 1 drivers
S_00000230c3b6f890 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000230c3b70e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000230c3b97080 .array "DataMem", 1023 0, 31 0;
v00000230c3b967c0_0 .net "Data_In", 31 0, v00000230c3b61cb0_0;  alias, 1 drivers
v00000230c3b978a0_0 .var "Data_Out", 31 0;
v00000230c3b97260_0 .net "Write_en", 0 0, v00000230c3b63650_0;  alias, 1 drivers
v00000230c3b973a0_0 .net "addr", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b96680_0 .net "clk", 0 0, L_00000230c3ae0ff0;  alias, 1 drivers
v00000230c3b97940_0 .var/i "i", 31 0;
S_00000230c3b6fa20 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000230c3b9ca40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000230c3b9ca78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000230c3b9cab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000230c3b9cae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000230c3b9cb20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000230c3b9cb58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000230c3b9cb90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000230c3b9cbc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000230c3b9cc00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000230c3b9cc38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000230c3b9cc70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000230c3b9cca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000230c3b9cce0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000230c3b9cd18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000230c3b9cd50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000230c3b9cd88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000230c3b9cdc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000230c3b9cdf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000230c3b9ce30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000230c3b9ce68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000230c3b9cea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000230c3b9ced8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000230c3b9cf10 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000230c3b9cf48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000230c3b9cf80 .param/l "xori" 0 9 12, C4<001110000000>;
v00000230c3b95fa0_0 .net "MEM_ALU_OUT", 31 0, v00000230c3b621b0_0;  alias, 1 drivers
v00000230c3b979e0_0 .net "MEM_Data_mem_out", 31 0, v00000230c3b978a0_0;  alias, 1 drivers
v00000230c3b96900_0 .net "MEM_memread", 0 0, v00000230c3b631f0_0;  alias, 1 drivers
v00000230c3b969a0_0 .net "MEM_opcode", 11 0, v00000230c3b62b10_0;  alias, 1 drivers
v00000230c3b95280_0 .net "MEM_rd_ind", 4 0, v00000230c3b62d90_0;  alias, 1 drivers
v00000230c3b95780_0 .net "MEM_rd_indzero", 0 0, v00000230c3b63e70_0;  alias, 1 drivers
v00000230c3b96ae0_0 .net "MEM_regwrite", 0 0, v00000230c3b63dd0_0;  alias, 1 drivers
v00000230c3b95c80_0 .var "WB_ALU_OUT", 31 0;
v00000230c3b955a0_0 .var "WB_Data_mem_out", 31 0;
v00000230c3b95aa0_0 .var "WB_memread", 0 0;
v00000230c3b95e60_0 .var "WB_rd_ind", 4 0;
v00000230c3b956e0_0 .var "WB_rd_indzero", 0 0;
v00000230c3b95820_0 .var "WB_regwrite", 0 0;
v00000230c3b958c0_0 .net "clk", 0 0, L_00000230c3c10290;  1 drivers
v00000230c3b95b40_0 .var "hlt", 0 0;
v00000230c3b95960_0 .net "rst", 0 0, v00000230c3b9d700_0;  alias, 1 drivers
E_00000230c3aeaee0 .event posedge, v00000230c3b624d0_0, v00000230c3b958c0_0;
S_00000230c3b6fbb0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000230c384d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000230c3c10060 .functor AND 32, v00000230c3b955a0_0, L_00000230c3c18ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c100d0 .functor NOT 1, v00000230c3b95aa0_0, C4<0>, C4<0>, C4<0>;
L_00000230c3c2ad00 .functor AND 32, v00000230c3b95c80_0, L_00000230c3c17c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000230c3c2af30 .functor OR 32, L_00000230c3c10060, L_00000230c3c2ad00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230c3b96b80_0 .net "Write_Data_RegFile", 31 0, L_00000230c3c2af30;  alias, 1 drivers
v00000230c3b96c20_0 .net *"_ivl_0", 31 0, L_00000230c3c18ad0;  1 drivers
v00000230c3b96d60_0 .net *"_ivl_2", 31 0, L_00000230c3c10060;  1 drivers
v00000230c3b96e00_0 .net *"_ivl_4", 0 0, L_00000230c3c100d0;  1 drivers
v00000230c3b96ea0_0 .net *"_ivl_6", 31 0, L_00000230c3c17c70;  1 drivers
v00000230c3b99560_0 .net *"_ivl_8", 31 0, L_00000230c3c2ad00;  1 drivers
v00000230c3b98ac0_0 .net "alu_out", 31 0, v00000230c3b95c80_0;  alias, 1 drivers
v00000230c3b992e0_0 .net "mem_out", 31 0, v00000230c3b955a0_0;  alias, 1 drivers
v00000230c3b999c0_0 .net "mem_read", 0 0, v00000230c3b95aa0_0;  alias, 1 drivers
LS_00000230c3c18ad0_0_0 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_4 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_8 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_12 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_16 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_20 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_24 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_0_28 .concat [ 1 1 1 1], v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0, v00000230c3b95aa0_0;
LS_00000230c3c18ad0_1_0 .concat [ 4 4 4 4], LS_00000230c3c18ad0_0_0, LS_00000230c3c18ad0_0_4, LS_00000230c3c18ad0_0_8, LS_00000230c3c18ad0_0_12;
LS_00000230c3c18ad0_1_4 .concat [ 4 4 4 4], LS_00000230c3c18ad0_0_16, LS_00000230c3c18ad0_0_20, LS_00000230c3c18ad0_0_24, LS_00000230c3c18ad0_0_28;
L_00000230c3c18ad0 .concat [ 16 16 0 0], LS_00000230c3c18ad0_1_0, LS_00000230c3c18ad0_1_4;
LS_00000230c3c17c70_0_0 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_4 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_8 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_12 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_16 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_20 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_24 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_0_28 .concat [ 1 1 1 1], L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0, L_00000230c3c100d0;
LS_00000230c3c17c70_1_0 .concat [ 4 4 4 4], LS_00000230c3c17c70_0_0, LS_00000230c3c17c70_0_4, LS_00000230c3c17c70_0_8, LS_00000230c3c17c70_0_12;
LS_00000230c3c17c70_1_4 .concat [ 4 4 4 4], LS_00000230c3c17c70_0_16, LS_00000230c3c17c70_0_20, LS_00000230c3c17c70_0_24, LS_00000230c3c17c70_0_28;
L_00000230c3c17c70 .concat [ 16 16 0 0], LS_00000230c3c17c70_1_0, LS_00000230c3c17c70_1_4;
    .scope S_00000230c3b70830;
T_0 ;
    %wait E_00000230c3aeafe0;
    %load/vec4 v00000230c3b944c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000230c3b94e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000230c3b93840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000230c3b94420_0;
    %assign/vec4 v00000230c3b94e20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000230c3b70ce0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b93f20_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000230c3b93f20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000230c3b93f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %load/vec4 v00000230c3b93f20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230c3b93f20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b92a80, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000230c3b70510;
T_2 ;
    %wait E_00000230c3aea820;
    %load/vec4 v00000230c3b941a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000230c3b76780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b76640_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b94ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b942e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b93d40_0, 0;
    %assign/vec4 v00000230c3b94100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000230c3b946a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000230c3b94ec0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000230c3b76780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b76640_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b94ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b942e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b93d40_0, 0;
    %assign/vec4 v00000230c3b94100_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000230c3b946a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000230c3b92bc0_0;
    %assign/vec4 v00000230c3b76640_0, 0;
    %load/vec4 v00000230c3b94d80_0;
    %assign/vec4 v00000230c3b76780_0, 0;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000230c3b942e0_0, 0;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000230c3b94100_0, 4, 5;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000230c3b94100_0, 4, 5;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000230c3b93d40_0, 0;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000230c3b94ce0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000230c3b94ce0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000230c3b92bc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000230c3b94ce0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000230c3b70b50;
T_3 ;
    %wait E_00000230c3aeafe0;
    %load/vec4 v00000230c3b7e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b7dbc0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000230c3b7dbc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000230c3b7dbc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b7df80, 0, 4;
    %load/vec4 v00000230c3b7dbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230c3b7dbc0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000230c3b7e160_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000230c3b7e0c0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000230c3b7dda0_0;
    %load/vec4 v00000230c3b7e160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b7df80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b7df80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000230c3b70b50;
T_4 ;
    %wait E_00000230c3aea8e0;
    %load/vec4 v00000230c3b7e160_0;
    %load/vec4 v00000230c3b7e2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000230c3b7e160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000230c3b7e0c0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000230c3b7dda0_0;
    %assign/vec4 v00000230c3b7e020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000230c3b7e2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000230c3b7df80, 4;
    %assign/vec4 v00000230c3b7e020_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000230c3b70b50;
T_5 ;
    %wait E_00000230c3aea8e0;
    %load/vec4 v00000230c3b7e160_0;
    %load/vec4 v00000230c3b7dc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000230c3b7e160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000230c3b7e0c0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000230c3b7dda0_0;
    %assign/vec4 v00000230c3b7de40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000230c3b7dc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000230c3b7df80, 4;
    %assign/vec4 v00000230c3b7de40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000230c3b70b50;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000230c3b70380;
    %jmp t_0;
    .scope S_00000230c3b70380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b7dd00_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000230c3b7dd00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000230c3b7dd00_0;
    %ix/getv/s 4, v00000230c3b7dd00_0;
    %load/vec4a v00000230c3b7df80, 4;
    %ix/getv/s 4, v00000230c3b7dd00_0;
    %load/vec4a v00000230c3b7df80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000230c3b7dd00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230c3b7dd00_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000230c3b70b50;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000230c3b71640;
T_7 ;
    %wait E_00000230c3aeb1e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b7d8a0_0, 0, 32;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000230c3b7cea0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000230c3b7d8a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000230c3b7cea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000230c3b7d8a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b7cf40_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000230c3b7cea0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000230c3b7cea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000230c3b7d8a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000230c3b71000;
T_8 ;
    %wait E_00000230c3aeafe0;
    %load/vec4 v00000230c3b7a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000230c3b79de0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000230c3b79de0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000230c3b793e0_0;
    %load/vec4 v00000230c3b79b60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000230c3b793e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000230c3b71000;
T_9 ;
    %wait E_00000230c3aeafe0;
    %load/vec4 v00000230c3b7a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b79ca0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000230c3b7a1a0_0;
    %assign/vec4 v00000230c3b79ca0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000230c3b701f0;
T_10 ;
    %wait E_00000230c3aeace0;
    %load/vec4 v00000230c3b7d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7ba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7b280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7b320_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000230c3b7ae20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000230c3b7aec0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000230c3b78ee0_0;
    %load/vec4 v00000230c3b798e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000230c3b78f80_0;
    %load/vec4 v00000230c3b798e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000230c3b7af60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000230c3b7b1e0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000230c3b78ee0_0;
    %load/vec4 v00000230c3b7b140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000230c3b78f80_0;
    %load/vec4 v00000230c3b7b140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7ba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7b320_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000230c3b78c60_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7d9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7b320_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230c3b7d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b7b320_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000230c3b709c0;
T_11 ;
    %wait E_00000230c3aeaba0;
    %load/vec4 v00000230c3b72850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b72ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b734d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b720d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b71bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b723f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73250_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73a70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b72df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b72530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b739d0_0, 0;
    %assign/vec4 v00000230c3b73930_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000230c3b732f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000230c3b73cf0_0;
    %assign/vec4 v00000230c3b73930_0, 0;
    %load/vec4 v00000230c3b73c50_0;
    %assign/vec4 v00000230c3b739d0_0, 0;
    %load/vec4 v00000230c3b73e30_0;
    %assign/vec4 v00000230c3b72530_0, 0;
    %load/vec4 v00000230c3b72f30_0;
    %assign/vec4 v00000230c3b72df0_0, 0;
    %load/vec4 v00000230c3b73610_0;
    %assign/vec4 v00000230c3b73a70_0, 0;
    %load/vec4 v00000230c3b73750_0;
    %assign/vec4 v00000230c3b73250_0, 0;
    %load/vec4 v00000230c3b727b0_0;
    %assign/vec4 v00000230c3b73bb0_0, 0;
    %load/vec4 v00000230c3b73110_0;
    %assign/vec4 v00000230c3b72c10_0, 0;
    %load/vec4 v00000230c3b736b0_0;
    %assign/vec4 v00000230c3b723f0_0, 0;
    %load/vec4 v00000230c3b72cb0_0;
    %assign/vec4 v00000230c3b72a30_0, 0;
    %load/vec4 v00000230c3b722b0_0;
    %assign/vec4 v00000230c3b71bd0_0, 0;
    %load/vec4 v00000230c3b72710_0;
    %assign/vec4 v00000230c3b71b30_0, 0;
    %load/vec4 v00000230c3b72fd0_0;
    %assign/vec4 v00000230c3b720d0_0, 0;
    %load/vec4 v00000230c3b72e90_0;
    %assign/vec4 v00000230c3b71e50_0, 0;
    %load/vec4 v00000230c3b73d90_0;
    %assign/vec4 v00000230c3b72030_0, 0;
    %load/vec4 v00000230c3b72490_0;
    %assign/vec4 v00000230c3b71a90_0, 0;
    %load/vec4 v00000230c3b72350_0;
    %assign/vec4 v00000230c3b734d0_0, 0;
    %load/vec4 v00000230c3b73390_0;
    %assign/vec4 v00000230c3b72ad0_0, 0;
    %load/vec4 v00000230c3b73070_0;
    %assign/vec4 v00000230c3b72b70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b72ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b734d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b720d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b71b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b71bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b723f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b72c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73250_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b73a70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b72df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b72530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b739d0_0, 0;
    %assign/vec4 v00000230c3b73930_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000230c3b714b0;
T_12 ;
    %wait E_00000230c3aeb620;
    %load/vec4 v00000230c3b78d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74790_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75370_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b752d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75730_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74510_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b75230_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b754b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b741f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b740b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000230c3b75410_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74830_0, 0;
    %assign/vec4 v00000230c3b75690_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000230c3b7a380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000230c3b73f70_0;
    %assign/vec4 v00000230c3b75690_0, 0;
    %load/vec4 v00000230c3b719f0_0;
    %assign/vec4 v00000230c3b74830_0, 0;
    %load/vec4 v00000230c3b745b0_0;
    %assign/vec4 v00000230c3b75410_0, 0;
    %load/vec4 v00000230c3b74ab0_0;
    %assign/vec4 v00000230c3b740b0_0, 0;
    %load/vec4 v00000230c3b750f0_0;
    %assign/vec4 v00000230c3b741f0_0, 0;
    %load/vec4 v00000230c3b755f0_0;
    %assign/vec4 v00000230c3b754b0_0, 0;
    %load/vec4 v00000230c3b74010_0;
    %assign/vec4 v00000230c3b75230_0, 0;
    %load/vec4 v00000230c3b74d30_0;
    %assign/vec4 v00000230c3b74510_0, 0;
    %load/vec4 v00000230c3b74290_0;
    %assign/vec4 v00000230c3b74330_0, 0;
    %load/vec4 v00000230c3b74b50_0;
    %assign/vec4 v00000230c3b75730_0, 0;
    %load/vec4 v00000230c3b74470_0;
    %assign/vec4 v00000230c3b752d0_0, 0;
    %load/vec4 v00000230c3b75550_0;
    %assign/vec4 v00000230c3b75370_0, 0;
    %load/vec4 v00000230c3b74a10_0;
    %assign/vec4 v00000230c3b74650_0, 0;
    %load/vec4 v00000230c3b746f0_0;
    %assign/vec4 v00000230c3b75190_0, 0;
    %load/vec4 v00000230c3b743d0_0;
    %assign/vec4 v00000230c3b74970_0, 0;
    %load/vec4 v00000230c3b74bf0_0;
    %assign/vec4 v00000230c3b74f10_0, 0;
    %load/vec4 v00000230c3b74c90_0;
    %assign/vec4 v00000230c3b75050_0, 0;
    %load/vec4 v00000230c3b74150_0;
    %assign/vec4 v00000230c3b74fb0_0, 0;
    %load/vec4 v00000230c3b71950_0;
    %assign/vec4 v00000230c3b74e70_0, 0;
    %load/vec4 v00000230c3b718b0_0;
    %assign/vec4 v00000230c3b74dd0_0, 0;
    %load/vec4 v00000230c3b748d0_0;
    %assign/vec4 v00000230c3b74790_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74790_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b74650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75370_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b752d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b75730_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74510_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b75230_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b754b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b741f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b740b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000230c3b75410_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b74830_0, 0;
    %assign/vec4 v00000230c3b75690_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000230c3928390;
T_13 ;
    %wait E_00000230c3aeade0;
    %load/vec4 v00000230c3b66080_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000230c3b65fe0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000230c3928200;
T_14 ;
    %wait E_00000230c3aeb760;
    %load/vec4 v00000230c3b68060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000230c3b67f20_0;
    %pad/u 33;
    %load/vec4 v00000230c3b681a0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %assign/vec4 v00000230c3b68240_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000230c3b681a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000230c3b68240_0;
    %load/vec4 v00000230c3b681a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000230c3b67f20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000230c3b681a0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000230c3b681a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000230c3b68240_0, 0;
    %load/vec4 v00000230c3b67f20_0;
    %ix/getv 4, v00000230c3b681a0_0;
    %shiftl 4;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000230c3b681a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000230c3b68240_0;
    %load/vec4 v00000230c3b681a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000230c3b67f20_0;
    %load/vec4 v00000230c3b681a0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000230c3b681a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000230c3b68240_0, 0;
    %load/vec4 v00000230c3b67f20_0;
    %ix/getv 4, v00000230c3b681a0_0;
    %shiftr 4;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b68240_0, 0;
    %load/vec4 v00000230c3b67f20_0;
    %load/vec4 v00000230c3b681a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230c3b68240_0, 0;
    %load/vec4 v00000230c3b681a0_0;
    %load/vec4 v00000230c3b67f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000230c3b65ea0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000230c3929aa0;
T_15 ;
    %wait E_00000230c3aeb220;
    %load/vec4 v00000230c3b624d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000230c3b63e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b63dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b63650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b631f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000230c3b62b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b62d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b61cb0_0, 0;
    %assign/vec4 v00000230c3b621b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000230c3a86000_0;
    %assign/vec4 v00000230c3b621b0_0, 0;
    %load/vec4 v00000230c3b62570_0;
    %assign/vec4 v00000230c3b61cb0_0, 0;
    %load/vec4 v00000230c3b63330_0;
    %assign/vec4 v00000230c3b62d90_0, 0;
    %load/vec4 v00000230c3a6f440_0;
    %assign/vec4 v00000230c3b62b10_0, 0;
    %load/vec4 v00000230c3a87220_0;
    %assign/vec4 v00000230c3b631f0_0, 0;
    %load/vec4 v00000230c3a712e0_0;
    %assign/vec4 v00000230c3b63650_0, 0;
    %load/vec4 v00000230c3b62f70_0;
    %assign/vec4 v00000230c3b63dd0_0, 0;
    %load/vec4 v00000230c3b633d0_0;
    %assign/vec4 v00000230c3b63e70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000230c3b6f890;
T_16 ;
    %wait E_00000230c3aea8e0;
    %load/vec4 v00000230c3b97260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000230c3b967c0_0;
    %load/vec4 v00000230c3b973a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000230c3b6f890;
T_17 ;
    %wait E_00000230c3aea8e0;
    %load/vec4 v00000230c3b973a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000230c3b97080, 4;
    %assign/vec4 v00000230c3b978a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000230c3b6f890;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b97940_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000230c3b97940_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000230c3b97940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %load/vec4 v00000230c3b97940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230c3b97940_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230c3b97080, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000230c3b6f890;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230c3b97940_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000230c3b97940_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000230c3b97940_0;
    %load/vec4a v00000230c3b97080, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000230c3b97940_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000230c3b97940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230c3b97940_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000230c3b6fa20;
T_20 ;
    %wait E_00000230c3aeaee0;
    %load/vec4 v00000230c3b95960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000230c3b956e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b95b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b95820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000230c3b95aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000230c3b95e60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000230c3b955a0_0, 0;
    %assign/vec4 v00000230c3b95c80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000230c3b95fa0_0;
    %assign/vec4 v00000230c3b95c80_0, 0;
    %load/vec4 v00000230c3b979e0_0;
    %assign/vec4 v00000230c3b955a0_0, 0;
    %load/vec4 v00000230c3b96900_0;
    %assign/vec4 v00000230c3b95aa0_0, 0;
    %load/vec4 v00000230c3b95280_0;
    %assign/vec4 v00000230c3b95e60_0, 0;
    %load/vec4 v00000230c3b96ae0_0;
    %assign/vec4 v00000230c3b95820_0, 0;
    %load/vec4 v00000230c3b95780_0;
    %assign/vec4 v00000230c3b956e0_0, 0;
    %load/vec4 v00000230c3b969a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000230c3b95b40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000230c384d800;
T_21 ;
    %wait E_00000230c3aeabe0;
    %load/vec4 v00000230c3b9ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000230c3b9dd40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000230c3b9dd40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000230c3b9dd40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000230c3939f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230c3b9d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230c3b9d700_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000230c3939f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000230c3b9d520_0;
    %inv;
    %assign/vec4 v00000230c3b9d520_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000230c3939f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230c3b9d700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230c3b9d700_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000230c3b9de80_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
