| Signal                           | Dir | Width         | Description                             |
| -------------------------------- | --- | ------------- | --------------------------------------- |
| `wr_clk`                         | In  | 1             | Write domain clock                      |
| `rd_clk`                         | In  | 1             | Read domain clock                       |
| `w_rst_n`                        | In  | 1             | Async active-low reset for write domain |
| `r_rst_n`                        | In  | 1             | Async active-low reset for read domain  |
| `wr_en`                          | In  | 1             | Write enable                            |
| `wr_data`                        | In  | WIDTH         | Data to be written                      |
| `full`                           | Out | 1             | FIFO full indicator (write side)        |
| `rd_en`                          | In  | 1             | Read enable                             |
| `rd_data`                        | Out | WIDTH         | Data read from FIFO                     |
| `empty`                          | Out | 1             | FIFO empty indicator (read side)        |
| `mem`                            | Int | WIDTH Ã— DEPTH | Dual-port memory                        |
| `wr_ptr`                         | Int | log2(DEPTH)+1 | Write pointer (binary)                  |
| `rd_ptr`                         | Int | log2(DEPTH)+1 | Read pointer (binary)                   |
| `wr_ptr_gray`, `rd_ptr_gray`     | Int | log2(DEPTH)+1 | Pointers in Gray code form              |
| `wr_ptr_gray_sync_rdclk`         | Int | log2(DEPTH)+1 | Write pointer synced into read domain   |
| `rd_ptr_gray_sync_wrclk`         | Int | log2(DEPTH)+1 | Read pointer synced into write domain   |
| `wr_ptr_binary`, `rd_ptr_binary` | Int | log2(DEPTH)+1 | Converted binary pointers (after sync)  |
