// Seed: 1371842672
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output wand id_2
    , id_11,
    output supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input wor id_8,
    output supply1 id_9
);
  wire module_0;
  wire id_12 = id_0;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  tri   id_5,
    output uwire id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_7,
      id_6,
      id_6,
      id_5,
      id_1,
      id_3,
      id_6
  );
  assign id_7 = 1;
endmodule
