hip04_irq_dist_init	,	F_26
irq_set_chip_and_handler	,	F_39
parent	,	V_67
shift	,	V_24
hwirq	,	V_7
irq_controller_lock	,	V_9
writel_relaxed	,	F_7
bit	,	V_26
irq_set_probe	,	F_41
irq_set_chip_data	,	F_45
hip04_dist_base	,	F_1
hip04_irq_domain_ops	,	V_72
hw	,	V_53
handle_IPI	,	F_23
raw_spin_unlock_irqrestore	,	F_36
irqd_set_single_target	,	F_42
dist_base	,	V_5
cpu_online_mask	,	V_27
HIP04_MAX_IRQS	,	V_39
irq_domain	,	V_52
val	,	V_25
GIC_CPU_INTACK	,	V_37
likely	,	F_20
mask_val	,	V_20
gic_configure_irq	,	F_12
hip04_irq	,	F_4
hip04_eoi_irq	,	F_10
hip04_unmask_irq	,	F_9
cpumask_first	,	F_15
hip04_data	,	V_4
irq_domain_get_of_node	,	F_47
node	,	V_66
CONFIG_SMP	,	F_22
cpumask_of	,	F_18
IRQ_TYPE_LEVEL_HIGH	,	V_17
domain	,	V_40
GIC_DIST_TARGET	,	V_30
hip04_irq_domain_xlate	,	F_46
GIC_DIST_CTR	,	V_71
pr_err	,	F_55
force	,	V_21
irq_data	,	V_1
out_hwirq	,	V_63
ENODEV	,	V_70
__exception_irq_entry	,	T_3
IRQ_NOAUTOEN	,	V_56
irq_desc_get_irq_data	,	F_43
nr_irqs	,	V_43
"fail to map hip04 intc dist registers\n"	,	L_2
flags	,	V_48
IRQ_SET_MASK_OK	,	V_32
device_node	,	V_59
irq_domain_add_legacy	,	F_56
CPUHP_AP_IRQ_HIP04_STARTING	,	V_73
hip04_irq_chip	,	V_54
GIC_DIST_ENABLE_SET	,	V_11
NR_HIP04_CPU_IF	,	V_28
hip04_irq_domain_map	,	F_37
irq_hw_number_t	,	T_6
irq_data_get_irq_chip_data	,	F_2
irq_base	,	V_69
u16	,	T_4
pr_crit	,	F_25
map	,	V_49
irq_set_percpu_devid	,	F_38
irq_alloc_descs	,	F_53
cpumask	,	V_19
controller	,	V_60
d	,	V_2
intc	,	V_41
cpuhp_setup_state	,	F_59
irq	,	V_14
i	,	V_42
regs	,	V_34
hip04_cpu_base	,	F_3
IRQ_TYPE_EDGE_RISING	,	V_18
EINVAL	,	V_16
hip04_get_cpumask	,	F_24
"irqchip/hip04:starting"	,	L_5
numa_node_id	,	F_54
GIC_DIST_ENABLE_CLEAR	,	V_10
__init	,	T_5
of_iomap	,	F_51
nr_cpu_ids	,	V_29
smp_processor_id	,	F_29
hip04_raise_softirq	,	F_32
GIC_CPU_EOI	,	V_12
__iomem	,	T_1
gic_cpu_config	,	F_31
GIC_DIST_CTRL	,	V_44
irq_to_desc	,	F_44
hwirq_base	,	V_68
u32	,	T_2
reg	,	V_22
intspec	,	V_61
"unable to map hip04 intc cpu registers\n"	,	L_3
hip04_irq_set_affinity	,	F_13
ret	,	V_15
ishst	,	V_50
hip04_of_init	,	F_49
pt_regs	,	V_33
cpumask_any_and	,	F_14
cpu	,	V_23
handle_domain_irq	,	F_21
handle_fasteoi_irq	,	V_57
set_smp_cross_call	,	F_57
hip04_mask_irq	,	F_5
WARN	,	F_52
hip04_irq_set_type	,	F_11
readl_relaxed	,	F_16
GICC_IAR_INT_ID_MASK	,	V_38
out_type	,	V_64
raw_spin_lock_irqsave	,	F_33
IRQ_TYPE_SENSE_MASK	,	V_65
raw_spin_lock	,	F_6
gic_dist_config	,	F_27
cpu_mask	,	V_45
GIC_CPU_CTRL	,	V_47
BUG_ON	,	F_30
irq_set_status_flags	,	F_40
hip04_irq_starting_cpu	,	F_48
irq_data_update_effective_affinity	,	F_17
GIC_DIST_SOFTINT	,	V_51
intsize	,	V_62
raw_spin_unlock	,	F_8
irqnr	,	V_36
for_each_cpu	,	F_34
cpu_base	,	V_6
host_data	,	V_58
irqstat	,	V_35
hip04_irq_cpu_init	,	F_28
mask	,	V_8
set_handle_irq	,	F_58
handle_percpu_devid_irq	,	V_55
WARN_ON	,	F_50
hip04_irq_data	,	V_3
GIC_CPU_PRIMASK	,	V_46
hip04_handle_irq	,	F_19
"failed to allocate IRQ numbers\n"	,	L_4
"GIC CPU mask not found - kernel will fail to boot.\n"	,	L_1
dmb	,	F_35
base	,	V_13
hip04_cpu_map	,	V_31
