/*
 * Copyright (c) 2019 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <arm/armv7-m.dtsi>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4";
			reg = <0>;
		};
	};

	retram: memory0@0 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x00000000 DT_SIZE_K(64)>;
	};
	mcusram: memory1@10000000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x10000000 DT_SIZE_K(256)>;
	};

	soc {
		rcc: rcc@50000000 {
			compatible = "st,stm32-rcc";
			reg = <0x50000000 0x1000>;
			clocks-controller;
			#clock-cells = <2>;
			label = "STM32_CLK_RCC";
		};

	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
