<p><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167739/Maestro+Note" data-linked-resource-id="16167739" data-linked-resource-version="44" data-linked-resource-type="page">Maestro Note</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166012/Model+Releases" data-linked-resource-id="16166012" data-linked-resource-version="5" data-linked-resource-type="page">Model Releases</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167583/NCore3+Logging+and+reporting" data-linked-resource-id="16167583" data-linked-resource-version="9" data-linked-resource-type="page">NCore3 Logging and reporting</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168780/Ncore+Docs" data-linked-resource-id="16168780" data-linked-resource-version="2" data-linked-resource-type="page">Ncore Docs</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167611/Ncore+Unit+Configuration" data-linked-resource-id="16167611" data-linked-resource-version="32" data-linked-resource-type="page">Ncore Unit Configuration</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156322/QOS+Implementation+Details" data-linked-resource-id="16156322" data-linked-resource-version="7" data-linked-resource-type="page">QOS Implementation Details</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171877/Running+the+NCore3+Model" data-linked-resource-id="16171877" data-linked-resource-version="2" data-linked-resource-type="page">Running the NCore3 Model</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168633/Testplan" data-linked-resource-id="16168633" data-linked-resource-version="4" data-linked-resource-type="page">Testplan</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161581/Top+Level+Configuration" data-linked-resource-id="16161581" data-linked-resource-version="26" data-linked-resource-type="page">Top Level Configuration</a></li></ul></p><h3 id="NCore3Top-TableofContents">Table of Contents</h3><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723907664 {padding: 0px;}
div.rbtoc1759723907664 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759723907664 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723907664'>
<ul class='toc-indentation'>
<li><a href='#NCore3Top-NcoreTopDiagram'>Ncore Top Diagram</a></li>
<li><a href='#NCore3Top-PerformanceModel'>Performance Model</a></li>
<li><a href='#NCore3Top-VerificationIP'>Verification IP</a></li>
<li><a href='#NCore3Top-NcoreConnectforeachLegatoNetwork'>Ncore Connect for each Legato Network</a></li>
<li><a href='#NCore3Top-Configurations'>Configurations</a></li>
</ul>
</div></p><h1 id="NCore3Top-NcoreTopDiagram">Ncore Top Diagram</h1><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="600" src="https://arterisip.atlassian.net/wiki/download/attachments/16164408/image2019-8-5%2013:56:25.png?api=v2"></span></p><h1 id="NCore3Top-PerformanceModel">Performance Model</h1><p>All Ncore units will communicate with Legato through common smi_flit. The Ncore units will reference a common Concerto mux (CMUX TLM) which will handle the multiple ports to each unit, in the same way as the RTL Concerto Mux.</p><p>DII will initially be modelled by DMI without ccp.</p><p>DVE will not be modelled, but still need to create a DVE stub so that the number of units, legato ports, and id assignment is consistent between RTL and performance model. However, it is not expected that any traffic will be sent to the DVE; the stub should have a warning/assertion if this happens.</p><h1 id="NCore3Top-VerificationIP">Verification IP</h1><p>STL readers already exist from ncore2. AXI driver and CHI driver can take transactions from either an STL file or Traffic Profile. Synopsys has defined STL for AXI/ACE but not for CHI. The way to map STL transaction to CHI is given in <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155906/Model+Verification+Stimulus#ModelVerificationStimulus-STLFile" data-linked-resource-id="16155906" data-linked-resource-version="4" data-linked-resource-type="page">STL File</a>. The TPU is described in <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164486/Traffic+Profile+Unit" data-linked-resource-id="16164486" data-linked-resource-version="6" data-linked-resource-type="page">Traffic Profile Unit</a>.</p><h1 id="NCore3Top-NcoreConnectforeachLegatoNetwork">Ncore Connect for each Legato Network</h1><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="500" src="https://arterisip.atlassian.net/wiki/download/attachments/16164408/NcoreConnect.PNG?api=v2"></span></p><h1 id="NCore3Top-Configurations">Configurations</h1><p>See all Maestro list at <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166858/Ncore+3+Test+Cases+in+Maestro+Repository" data-linked-resource-id="16166858" data-linked-resource-version="48" data-linked-resource-type="page">Ncore 3 Test Cases in Maestro Repository</a></p><div><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p>Config</p></td><td class="confluenceTd"><p>HW Config1</p><p>(Dry Run)</p></td><td class="confluenceTd"><p><s>HW Config1</s></p></td><td class="confluenceTd"><p>HW Config2</p></td><td class="confluenceTd"><p>HW Config3</p></td><td colspan="1" class="confluenceTd"><p>NXP Config ( single clock, uniform width)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170846/NXP+Configurations" data-linked-resource-id="16170846" data-linked-resource-version="11" data-linked-resource-type="page">NXP Configurations</a></p></td></tr><tr><td class="confluenceTd"><p>CHIAIU</p></td><td class="confluenceTd"><p>1 CHI-B</p></td><td class="confluenceTd"><p><s>2 CHI-B</s></p></td><td class="confluenceTd"><p>2 CHI-B</p></td><td class="confluenceTd"><p>1 CHI-B</p></td><td colspan="1" class="confluenceTd">8 CHI-A</td></tr><tr><td class="confluenceTd"><p>IOAIU</p></td><td class="confluenceTd"><p>1 AXI4 with $</p></td><td class="confluenceTd"><p><s>2 AXI4 with $</s></p><p><s>1 ACELite no $</s></p></td><td class="confluenceTd"><p>2 AXI4 with $</p><p>1 ACELite no $</p></td><td class="confluenceTd"><p>2 AXI4 with $</p><p>1 ACELite no $</p><p>1 ACE</p></td><td colspan="1" class="confluenceTd"><p>8 ACE-Lite no $</p><p>1 AXI no $</p></td></tr><tr><td class="confluenceTd"><p>DCE</p></td><td class="confluenceTd"><p>1 DCE</p></td><td class="confluenceTd"><p><s>2 DCE</s></p></td><td class="confluenceTd"><p>2 DCE</p></td><td class="confluenceTd"><p>2 DCE</p></td><td colspan="1" class="confluenceTd">8 DCE</td></tr><tr><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>1 DMI with $</p></td><td class="confluenceTd"><p><s>1 DMI no $</s></p><p><s>1 DMI $ + atomic</s></p><p><s>1 DMI no $</s></p></td><td class="confluenceTd"><p>1 DMI no $</p><p>1 DMI $ + atomic</p><p>1 DMI no $</p></td><td class="confluenceTd"><p>1 DMI no $</p><p>1 DMI $ + atomic</p><p>1 DMI no $</p></td><td colspan="1" class="confluenceTd"><p>9 dmi</p><p>8 DMI $</p><p>1 DMI no $</p></td></tr><tr><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>1 DII</p></td><td class="confluenceTd"><p><s>1 DII</s></p></td><td class="confluenceTd"><p>1 DII</p><p>1 SYSDII CSR</p></td><td class="confluenceTd"><p>1 DII</p><p>1 SYSDII CSR</p></td><td colspan="1" class="confluenceTd"><p>2 DII</p><p>1 SYSDII CSR</p></td></tr><tr><td class="confluenceTd"><p>DVE</p></td><td class="confluenceTd"><p>1 DVE</p></td><td class="confluenceTd"><p><s>1 DVE</s></p></td><td class="confluenceTd"><p>1 DVE</p></td><td class="confluenceTd"><p>1 DVE</p></td><td colspan="1" class="confluenceTd">1DVE</td></tr><tr><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>1 SRB</p></td><td class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p>Note</p><ul><li>RTL skipped EA config</li><li>RTL IOAIU AXI4 is coherent only, may need a parameter for non-coherent only<ul><li>model IOAIU AXI4 coherent is determined by Concerto CH bit value from AxCACHE</li></ul></li><li>need to add configs for customers </li></ul></div><p><br/></p><p><br/></p><p><br/></p>