// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module ABS_S (
GND,VDD,A0,A5,A4,A3,A2,A1,OUT4,OUT3,OUT2,OUT1,OUT0 );
input  GND;
input  VDD;
input  A0;
input  A5;
input  A4;
input  A3;
input  A2;
input  A1;
output  OUT4;
output  OUT3;
output  OUT2;
output  OUT1;
output  OUT0;
wire OUT0;
wire VDD;
wire OUT3;
wire net23;
wire A1;
wire A0;
wire OUT2;
wire net24;
wire net21;
wire A2;
wire OUT1;
wire A4;
wire A5;
wire GND;
wire OUT4;
wire A3;
wire net20;
wire net22;

XORx5    
 I0  ( .OUt4( net20 ), .OUT0( net24 ), .VDD( VDD ), .OUT3( net23 ), .A1( A1 ), .A0( A0 ), .A2( A2 ), .OUT2( net21 ), .OUT1( net22 ), .A5( A5 ), .A4( A4 ), .GND( GND ), .A3( A3 ) );

FAdder_S    
 I2  ( .Cin( A5 ), .VDD( VDD ), .A1( net22 ), .S0( OUT0 ), .A0( net24 ), .S4( OUT4 ), .S3( OUT3 ), .A2( net21 ), .A4( net20 ), .S1( OUT1 ), .GND( GND ), .A3( net23 ), .S2( OUT2 ) );

endmodule

