{
	"author": ["Matthias Raffelsieper", "Mohammad Reza Mousavi", "Chris W. H. Strolenberg"],
	"booktitle": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/RaffelsieperMS10",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457050",
	"pages": "1506-1511",
	"publisher": "IEEE",
	"stemmed": ["check", "and", "deriv", "modul", "path", "in", "verilog", "cell", "librari", "descript"],
	"tag": ["library"],
	"title": "Checking and deriving module paths in Verilog cell library descriptions",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2010
}