\documentclass[../main.tex]{subfiles}

\begin{document}

\textbf{{\fontsize{12}{14}\selectfont Tenstorrent \hfill January 2022 – May 2022}}\newline
\emph{Design Verification Intern – RISC-V CPU Team (Full-time) \hfill Austin, TX}\newline
\vspace{-8.5mm}
\begin{itemize}
  \setlength{\itemindent}{-6mm}
  \vspace{-0.2cm}\item {\fontsize{9}{11}\selectfont Compiled Google’s open-source System Verilog RISC-V DV toolkit and modified it to generate tests useful to Tenstorrent - familiarized myself with UVM}
  \vspace{-0.2cm}\item Migrated Tenstorrent’s enhancements to the vector, floating point, and more units to Google’s head commit
  \vspace{-0.2cm}\item Produced testbenches using RISC-V DV and ran them in VCS and whisper (RISC-V ISS) to ensure no system breaking changes
  \vspace{-0.2cm}\item Generated diagrams in React using Python and data from SQL to describe our RTL interfaces; streamlines testbench generation
\end{itemize}
\vspace{-\topsep}

\end{document}
