;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT6_PC0
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT6_SLW

/* IN_A1 */
IN_A1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
IN_A1__0__MASK EQU 0x04
IN_A1__0__PC EQU CYREG_PRT4_PC2
IN_A1__0__PORT EQU 4
IN_A1__0__SHIFT EQU 2
IN_A1__AG EQU CYREG_PRT4_AG
IN_A1__AMUX EQU CYREG_PRT4_AMUX
IN_A1__BIE EQU CYREG_PRT4_BIE
IN_A1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_A1__BYP EQU CYREG_PRT4_BYP
IN_A1__CTL EQU CYREG_PRT4_CTL
IN_A1__DM0 EQU CYREG_PRT4_DM0
IN_A1__DM1 EQU CYREG_PRT4_DM1
IN_A1__DM2 EQU CYREG_PRT4_DM2
IN_A1__DR EQU CYREG_PRT4_DR
IN_A1__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_A1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_A1__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_A1__MASK EQU 0x04
IN_A1__PORT EQU 4
IN_A1__PRT EQU CYREG_PRT4_PRT
IN_A1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_A1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_A1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_A1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_A1__PS EQU CYREG_PRT4_PS
IN_A1__SHIFT EQU 2
IN_A1__SLW EQU CYREG_PRT4_SLW
IN_A1_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
IN_A1_1__0__MASK EQU 0x02
IN_A1_1__0__PC EQU CYREG_PRT5_PC1
IN_A1_1__0__PORT EQU 5
IN_A1_1__0__SHIFT EQU 1
IN_A1_1__AG EQU CYREG_PRT5_AG
IN_A1_1__AMUX EQU CYREG_PRT5_AMUX
IN_A1_1__BIE EQU CYREG_PRT5_BIE
IN_A1_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IN_A1_1__BYP EQU CYREG_PRT5_BYP
IN_A1_1__CTL EQU CYREG_PRT5_CTL
IN_A1_1__DM0 EQU CYREG_PRT5_DM0
IN_A1_1__DM1 EQU CYREG_PRT5_DM1
IN_A1_1__DM2 EQU CYREG_PRT5_DM2
IN_A1_1__DR EQU CYREG_PRT5_DR
IN_A1_1__INP_DIS EQU CYREG_PRT5_INP_DIS
IN_A1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IN_A1_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IN_A1_1__LCD_EN EQU CYREG_PRT5_LCD_EN
IN_A1_1__MASK EQU 0x02
IN_A1_1__PORT EQU 5
IN_A1_1__PRT EQU CYREG_PRT5_PRT
IN_A1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IN_A1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IN_A1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IN_A1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IN_A1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IN_A1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IN_A1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IN_A1_1__PS EQU CYREG_PRT5_PS
IN_A1_1__SHIFT EQU 1
IN_A1_1__SLW EQU CYREG_PRT5_SLW

/* IN_A2 */
IN_A2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
IN_A2__0__MASK EQU 0x80
IN_A2__0__PC EQU CYREG_PRT1_PC7
IN_A2__0__PORT EQU 1
IN_A2__0__SHIFT EQU 7
IN_A2__AG EQU CYREG_PRT1_AG
IN_A2__AMUX EQU CYREG_PRT1_AMUX
IN_A2__BIE EQU CYREG_PRT1_BIE
IN_A2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN_A2__BYP EQU CYREG_PRT1_BYP
IN_A2__CTL EQU CYREG_PRT1_CTL
IN_A2__DM0 EQU CYREG_PRT1_DM0
IN_A2__DM1 EQU CYREG_PRT1_DM1
IN_A2__DM2 EQU CYREG_PRT1_DM2
IN_A2__DR EQU CYREG_PRT1_DR
IN_A2__INP_DIS EQU CYREG_PRT1_INP_DIS
IN_A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN_A2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN_A2__LCD_EN EQU CYREG_PRT1_LCD_EN
IN_A2__MASK EQU 0x80
IN_A2__PORT EQU 1
IN_A2__PRT EQU CYREG_PRT1_PRT
IN_A2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN_A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN_A2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN_A2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN_A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN_A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN_A2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN_A2__PS EQU CYREG_PRT1_PS
IN_A2__SHIFT EQU 7
IN_A2__SLW EQU CYREG_PRT1_SLW
IN_A2_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
IN_A2_1__0__MASK EQU 0x40
IN_A2_1__0__PC EQU CYREG_PRT4_PC6
IN_A2_1__0__PORT EQU 4
IN_A2_1__0__SHIFT EQU 6
IN_A2_1__AG EQU CYREG_PRT4_AG
IN_A2_1__AMUX EQU CYREG_PRT4_AMUX
IN_A2_1__BIE EQU CYREG_PRT4_BIE
IN_A2_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_A2_1__BYP EQU CYREG_PRT4_BYP
IN_A2_1__CTL EQU CYREG_PRT4_CTL
IN_A2_1__DM0 EQU CYREG_PRT4_DM0
IN_A2_1__DM1 EQU CYREG_PRT4_DM1
IN_A2_1__DM2 EQU CYREG_PRT4_DM2
IN_A2_1__DR EQU CYREG_PRT4_DR
IN_A2_1__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_A2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_A2_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_A2_1__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_A2_1__MASK EQU 0x40
IN_A2_1__PORT EQU 4
IN_A2_1__PRT EQU CYREG_PRT4_PRT
IN_A2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_A2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_A2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_A2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_A2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_A2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_A2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_A2_1__PS EQU CYREG_PRT4_PS
IN_A2_1__SHIFT EQU 6
IN_A2_1__SLW EQU CYREG_PRT4_SLW

/* IN_B1 */
IN_B1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
IN_B1__0__MASK EQU 0x02
IN_B1__0__PC EQU CYREG_PRT4_PC1
IN_B1__0__PORT EQU 4
IN_B1__0__SHIFT EQU 1
IN_B1__AG EQU CYREG_PRT4_AG
IN_B1__AMUX EQU CYREG_PRT4_AMUX
IN_B1__BIE EQU CYREG_PRT4_BIE
IN_B1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_B1__BYP EQU CYREG_PRT4_BYP
IN_B1__CTL EQU CYREG_PRT4_CTL
IN_B1__DM0 EQU CYREG_PRT4_DM0
IN_B1__DM1 EQU CYREG_PRT4_DM1
IN_B1__DM2 EQU CYREG_PRT4_DM2
IN_B1__DR EQU CYREG_PRT4_DR
IN_B1__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_B1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_B1__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_B1__MASK EQU 0x02
IN_B1__PORT EQU 4
IN_B1__PRT EQU CYREG_PRT4_PRT
IN_B1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_B1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_B1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_B1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_B1__PS EQU CYREG_PRT4_PS
IN_B1__SHIFT EQU 1
IN_B1__SLW EQU CYREG_PRT4_SLW
IN_B1_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
IN_B1_1__0__MASK EQU 0x04
IN_B1_1__0__PC EQU CYREG_PRT5_PC2
IN_B1_1__0__PORT EQU 5
IN_B1_1__0__SHIFT EQU 2
IN_B1_1__AG EQU CYREG_PRT5_AG
IN_B1_1__AMUX EQU CYREG_PRT5_AMUX
IN_B1_1__BIE EQU CYREG_PRT5_BIE
IN_B1_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IN_B1_1__BYP EQU CYREG_PRT5_BYP
IN_B1_1__CTL EQU CYREG_PRT5_CTL
IN_B1_1__DM0 EQU CYREG_PRT5_DM0
IN_B1_1__DM1 EQU CYREG_PRT5_DM1
IN_B1_1__DM2 EQU CYREG_PRT5_DM2
IN_B1_1__DR EQU CYREG_PRT5_DR
IN_B1_1__INP_DIS EQU CYREG_PRT5_INP_DIS
IN_B1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IN_B1_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IN_B1_1__LCD_EN EQU CYREG_PRT5_LCD_EN
IN_B1_1__MASK EQU 0x04
IN_B1_1__PORT EQU 5
IN_B1_1__PRT EQU CYREG_PRT5_PRT
IN_B1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IN_B1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IN_B1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IN_B1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IN_B1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IN_B1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IN_B1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IN_B1_1__PS EQU CYREG_PRT5_PS
IN_B1_1__SHIFT EQU 2
IN_B1_1__SLW EQU CYREG_PRT5_SLW

/* IN_B2 */
IN_B2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IN_B2__0__MASK EQU 0x40
IN_B2__0__PC EQU CYREG_PRT1_PC6
IN_B2__0__PORT EQU 1
IN_B2__0__SHIFT EQU 6
IN_B2__AG EQU CYREG_PRT1_AG
IN_B2__AMUX EQU CYREG_PRT1_AMUX
IN_B2__BIE EQU CYREG_PRT1_BIE
IN_B2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN_B2__BYP EQU CYREG_PRT1_BYP
IN_B2__CTL EQU CYREG_PRT1_CTL
IN_B2__DM0 EQU CYREG_PRT1_DM0
IN_B2__DM1 EQU CYREG_PRT1_DM1
IN_B2__DM2 EQU CYREG_PRT1_DM2
IN_B2__DR EQU CYREG_PRT1_DR
IN_B2__INP_DIS EQU CYREG_PRT1_INP_DIS
IN_B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN_B2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN_B2__LCD_EN EQU CYREG_PRT1_LCD_EN
IN_B2__MASK EQU 0x40
IN_B2__PORT EQU 1
IN_B2__PRT EQU CYREG_PRT1_PRT
IN_B2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN_B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN_B2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN_B2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN_B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN_B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN_B2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN_B2__PS EQU CYREG_PRT1_PS
IN_B2__SHIFT EQU 6
IN_B2__SLW EQU CYREG_PRT1_SLW
IN_B2_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
IN_B2_1__0__MASK EQU 0x80
IN_B2_1__0__PC EQU CYREG_PRT4_PC7
IN_B2_1__0__PORT EQU 4
IN_B2_1__0__SHIFT EQU 7
IN_B2_1__AG EQU CYREG_PRT4_AG
IN_B2_1__AMUX EQU CYREG_PRT4_AMUX
IN_B2_1__BIE EQU CYREG_PRT4_BIE
IN_B2_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_B2_1__BYP EQU CYREG_PRT4_BYP
IN_B2_1__CTL EQU CYREG_PRT4_CTL
IN_B2_1__DM0 EQU CYREG_PRT4_DM0
IN_B2_1__DM1 EQU CYREG_PRT4_DM1
IN_B2_1__DM2 EQU CYREG_PRT4_DM2
IN_B2_1__DR EQU CYREG_PRT4_DR
IN_B2_1__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_B2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_B2_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_B2_1__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_B2_1__MASK EQU 0x80
IN_B2_1__PORT EQU 4
IN_B2_1__PRT EQU CYREG_PRT4_PRT
IN_B2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_B2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_B2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_B2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_B2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_B2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_B2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_B2_1__PS EQU CYREG_PRT4_PS
IN_B2_1__SHIFT EQU 7
IN_B2_1__SLW EQU CYREG_PRT4_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* PWM_BACK */
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_BACK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_BACK_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_BACK_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_BACK_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_BACK_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_BACK_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWM_BACK_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_BACK_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_BACK_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_BACK_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_BACK_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_BACK_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_BACK_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_BACK_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_BACK_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_BACK_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_BACK_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_BACK_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_BACK_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_BACK_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_BACK_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_BACK_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_BACK_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_BACK_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_BACK_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
PWM_BACK_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
PWM_BACK_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_BACK_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* PWM_FRONT */
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_FRONT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_FRONT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_FRONT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_FRONT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_FRONT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_FRONT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_FRONT_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_FRONT_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_FRONT_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_FRONT_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_FRONT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_FRONT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_FRONT_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_FRONT_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_FRONT_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_FRONT_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_FRONT_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_FRONT_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_FRONT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_FRONT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_FRONT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_FRONT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_FRONT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_FRONT_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_FRONT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* ADC1_input */
ADC1_input__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
ADC1_input__0__MASK EQU 0x20
ADC1_input__0__PC EQU CYREG_PRT6_PC5
ADC1_input__0__PORT EQU 6
ADC1_input__0__SHIFT EQU 5
ADC1_input__AG EQU CYREG_PRT6_AG
ADC1_input__AMUX EQU CYREG_PRT6_AMUX
ADC1_input__BIE EQU CYREG_PRT6_BIE
ADC1_input__BIT_MASK EQU CYREG_PRT6_BIT_MASK
ADC1_input__BYP EQU CYREG_PRT6_BYP
ADC1_input__CTL EQU CYREG_PRT6_CTL
ADC1_input__DM0 EQU CYREG_PRT6_DM0
ADC1_input__DM1 EQU CYREG_PRT6_DM1
ADC1_input__DM2 EQU CYREG_PRT6_DM2
ADC1_input__DR EQU CYREG_PRT6_DR
ADC1_input__INP_DIS EQU CYREG_PRT6_INP_DIS
ADC1_input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
ADC1_input__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
ADC1_input__LCD_EN EQU CYREG_PRT6_LCD_EN
ADC1_input__MASK EQU 0x20
ADC1_input__PORT EQU 6
ADC1_input__PRT EQU CYREG_PRT6_PRT
ADC1_input__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
ADC1_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
ADC1_input__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
ADC1_input__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
ADC1_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
ADC1_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
ADC1_input__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
ADC1_input__PS EQU CYREG_PRT6_PS
ADC1_input__SHIFT EQU 5
ADC1_input__SLW EQU CYREG_PRT6_SLW

/* inter_uart */
inter_uart__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_uart__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_uart__INTC_MASK EQU 0x02
inter_uart__INTC_NUMBER EQU 1
inter_uart__INTC_PRIOR_NUM EQU 7
inter_uart__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
inter_uart__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_uart__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM1_output_1 */
PWM1_output_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
PWM1_output_1__0__MASK EQU 0x01
PWM1_output_1__0__PC EQU CYREG_PRT4_PC0
PWM1_output_1__0__PORT EQU 4
PWM1_output_1__0__SHIFT EQU 0
PWM1_output_1__AG EQU CYREG_PRT4_AG
PWM1_output_1__AMUX EQU CYREG_PRT4_AMUX
PWM1_output_1__BIE EQU CYREG_PRT4_BIE
PWM1_output_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM1_output_1__BYP EQU CYREG_PRT4_BYP
PWM1_output_1__CTL EQU CYREG_PRT4_CTL
PWM1_output_1__DM0 EQU CYREG_PRT4_DM0
PWM1_output_1__DM1 EQU CYREG_PRT4_DM1
PWM1_output_1__DM2 EQU CYREG_PRT4_DM2
PWM1_output_1__DR EQU CYREG_PRT4_DR
PWM1_output_1__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM1_output_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM1_output_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM1_output_1__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM1_output_1__MASK EQU 0x01
PWM1_output_1__PORT EQU 4
PWM1_output_1__PRT EQU CYREG_PRT4_PRT
PWM1_output_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM1_output_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM1_output_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM1_output_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM1_output_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM1_output_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM1_output_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM1_output_1__PS EQU CYREG_PRT4_PS
PWM1_output_1__SHIFT EQU 0
PWM1_output_1__SLW EQU CYREG_PRT4_SLW

/* PWM1_output_2 */
PWM1_output_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
PWM1_output_2__0__MASK EQU 0x01
PWM1_output_2__0__PC EQU CYREG_PRT5_PC0
PWM1_output_2__0__PORT EQU 5
PWM1_output_2__0__SHIFT EQU 0
PWM1_output_2__AG EQU CYREG_PRT5_AG
PWM1_output_2__AMUX EQU CYREG_PRT5_AMUX
PWM1_output_2__BIE EQU CYREG_PRT5_BIE
PWM1_output_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWM1_output_2__BYP EQU CYREG_PRT5_BYP
PWM1_output_2__CTL EQU CYREG_PRT5_CTL
PWM1_output_2__DM0 EQU CYREG_PRT5_DM0
PWM1_output_2__DM1 EQU CYREG_PRT5_DM1
PWM1_output_2__DM2 EQU CYREG_PRT5_DM2
PWM1_output_2__DR EQU CYREG_PRT5_DR
PWM1_output_2__INP_DIS EQU CYREG_PRT5_INP_DIS
PWM1_output_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PWM1_output_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWM1_output_2__LCD_EN EQU CYREG_PRT5_LCD_EN
PWM1_output_2__MASK EQU 0x01
PWM1_output_2__PORT EQU 5
PWM1_output_2__PRT EQU CYREG_PRT5_PRT
PWM1_output_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWM1_output_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWM1_output_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWM1_output_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWM1_output_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWM1_output_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWM1_output_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWM1_output_2__PS EQU CYREG_PRT5_PS
PWM1_output_2__SHIFT EQU 0
PWM1_output_2__SLW EQU CYREG_PRT5_SLW

/* PWM2_output_1 */
PWM2_output_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PWM2_output_1__0__MASK EQU 0x02
PWM2_output_1__0__PC EQU CYREG_PRT2_PC1
PWM2_output_1__0__PORT EQU 2
PWM2_output_1__0__SHIFT EQU 1
PWM2_output_1__AG EQU CYREG_PRT2_AG
PWM2_output_1__AMUX EQU CYREG_PRT2_AMUX
PWM2_output_1__BIE EQU CYREG_PRT2_BIE
PWM2_output_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM2_output_1__BYP EQU CYREG_PRT2_BYP
PWM2_output_1__CTL EQU CYREG_PRT2_CTL
PWM2_output_1__DM0 EQU CYREG_PRT2_DM0
PWM2_output_1__DM1 EQU CYREG_PRT2_DM1
PWM2_output_1__DM2 EQU CYREG_PRT2_DM2
PWM2_output_1__DR EQU CYREG_PRT2_DR
PWM2_output_1__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM2_output_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM2_output_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM2_output_1__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM2_output_1__MASK EQU 0x02
PWM2_output_1__PORT EQU 2
PWM2_output_1__PRT EQU CYREG_PRT2_PRT
PWM2_output_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM2_output_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM2_output_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM2_output_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM2_output_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM2_output_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM2_output_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM2_output_1__PS EQU CYREG_PRT2_PS
PWM2_output_1__SHIFT EQU 1
PWM2_output_1__SLW EQU CYREG_PRT2_SLW

/* PWM2_output_2 */
PWM2_output_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
PWM2_output_2__0__MASK EQU 0x10
PWM2_output_2__0__PC EQU CYREG_PRT4_PC4
PWM2_output_2__0__PORT EQU 4
PWM2_output_2__0__SHIFT EQU 4
PWM2_output_2__AG EQU CYREG_PRT4_AG
PWM2_output_2__AMUX EQU CYREG_PRT4_AMUX
PWM2_output_2__BIE EQU CYREG_PRT4_BIE
PWM2_output_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM2_output_2__BYP EQU CYREG_PRT4_BYP
PWM2_output_2__CTL EQU CYREG_PRT4_CTL
PWM2_output_2__DM0 EQU CYREG_PRT4_DM0
PWM2_output_2__DM1 EQU CYREG_PRT4_DM1
PWM2_output_2__DM2 EQU CYREG_PRT4_DM2
PWM2_output_2__DR EQU CYREG_PRT4_DR
PWM2_output_2__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM2_output_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM2_output_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM2_output_2__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM2_output_2__MASK EQU 0x10
PWM2_output_2__PORT EQU 4
PWM2_output_2__PRT EQU CYREG_PRT4_PRT
PWM2_output_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM2_output_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM2_output_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM2_output_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM2_output_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM2_output_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM2_output_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM2_output_2__PS EQU CYREG_PRT4_PS
PWM2_output_2__SHIFT EQU 4
PWM2_output_2__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
