// Seed: 1548336007
module module_0 #(
    parameter id_5 = 32'd47
);
  tri id_1 = id_1, id_2 = id_2 && id_2 && id_2 && id_2, id_3 = id_3(
      1'b0 + id_2, 1 == (-1 ^ -1), -1
  ), id_4 = id_4, _id_5 = id_2, id_6 = -1, id_7 = 1, id_8 = -1, id_9 = id_8 && -1, id_10 = 1,
      id_11 = id_2;
  logic [-1 : id_5] id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd85,
    parameter id_4  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  inout wire id_2;
  input wire id_1;
  wire [id_10 : id_4] id_15;
endmodule
