{"version":"1.1.0","info":[["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Exercise1.sv",[[[[[["Exercise1",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[25,9]],[[["op",[[9,4],[9,19]],[[9,17],[9,19]],["Exercise1"],["port","input"]],["a",[[10,4],[10,18]],[[10,17],[10,18]],["Exercise1"],["port","input"]],["b",[[11,4],[11,18]],[[11,17],[11,18]],["Exercise1"],["port","input"]],["out",[[12,4],[12,24]],[[12,21],[12,24]],["Exercise1"],["port","reg"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Exercise2.sv",[[[[[["Exercise2",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[29,9]],[[["clk",[[9,4],[9,13]],[[9,10],[9,13]],["Exercise2"],["port","input"]],["nReset",[[10,4],[10,16]],[[10,10],[10,16]],["Exercise2"],["port","input"]],["init",[[11,4],[11,21]],[[11,17],[11,21]],["Exercise2"],["port","input"]],["out",[[12,4],[12,27]],[[12,24],[12,27]],["Exercise2"],["port","logic"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Exercise3.sv",[[[[[["Exercise3",[[0,0],[7,2]],[[0,7],[0,16]],[],["module"]],[37,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["Exercise3"],["port","logic"]],["nReset",[[2,4],[2,22]],[[2,16],[2,22]],["Exercise3"],["port","logic"]],["a",[[3,4],[3,23]],[[3,22],[3,23]],["Exercise3"],["port","logic"]],["b",[[4,4],[4,24]],[[4,23],[4,24]],["Exercise3"],["port","logic"]],["c",[[5,4],[5,24]],[[5,23],[5,24]],["Exercise3"],["port","logic"]],["out",[[6,4],[6,27]],[[6,24],[6,27]],["Exercise3"],["port","logic"]],["a_in",[[10,4],[10,20]],[[10,16],[10,20]],["Exercise3"],["variable","logic"]],["b_in",[[10,4],[10,26]],[[10,22],[10,26]],["Exercise3"],["variable","a_in"]],["alpha_instance",[[13,4],[18,5]],[[13,13],[13,27]],["Exercise3"],["instance","Mystery1"]],["beta_instance",[[21,4],[26,5]],[[21,13],[21,26]],["Exercise3"],["instance","Mystery1"]],["gamma_instance",[[29,4],[35,5]],[[29,13],[29,27]],["Exercise3"],["instance","Mystery2"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Exercise4.sv",[[[[[["Exercise4",[[12,0],[21,2]],[[12,7],[12,16]],[],["module"]],[39,9]],[[["sel",[[13,4],[13,19]],[[13,16],[13,19]],["Exercise4"],["port","input"]],["cs",[[14,4],[14,12]],[[14,10],[14,12]],["Exercise4"],["port","input"]],["alpha",[[16,4],[16,21]],[[16,16],[16,21]],["Exercise4"],["port","input"]],["beta",[[17,4],[17,20]],[[17,16],[17,20]],["Exercise4"],["port","input"]],["gamma",[[18,4],[18,21]],[[18,16],[18,21]],["Exercise4"],["port","input"]],["out",[[20,4],[20,26]],[[20,23],[20,26]],["Exercise4"],["port","logic"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Mysteries/Mystery1.sv",[[[[[["Mystery1",[[9,0],[14,2]],[[9,7],[9,15]],[],["module"]],[29,9]],[[["a",[[10,4],[10,17]],[[10,16],[10,17]],["Mystery1"],["port","input"]],["b",[[11,4],[11,17]],[[11,16],[11,17]],["Mystery1"],["port","input"]],["c",[[12,4],[12,17]],[[12,16],[12,17]],["Mystery1"],["port","input"]],["d",[[13,4],[13,24]],[[13,23],[13,24]],["Mystery1"],["port","logic"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/02_Fall24/vip-processor-design/nyu_processor_onboarding_labs/onboarding-lab-2/rtl/Mysteries/Mystery2.sv",[[[[[["Mystery2",[[10,0],[16,2]],[[10,7],[10,15]],[],["module"]],[31,9]],[[["clk",[[11,4],[11,13]],[[11,10],[11,13]],["Mystery2"],["port","input"]],["nReset",[[12,4],[12,16]],[[12,10],[12,16]],["Mystery2"],["port","input"]],["a_in",[[13,4],[13,20]],[[13,16],[13,20]],["Mystery2"],["port","input"]],["b_in",[[14,4],[14,20]],[[14,16],[14,20]],["Mystery2"],["port","input"]],["out",[[15,4],[15,27]],[[15,24],[15,27]],["Mystery2"],["port","logic"]],["count",[[17,2],[17,19]],[[17,14],[17,19]],["Mystery2"],["variable","logic"]]]]]]],null,0]]]}