library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity muxsel is
	generic(n : integer := 4);
	port(	I1 : in std_logic_vector(n-1 downto 0);
			I2 : in std_logic_vector(n-1 downto 0);
			I3 : in std_logic_vector(n-1 downto 0);
			I4 : in std_logic_vector(n-1 downto 0);
			S2	: in std_logic;
			S4 : in std_logic_vector(1 downto 0);
			O	: out std_logic_vector(n-1 downto 0));
end muxsel;

architecture mux2sel of muxsel is
begin
process(I1,I2,S2)
	begin
		case S2 is
			when '0' => O <= I1;
			when '1' => O <= I2;
		end case;
	end process;
end mux2sel;

architecture mux4sel of muxsel is
begin
process(I1,I2,S4)
	begin
		case S4 is
			when "00" => O <= I1;
			when "01" => O <= I2;
			when "10" => O <= I3;
			when "11" => O <= I4;
		end case;
	end process;
end mux4sel;