{"drawing_info": {"ALU": {"position": {"x": -1, "y": 15}, "flag": true}, "Core_CSR_REG": {"position": {"x": -55, "y": 15}}, "Core_Ctrl": {"position": {"x": -6.5, "y": 5}}, "Core_ID": {"position": {"x": -15, "y": 2}}, "Core_IF_ID": {"position": {"x": -26, "y": 5}, "flag": true}, "Core_PC_REG": {"position": {"x": -35, "y": 0}}, "Core_REGS": {"position": {"x": -45, "y": 15}}}, "models": [{"name": "ALU", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "RST", "descriptor": [0, 0], "alias": "RST"}, {"label": "D", "descriptor": [0, 0], "alias": "D"}, {"label": "Q", "descriptor": [0, 0], "alias": "Q"}, {"label": "QN", "descriptor": [0, 0], "alias": "QN"}]}, {"name": "Core_CSR_REG", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "RST", "descriptor": [0, 0], "alias": "RST"}, {"label": "Write_En_In", "descriptor": [0, 0], "alias": "Write_En_In"}, {"label": "Write_Addr_In", "descriptor": [0, 31], "alias": "Write_Addr_In"}, {"label": "Write_Data_In", "descriptor": [0, 31], "alias": "Write_Data_In"}, {"label": "Read_Addr_In", "descriptor": [0, 31], "alias": "Read_Addr_In"}, {"label": "Data_Out", "descriptor": [0, 31], "alias": "Data_Out"}, {"label": "CLINT_Write_En_In", "descriptor": [0, 0], "alias": "CLINT_Write_En_In"}, {"label": "CLINT_Write_Addr_In", "descriptor": [0, 31], "alias": "CLINT_Write_Addr_In"}, {"label": "CLINT_Write_Data_In", "descriptor": [0, 31], "alias": "CLINT_Write_Data_In"}, {"label": "CLINT_Read_Addr_In", "descriptor": [0, 31], "alias": "CLINT_Read_Addr_In"}, {"label": "CLINT_Data_Out", "descriptor": [0, 31], "alias": "CLINT_Data_Out"}, {"label": "CLINT_CSR_MTVEC", "descriptor": [0, 31], "alias": "CLINT_CSR_MTVEC"}, {"label": "CLINT_CSR_MEPC", "descriptor": [0, 31], "alias": "CLINT_CSR_MEPC"}, {"label": "CLINT_CSR_MSSTATUS", "descriptor": [0, 31], "alias": "CLINT_CSR_MSSTATUS"}]}, {"name": "Core_Ctrl", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "Jump_Flag_In", "descriptor": [0, 0], "alias": "Jump_Flag_In"}, {"label": "Jump_Addr_In", "descriptor": [0, 31], "alias": "Jump_Addr_In"}, {"label": "Hold_Flag_EX_In", "descriptor": [0, 0], "alias": "Hold_Flag_EX_In"}, {"label": "Hold_Flag_RIB_In", "descriptor": [0, 0], "alias": "Hold_Flag_RIB_In"}, {"label": "Hold_Flag_CLINT_In", "descriptor": [0, 0], "alias": "Hold_Flag_CLINT_In"}, {"label": "Jtag_Halt_Flag_In", "descriptor": [0, 0], "alias": "Jtag_Halt_Flag_In"}, {"label": "Hold_Flag_Out", "descriptor": [0, 2], "alias": "Hold_Flag_Out"}, {"label": "Jump_Flag_Out", "descriptor": [0, 0], "alias": "Jump_Flag_Out"}, {"label": "Jump_Addr_Out", "descriptor": [0, 31], "alias": "Jump_Addr_Out"}]}, {"name": "Core_ID", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "Instruction_In", "descriptor": [0, 31], "alias": "Instruction_In"}, {"label": "Instruction_Addr_In", "descriptor": [0, 31], "alias": "Instruction_Addr_In"}, {"label": "Reg1_Read_Data_In", "descriptor": [0, 31], "alias": "Reg1_Read_Data_In"}, {"label": "Reg2_Read_Data_In", "descriptor": [0, 31], "alias": "Reg2_Read_Data_In"}, {"label": "CSR_Read_Data_In", "descriptor": [0, 31], "alias": "CSR_Read_Data_In"}, {"label": "EX_Jump_Flag_In", "descriptor": [0, 0], "alias": "EX_Jump_Flag_In"}, {"label": "Reg1_Read_Addr_Out", "descriptor": [0, 4], "alias": "Reg1_Read_Addr_Out"}, {"label": "Reg2_Read_Addr_Out", "descriptor": [0, 4], "alias": "Reg2_Read_Addr_Out"}, {"label": "CSR_Read_Addr_Out", "descriptor": [0, 31], "alias": "CSR_Read_Addr_Out"}, {"label": "MEM_Req_Out", "descriptor": [0, 0], "alias": "MEM_Req_Out"}, {"label": "Instruction_Out", "descriptor": [0, 31], "alias": "Instruction_Out"}, {"label": "Instruction_Addr_Out", "descriptor": [0, 31], "alias": "Instruction_Addr_Out"}, {"label": "Reg1_Read_Data_Out", "descriptor": [0, 31], "alias": "Reg1_Read_Data_Out"}, {"label": "Reg2_Read_Data_Out", "descriptor": [0, 31], "alias": "Reg2_Read_Data_Out"}, {"label": "Reg_Write_En_Out", "descriptor": [0, 0], "alias": "Reg_Write_En_Out"}, {"label": "Reg_Write_Addr_Out", "descriptor": [0, 4], "alias": "Reg_Write_Addr_Out"}, {"label": "CSR_Write_En_Out", "descriptor": [0, 0], "alias": "CSR_Write_En_Out"}, {"label": "CSR_Read_Data_Out", "descriptor": [0, 31], "alias": "CSR_Read_Data_Out"}, {"label": "CSR_Write_Addr_Out", "descriptor": [0, 31], "alias": "CSR_Write_Addr_Out"}]}, {"name": "Core_IF_ID", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "RST", "descriptor": [0, 0], "alias": "RST"}, {"label": "Instruction_In", "descriptor": [0, 31], "alias": "Instruction_In"}, {"label": "Instruction_Addr_In", "descriptor": [0, 31], "alias": "Instruction_Addr_In"}, {"label": "Hold_Flag_In", "descriptor": [0, 0], "alias": "Hold_Flag_In"}, {"label": "Int_Flag_In", "descriptor": [0, 0], "alias": "Int_Flag_In"}, {"label": "Int_Flag_Out", "descriptor": [0, 0], "alias": "Int_Flag_Out"}, {"label": "Instruction_Out", "descriptor": [0, 31], "alias": "Instruction_Out"}, {"label": "Instruction_Addr_Out", "descriptor": [0, 31], "alias": "Instruction_Addr_Out"}]}, {"name": "Core_PC_REG", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "RST", "descriptor": [0, 0], "alias": "RST"}, {"label": "Jump_Flag_In", "descriptor": [0, 0], "alias": "Jump_Flag_In"}, {"label": "Jump_Addr_In", "descriptor": [0, 31], "alias": "Jump_Addr_In"}, {"label": "Hold_Flag_In", "descriptor": [0, 2], "alias": "Hold_Flag_In"}, {"label": "Jtag_Reset_Flag_In", "descriptor": [0, 0], "alias": "Jtag_Reset_Flag_In"}, {"label": "PC_Out", "descriptor": [0, 31], "alias": "PC_Out"}]}, {"name": "Core_REGS", "signals": [{"label": "CLK", "descriptor": [0, 0], "alias": "CLK"}, {"label": "RST", "descriptor": [0, 0], "alias": "RST"}, {"label": "Write_En_In", "descriptor": [0, 0], "alias": "Write_En_In"}, {"label": "Write_Addr_In", "descriptor": [0, 4], "alias": "Write_Addr_In"}, {"label": "Write_Data_In", "descriptor": [0, 31], "alias": "Write_Data_In"}, {"label": "Read_Addr1_In", "descriptor": [0, 4], "alias": "Read_Addr1_In"}, {"label": "Read_Addr2_In", "descriptor": [0, 4], "alias": "Read_Addr2_In"}, {"label": "Read_Data1_Out", "descriptor": [0, 31], "alias": "Read_Data1_Out"}, {"label": "Read_Data2_Out", "descriptor": [0, 31], "alias": "Read_Data2_Out"}]}], "colors": ["#ffa502", "#ff6348", "#ff4757", "#747d8c", "#2f3542", "#2ed573", "#1e90ff", "#3742fa", "#e84393", "#05c46b", "#ffd43b", "#ffa000"]}