<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>top</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_generic_tanh_double_s_fu_2175</InstName>
<ModuleName>generic_tanh_double_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2175</ID>
<InstancesList>
<Instance>
<InstName>grp_exp_generic_double_s_fu_87</InstName>
<ModuleName>exp_generic_double_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>87</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_pow_generic_float_s_fu_2186</InstName>
<ModuleName>pow_generic_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2186</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>pow_generic_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>9.386</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22</Best-caseLatency>
<Average-caseLatency>22</Average-caseLatency>
<Worst-caseLatency>22</Worst-caseLatency>
<Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>23</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>13</BRAM_18K>
<DSP48E>22</DSP48E>
<FF>3587</FF>
<LUT>2783</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>pow_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>base_r</name>
<Object>base_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>exp_generic_double_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>19</Best-caseLatency>
<Average-caseLatency>19</Average-caseLatency>
<Worst-caseLatency>19</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>20</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>15</BRAM_18K>
<DSP48E>29</DSP48E>
<FF>2897</FF>
<LUT>3269</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>exp_generic&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>generic_tanh_double_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>25</Average-caseLatency>
<Worst-caseLatency>75</Worst-caseLatency>
<Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1 ~ 75</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>15</BRAM_18K>
<DSP48E>43</DSP48E>
<FF>7971</FF>
<LUT>10323</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>generic_tanh&lt;double&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>t_in</name>
<Object>t_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>top</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>515206387</Best-caseLatency>
<Average-caseLatency>516091123</Average-caseLatency>
<Worst-caseLatency>517934323</Worst-caseLatency>
<Best-caseRealTimeLatency>5.152 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.161 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.179 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>515206388 ~ 517934324</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<l_attn_sf_Q_x>
<Name>l_attn_sf_Q_x</Name>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<PipelineDepth>3542018</PipelineDepth>
<l_y>
<Name>l_y</Name>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<PipelineDepth>4612</PipelineDepth>
<l_attn_sf_r1>
<Name>l_attn_sf_r1</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_attn_sf_r1>
</l_y>
</l_attn_sf_Q_x>
<l_attn_sf_K_x_0>
<Name>l_attn_sf_K_x_0</Name>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<PipelineDepth>3542018</PipelineDepth>
<l_y_0>
<Name>l_y_0</Name>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<PipelineDepth>4612</PipelineDepth>
<l_attn_sf_r11>
<Name>l_attn_sf_r11</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_attn_sf_r11>
</l_y_0>
</l_attn_sf_K_x_0>
<l_attn_sf_V_x_1>
<Name>l_attn_sf_V_x_1</Name>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<PipelineDepth>3542018</PipelineDepth>
<l_y_1>
<Name>l_y_1</Name>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<PipelineDepth>4612</PipelineDepth>
<l_attn_sf_r12>
<Name>l_attn_sf_r12</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_attn_sf_r12>
</l_y_1>
</l_attn_sf_V_x_1>
<l_attn_sf_context_x_2>
<Name>l_attn_sf_context_x_2</Name>
<TripCount>12</TripCount>
<Latency>9240</Latency>
<IterationLatency>770</IterationLatency>
<PipelineDepth>770</PipelineDepth>
<l_y_2>
<Name>l_y_2</Name>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</l_y_2>
</l_attn_sf_context_x_2>
<l_attn_sf_mutihead_loop_i>
<Name>l_attn_sf_mutihead_loop_i</Name>
<TripCount>12</TripCount>
<Latency>1062696</Latency>
<IterationLatency>88558</IterationLatency>
<PipelineDepth>88558</PipelineDepth>
<l_attn_sf_Q_i_x_3>
<Name>l_attn_sf_Q_i_x_3</Name>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<l_y_3>
<Name>l_y_3</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</l_y_3>
</l_attn_sf_Q_i_x_3>
<l_attn_sf_K_i_x_4>
<Name>l_attn_sf_K_i_x_4</Name>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<l_y_4>
<Name>l_y_4</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</l_y_4>
</l_attn_sf_K_i_x_4>
<l_attn_sf_V_i_x_5>
<Name>l_attn_sf_V_i_x_5</Name>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<l_y_5>
<Name>l_y_5</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</l_y_5>
</l_attn_sf_V_i_x_5>
<l_attn_sf_attention_x_6>
<Name>l_attn_sf_attention_x_6</Name>
<TripCount>12</TripCount>
<Latency>37320</Latency>
<IterationLatency>3110</IterationLatency>
<PipelineDepth>3110</PipelineDepth>
<l_y_6>
<Name>l_y_6</Name>
<TripCount>12</TripCount>
<Latency>3108</Latency>
<IterationLatency>259</IterationLatency>
<PipelineDepth>259</PipelineDepth>
<l_attn_sf_r2>
<Name>l_attn_sf_r2</Name>
<TripCount>64</TripCount>
<Latency>256</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</l_attn_sf_r2>
</l_y_6>
</l_attn_sf_attention_x_6>
<l_attn_sf_attn_exp_x_7>
<Name>l_attn_sf_attn_exp_x_7</Name>
<TripCount>12</TripCount>
<Latency>2328</Latency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<l_y_7>
<Name>l_y_7</Name>
<TripCount>12</TripCount>
<Latency>192</Latency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
</l_y_7>
</l_attn_sf_attn_exp_x_7>
<l_attn_sf_attn_sum_x_8>
<Name>l_attn_sf_attn_sum_x_8</Name>
<TripCount>12</TripCount>
<Latency>1032</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<l_attn_sf_r3>
<Name>l_attn_sf_r3</Name>
<TripCount>12</TripCount>
<Latency>84</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</l_attn_sf_r3>
</l_attn_sf_attn_sum_x_8>
<l_attn_sf_attn_sfm_x_9>
<Name>l_attn_sf_attn_sfm_x_9</Name>
<TripCount>12</TripCount>
<Latency>3204</Latency>
<IterationLatency>267</IterationLatency>
<PipelineDepth>267</PipelineDepth>
<l_y_8>
<Name>l_y_8</Name>
<TripCount>12</TripCount>
<Latency>264</Latency>
<IterationLatency>22</IterationLatency>
<PipelineDepth>22</PipelineDepth>
</l_y_8>
</l_attn_sf_attn_sfm_x_9>
<l_attn_sf_context_i_x_10>
<Name>l_attn_sf_context_i_x_10</Name>
<TripCount>12</TripCount>
<Latency>38424</Latency>
<IterationLatency>3202</IterationLatency>
<PipelineDepth>3202</PipelineDepth>
<l_y_9>
<Name>l_y_9</Name>
<TripCount>64</TripCount>
<Latency>3200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<l_attn_sf_r4>
<Name>l_attn_sf_r4</Name>
<TripCount>12</TripCount>
<Latency>48</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</l_attn_sf_r4>
</l_y_9>
</l_attn_sf_context_i_x_10>
<l_attn_sf_ct_m>
<Name>l_attn_sf_ct_m</Name>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<l_attn_sf_ct_n>
<Name>l_attn_sf_ct_n</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</l_attn_sf_ct_n>
</l_attn_sf_ct_m>
</l_attn_sf_mutihead_loop_i>
<l_attn_ds_outp_x_11>
<Name>l_attn_ds_outp_x_11</Name>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<PipelineDepth>3542018</PipelineDepth>
<l_y_10>
<Name>l_y_10</Name>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<PipelineDepth>4612</PipelineDepth>
<l_attn_ds_r>
<Name>l_attn_ds_r</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_attn_ds_r>
</l_y_10>
</l_attn_ds_outp_x_11>
<l_attn_res_outp_x_12>
<Name>l_attn_res_outp_x_12</Name>
<TripCount>12</TripCount>
<Latency>55320</Latency>
<IterationLatency>4610</IterationLatency>
<PipelineDepth>4610</PipelineDepth>
<l_y_11>
<Name>l_y_11</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_y_11>
</l_attn_res_outp_x_12>
<l_attn_ln_mean_x_13>
<Name>l_attn_ln_mean_x_13</Name>
<TripCount>12</TripCount>
<Latency>64716</Latency>
<IterationLatency>5393</IterationLatency>
<PipelineDepth>5393</PipelineDepth>
<l_attn_ln_r>
<Name>l_attn_ln_r</Name>
<TripCount>768</TripCount>
<Latency>5376</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</l_attn_ln_r>
</l_attn_ln_mean_x_13>
<l_attn_ln_var_x_14>
<Name>l_attn_ln_var_x_14</Name>
<TripCount>12</TripCount>
<Latency>101652</Latency>
<IterationLatency>8471</IterationLatency>
<PipelineDepth>8471</PipelineDepth>
<l_attn_ln_r1>
<Name>l_attn_ln_r1</Name>
<TripCount>768</TripCount>
<Latency>8448</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</l_attn_ln_r1>
</l_attn_ln_var_x_14>
<l_attn_ln_outp_x_15>
<Name>l_attn_ln_outp_x_15</Name>
<TripCount>12</TripCount>
<Latency>589932</Latency>
<IterationLatency>49161</IterationLatency>
<PipelineDepth>49161</PipelineDepth>
<l_y_12>
<Name>l_y_12</Name>
<TripCount>768</TripCount>
<Latency>49152</Latency>
<IterationLatency>64</IterationLatency>
<PipelineDepth>64</PipelineDepth>
</l_y_12>
</l_attn_ln_outp_x_15>
<l_attn_ln_outp_linear_x_16>
<Name>l_attn_ln_outp_linear_x_16</Name>
<TripCount>12</TripCount>
<Latency>175128</Latency>
<IterationLatency>14594</IterationLatency>
<PipelineDepth>14594</PipelineDepth>
<l_y_13>
<Name>l_y_13</Name>
<TripCount>768</TripCount>
<Latency>14592</Latency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
</l_y_13>
</l_attn_ln_outp_linear_x_16>
<l_ffn_ds1_outp_x_17>
<Name>l_ffn_ds1_outp_x_17</Name>
<TripCount>12</TripCount>
<Latency>170016792</Latency>
<IterationLatency>14168066</IterationLatency>
<PipelineDepth>14168066</PipelineDepth>
<l_y_14>
<Name>l_y_14</Name>
<TripCount>3072</TripCount>
<Latency>14168064</Latency>
<IterationLatency>4612</IterationLatency>
<PipelineDepth>4612</PipelineDepth>
<l_ffn_ds1_r>
<Name>l_ffn_ds1_r</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_ffn_ds1_r>
</l_y_14>
</l_ffn_ds1_outp_x_17>
<l_ffn_gelu_outp_x_18>
<Name>l_ffn_gelu_outp_x_18</Name>
<TripCount>12</TripCount>
<Latency>2285592 ~ 5013528</Latency>
<IterationLatency>
<range>
<min>190466</min>
<max>417794</max>
</range>
</IterationLatency>
<PipelineDepth>190466 ~ 417794</PipelineDepth>
<l_y_15>
<Name>l_y_15</Name>
<TripCount>3072</TripCount>
<Latency>190464 ~ 417792</Latency>
<IterationLatency>
<range>
<min>62</min>
<max>136</max>
</range>
</IterationLatency>
<PipelineDepth>62 ~ 136</PipelineDepth>
</l_y_15>
</l_ffn_gelu_outp_x_18>
<l_ffn_ds2_outp_x_19>
<Name>l_ffn_ds2_outp_x_19</Name>
<TripCount>12</TripCount>
<Latency>169906200</Latency>
<IterationLatency>14158850</IterationLatency>
<PipelineDepth>14158850</PipelineDepth>
<l_y_16>
<Name>l_y_16</Name>
<TripCount>768</TripCount>
<Latency>14158848</Latency>
<IterationLatency>18436</IterationLatency>
<PipelineDepth>18436</PipelineDepth>
<l_ffn_ds2_r>
<Name>l_ffn_ds2_r</Name>
<TripCount>3072</TripCount>
<Latency>18432</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_ffn_ds2_r>
</l_y_16>
</l_ffn_ds2_outp_x_19>
<l_ffn_res_outp_x_20>
<Name>l_ffn_res_outp_x_20</Name>
<TripCount>12</TripCount>
<Latency>55320</Latency>
<IterationLatency>4610</IterationLatency>
<PipelineDepth>4610</PipelineDepth>
<l_y_17>
<Name>l_y_17</Name>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
</l_y_17>
</l_ffn_res_outp_x_20>
<l_ffn_ln_mean_x_21>
<Name>l_ffn_ln_mean_x_21</Name>
<TripCount>12</TripCount>
<Latency>64716</Latency>
<IterationLatency>5393</IterationLatency>
<PipelineDepth>5393</PipelineDepth>
<l_ffn_ln_r>
<Name>l_ffn_ln_r</Name>
<TripCount>768</TripCount>
<Latency>5376</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</l_ffn_ln_r>
</l_ffn_ln_mean_x_21>
<l_ffn_ln_var_x_22>
<Name>l_ffn_ln_var_x_22</Name>
<TripCount>12</TripCount>
<Latency>101652</Latency>
<IterationLatency>8471</IterationLatency>
<PipelineDepth>8471</PipelineDepth>
<l_ffn_ln_r1>
<Name>l_ffn_ln_r1</Name>
<TripCount>768</TripCount>
<Latency>8448</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</l_ffn_ln_r1>
</l_ffn_ln_var_x_22>
<l_ffn_ln_outp_x_23>
<Name>l_ffn_ln_outp_x_23</Name>
<TripCount>12</TripCount>
<Latency>589932</Latency>
<IterationLatency>49161</IterationLatency>
<PipelineDepth>49161</PipelineDepth>
<l_y_18>
<Name>l_y_18</Name>
<TripCount>768</TripCount>
<Latency>49152</Latency>
<IterationLatency>64</IterationLatency>
<PipelineDepth>64</PipelineDepth>
</l_y_18>
</l_ffn_ln_outp_x_23>
<l_ffn_ln_outp_linear_x_24>
<Name>l_ffn_ln_outp_linear_x_24</Name>
<TripCount>12</TripCount>
<Latency>110616</Latency>
<IterationLatency>9218</IterationLatency>
<PipelineDepth>9218</PipelineDepth>
<l_y_19>
<Name>l_y_19</Name>
<TripCount>768</TripCount>
<Latency>9216</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</l_y_19>
</l_ffn_ln_outp_linear_x_24>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>463</BRAM_18K>
<DSP48E>131</DSP48E>
<FF>25787</FF>
<LUT>39719</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v0_V_address0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v0_V_ce0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v0_V_q0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_address0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_ce0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_q0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_address0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_ce0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_q0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_address0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_ce0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_q0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_address0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_ce0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_q0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_address0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_ce0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_q0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_address0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_ce0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_q0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_address0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_ce0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_q0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_address0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_ce0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_q0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_address0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_ce0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_q0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_address0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_ce0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_q0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_address0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_ce0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_q0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_address0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_ce0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_q0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v13_address0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v13_ce0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v13_q0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_address0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_ce0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_q0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_address0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_ce0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_q0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_address0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_ce0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_q0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_address0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_ce0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_we0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_d0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_q0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
