// Seed: 58752831
module module_0 (
    output logic id_0,
    output tri0  id_1
);
  always @(1) id_1[1'b0 : 1] <= id_2;
endmodule
