{
  "design": {
    "design_info": {
      "boundary_crc": "0x76EC1E0854AF13E2",
      "design_src": "SBD",
      "device": "xc7z020clg400-1",
      "name": "bd_395b",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": "",
      "g_inst": ""
    },
    "interface_ports": {
      "SLOT_0_AXIS": {
        "mode": "Monitor",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proc_system_clk_125",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "SLOT_1_AXIS": {
        "mode": "Monitor",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proc_system_clk_125",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "SLOT_0_AXIS:SLOT_1_AXIS"
          },
          "ASSOCIATED_RESET": {
            "value": "resetn"
          },
          "CLK_DOMAIN": {
            "value": "proc_system_clk_125",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "constant"
          }
        }
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_395b_ila_lib_0",
        "xci_path": "ip\\ip_0\\bd_395b_ila_lib_0.xci",
        "inst_hier_path": "ila_lib",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "125000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "7"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE4_WIDTH": {
            "value": "16"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE6_WIDTH": {
            "value": "1"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      },
      "g_inst": {
        "vlnv": "xilinx.com:ip:gigantic_mux:1.0",
        "xci_name": "bd_395b_g_inst_0",
        "xci_path": "ip\\ip_1\\bd_395b_g_inst_0.xci",
        "inst_hier_path": "g_inst",
        "parameters": {
          "C_EN_GIGAMUX": {
            "value": "false"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TDATA_WIDTH": {
            "value": "8"
          },
          "C_SLOT_0_AXIS_TDEST_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_SLOT_0_HAS_TKEEP": {
            "value": "0"
          },
          "C_SLOT_0_HAS_TREADY": {
            "value": "1"
          },
          "C_SLOT_0_HAS_TSTRB": {
            "value": "0"
          },
          "C_SLOT_0_MON_MODE": {
            "value": "FT"
          },
          "C_SLOT_1_AXIS_TDATA_WIDTH": {
            "value": "16"
          },
          "C_SLOT_1_AXIS_TDEST_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_SLOT_1_HAS_TKEEP": {
            "value": "0"
          },
          "C_SLOT_1_HAS_TREADY": {
            "value": "0"
          },
          "C_SLOT_1_HAS_TSTRB": {
            "value": "0"
          },
          "C_SLOT_1_MON_MODE": {
            "value": "FT"
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "SLOT_0_AXIS",
          "g_inst/slot_0_axis"
        ]
      },
      "Conn1": {
        "interface_ports": [
          "SLOT_1_AXIS",
          "g_inst/slot_1_axis"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk",
          "g_inst/aclk"
        ]
      },
      "net_slot_0_axis_tdata": {
        "ports": [
          "g_inst/m_slot_0_axis_tdata",
          "ila_lib/probe0"
        ]
      },
      "net_slot_0_axis_tlast": {
        "ports": [
          "g_inst/m_slot_0_axis_tlast",
          "ila_lib/probe3"
        ]
      },
      "net_slot_0_axis_tready": {
        "ports": [
          "g_inst/m_slot_0_axis_tready",
          "ila_lib/probe2"
        ]
      },
      "net_slot_0_axis_tvalid": {
        "ports": [
          "g_inst/m_slot_0_axis_tvalid",
          "ila_lib/probe1"
        ]
      },
      "net_slot_1_axis_tdata": {
        "ports": [
          "g_inst/m_slot_1_axis_tdata",
          "ila_lib/probe4"
        ]
      },
      "net_slot_1_axis_tlast": {
        "ports": [
          "g_inst/m_slot_1_axis_tlast",
          "ila_lib/probe6"
        ]
      },
      "net_slot_1_axis_tvalid": {
        "ports": [
          "g_inst/m_slot_1_axis_tvalid",
          "ila_lib/probe5"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "g_inst/aresetn"
        ]
      }
    }
  }
}