

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Fri Dec 02 17:58:47 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        project_softmax
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  206|  206|  207|  207|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- softmax_label9   |   14|   14|         7|          -|          -|     2|    no    |
        |- softmax_label10  |   34|   34|        17|          -|          -|     2|    no    |
        |- softmax_label11  |   50|   50|        25|          -|          -|     2|    no    |
        |- softmax_label12  |  104|  104|        52|          -|          -|     2|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------+--------------+-------------+
|       RTL Ports       | Dir | Bits| Protocol| Source Object|    C Type   |
+-----------------------+-----+-----+---------+--------------+-------------+
|s_axi_control_AWVALID  |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_AWREADY  | out |    1|  s_axi  |    control   | return void |
|s_axi_control_AWADDR   |  in |    5|  s_axi  |    control   | return void |
|s_axi_control_WVALID   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_WREADY   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_WDATA    |  in |   32|  s_axi  |    control   | return void |
|s_axi_control_WSTRB    |  in |    4|  s_axi  |    control   | return void |
|s_axi_control_ARVALID  |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_ARREADY  | out |    1|  s_axi  |    control   | return void |
|s_axi_control_ARADDR   |  in |    5|  s_axi  |    control   | return void |
|s_axi_control_RVALID   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_RREADY   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_RDATA    | out |   32|  s_axi  |    control   | return void |
|s_axi_control_RRESP    | out |    2|  s_axi  |    control   | return void |
|s_axi_control_BVALID   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_BREADY   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_BRESP    | out |    2|  s_axi  |    control   | return void |
+-----------------------+-----+-----+---------+--------------+-------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 102
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	9  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / (!exitcond2)
	26  / (exitcond2)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	9  / true
26 --> 
	27  / (!exitcond1)
	51  / (exitcond1)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	26  / true
51 --> 
	52  / (!exitcond)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	51  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_103 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %inp) nounwind, !map !0

ST_1: stg_104 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %out_r) nounwind, !map !6

ST_1: stg_105 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @softmax_str) nounwind

ST_1: stg_106 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface([2 x float]* %out_r, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_107 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface([2 x float]* %inp, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_108 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_109 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.93ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %2 ]

ST_2: sum [1/1] 0.00ns
:1  %sum = phi float [ 0.000000e+00, %0 ], [ %sum_2, %2 ]

ST_2: exitcond3 [1/1] 1.36ns
:2  %exitcond3 = icmp eq i2 %i, -2

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_2: i_1 [1/1] 0.80ns
:4  %i_1 = add i2 %i, 1

ST_2: stg_115 [1/1] 1.57ns
:5  br i1 %exitcond3, label %.preheader5, label %2

ST_2: tmp [1/1] 0.00ns
:1  %tmp = zext i2 %i to i64

ST_2: inp_addr [1/1] 0.00ns
:2  %inp_addr = getelementptr [2 x float]* %inp, i64 0, i64 %tmp

ST_2: inp_load [2/2] 2.39ns
:3  %inp_load = load float* %inp_addr, align 4


 <State 3>: 2.39ns
ST_3: inp_load [1/2] 2.39ns
:3  %inp_load = load float* %inp_addr, align 4


 <State 4>: 7.26ns
ST_4: sum_2 [5/5] 7.26ns
:4  %sum_2 = fadd float %sum, %inp_load


 <State 5>: 7.26ns
ST_5: sum_2 [4/5] 7.26ns
:4  %sum_2 = fadd float %sum, %inp_load


 <State 6>: 7.26ns
ST_6: sum_2 [3/5] 7.26ns
:4  %sum_2 = fadd float %sum, %inp_load


 <State 7>: 7.26ns
ST_7: sum_2 [2/5] 7.26ns
:4  %sum_2 = fadd float %sum, %inp_load


 <State 8>: 7.26ns
ST_8: stg_124 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_8: sum_2 [1/5] 7.26ns
:4  %sum_2 = fadd float %sum, %inp_load

ST_8: stg_126 [1/1] 0.00ns
:5  br label %1


 <State 9>: 2.93ns
ST_9: temp_1_s [1/1] 0.00ns
.preheader5:0  %temp_1_s = phi float [ %temp_1_1, %3 ], [ undef, %1 ]

ST_9: temp_0_s [1/1] 0.00ns
.preheader5:1  %temp_0_s = phi float [ %temp_1_2, %3 ], [ undef, %1 ]

ST_9: i1 [1/1] 0.00ns
.preheader5:2  %i1 = phi i2 [ %i_2, %3 ], [ 0, %1 ]

ST_9: exitcond2 [1/1] 1.36ns
.preheader5:3  %exitcond2 = icmp eq i2 %i1, -2

ST_9: empty_2 [1/1] 0.00ns
.preheader5:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_9: i_2 [1/1] 0.80ns
.preheader5:5  %i_2 = add i2 %i1, 1

ST_9: stg_133 [1/1] 1.57ns
.preheader5:6  br i1 %exitcond2, label %.preheader4, label %3

ST_9: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i2 %i1 to i64

ST_9: inp_addr_1 [1/1] 0.00ns
:2  %inp_addr_1 = getelementptr [2 x float]* %inp, i64 0, i64 %tmp_3

ST_9: inp_load_1 [2/2] 2.39ns
:3  %inp_load_1 = load float* %inp_addr_1, align 4

ST_9: tmp_11 [1/1] 0.00ns
:5  %tmp_11 = trunc i2 %i1 to i1


 <State 10>: 8.46ns
ST_10: inp_load_1 [1/2] 2.39ns
:3  %inp_load_1 = load float* %inp_addr_1, align 4

ST_10: temp_0 [16/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 11>: 6.08ns
ST_11: temp_0 [15/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 12>: 6.08ns
ST_12: temp_0 [14/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 13>: 6.08ns
ST_13: temp_0 [13/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 14>: 6.08ns
ST_14: temp_0 [12/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 15>: 6.08ns
ST_15: temp_0 [11/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 16>: 6.08ns
ST_16: temp_0 [10/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 17>: 6.08ns
ST_17: temp_0 [9/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 18>: 6.08ns
ST_18: temp_0 [8/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 19>: 6.08ns
ST_19: temp_0 [7/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 20>: 6.08ns
ST_20: temp_0 [6/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 21>: 6.08ns
ST_21: temp_0 [5/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 22>: 6.08ns
ST_22: temp_0 [4/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 23>: 6.08ns
ST_23: temp_0 [3/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 24>: 6.08ns
ST_24: temp_0 [2/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum


 <State 25>: 7.45ns
ST_25: stg_154 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

ST_25: temp_0 [1/16] 6.08ns
:4  %temp_0 = fdiv float %inp_load_1, %sum

ST_25: temp_1_1 [1/1] 1.37ns
:6  %temp_1_1 = select i1 %tmp_11, float %temp_0, float %temp_1_s

ST_25: temp_1_2 [1/1] 1.37ns
:7  %temp_1_2 = select i1 %tmp_11, float %temp_0_s, float %temp_0

ST_25: stg_158 [1/1] 0.00ns
:8  br label %.preheader5


 <State 26>: 6.92ns
ST_26: sum_1 [1/1] 0.00ns
.preheader4:0  %sum_1 = phi float [ %sum_3, %4 ], [ 0.000000e+00, %.preheader5 ]

ST_26: i2 [1/1] 0.00ns
.preheader4:1  %i2 = phi i2 [ %i_3, %4 ], [ 0, %.preheader5 ]

ST_26: exitcond1 [1/1] 1.36ns
.preheader4:2  %exitcond1 = icmp eq i2 %i2, -2

ST_26: empty_3 [1/1] 0.00ns
.preheader4:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_26: i_3 [1/1] 0.80ns
.preheader4:4  %i_3 = add i2 %i2, 1

ST_26: stg_164 [1/1] 0.00ns
.preheader4:5  br i1 %exitcond1, label %.preheader.preheader, label %4

ST_26: tmp_12 [1/1] 0.00ns
:1  %tmp_12 = trunc i2 %i2 to i1

ST_26: temp_load_phi [1/1] 1.37ns
:2  %temp_load_phi = select i1 %tmp_12, float %temp_1_s, float %temp_0_s

ST_26: tmp_8 [1/1] 5.55ns
:3  %tmp_8 = fpext float %temp_load_phi to double

ST_26: tmp_6 [1/1] 5.55ns
.preheader.preheader:0  %tmp_6 = fpext float %sum_1 to double

ST_26: stg_169 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 27>: 7.32ns
ST_27: tmp_9 [18/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 28>: 7.32ns
ST_28: tmp_9 [17/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 29>: 7.32ns
ST_29: tmp_9 [16/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 30>: 7.32ns
ST_30: tmp_9 [15/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 31>: 7.32ns
ST_31: tmp_9 [14/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 32>: 7.32ns
ST_32: tmp_9 [13/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 33>: 7.32ns
ST_33: tmp_9 [12/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 34>: 7.32ns
ST_34: tmp_9 [11/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 35>: 7.32ns
ST_35: tmp_9 [10/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 36>: 7.32ns
ST_36: tmp_9 [9/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 37>: 7.32ns
ST_37: tmp_9 [8/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 38>: 7.32ns
ST_38: tmp_9 [7/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 39>: 7.32ns
ST_39: tmp_9 [6/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 40>: 7.32ns
ST_40: tmp_9 [5/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 41>: 7.32ns
ST_41: tmp_9 [4/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 42>: 7.32ns
ST_42: tmp_9 [3/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 43>: 7.32ns
ST_43: tmp_9 [2/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 44>: 7.32ns
ST_44: tmp_9 [1/18] 7.32ns
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

ST_44: tmp_s [1/1] 5.55ns
:5  %tmp_s = fpext float %sum_1 to double


 <State 45>: 8.23ns
ST_45: tmp_1 [5/5] 8.23ns
:6  %tmp_1 = fadd double %tmp_s, %tmp_9


 <State 46>: 8.23ns
ST_46: tmp_1 [4/5] 8.23ns
:6  %tmp_1 = fadd double %tmp_s, %tmp_9


 <State 47>: 8.23ns
ST_47: tmp_1 [3/5] 8.23ns
:6  %tmp_1 = fadd double %tmp_s, %tmp_9


 <State 48>: 8.23ns
ST_48: tmp_1 [2/5] 8.23ns
:6  %tmp_1 = fadd double %tmp_s, %tmp_9


 <State 49>: 8.23ns
ST_49: tmp_1 [1/5] 8.23ns
:6  %tmp_1 = fadd double %tmp_s, %tmp_9


 <State 50>: 6.50ns
ST_50: stg_194 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

ST_50: sum_3 [1/1] 6.50ns
:7  %sum_3 = fptrunc double %tmp_1 to float

ST_50: stg_196 [1/1] 0.00ns
:8  br label %.preheader4


 <State 51>: 6.92ns
ST_51: i3 [1/1] 0.00ns
.preheader:0  %i3 = phi i2 [ %i_4, %5 ], [ 0, %.preheader.preheader ]

ST_51: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %i3, -2

ST_51: empty_4 [1/1] 0.00ns
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_51: i_4 [1/1] 0.80ns
.preheader:3  %i_4 = add i2 %i3, 1

ST_51: stg_201 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %6, label %5

ST_51: tmp_13 [1/1] 0.00ns
:2  %tmp_13 = trunc i2 %i3 to i1

ST_51: temp_load_1_phi [1/1] 1.37ns
:3  %temp_load_1_phi = select i1 %tmp_13, float %temp_1_s, float %temp_0_s

ST_51: tmp_5 [1/1] 5.55ns
:4  %tmp_5 = fpext float %temp_load_1_phi to double

ST_51: stg_205 [1/1] 0.00ns
:0  ret void


 <State 52>: 7.32ns
ST_52: tmp_4 [18/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 53>: 7.32ns
ST_53: tmp_4 [17/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 54>: 7.32ns
ST_54: tmp_4 [16/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 55>: 7.32ns
ST_55: tmp_4 [15/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 56>: 7.32ns
ST_56: tmp_4 [14/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 57>: 7.32ns
ST_57: tmp_4 [13/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 58>: 7.32ns
ST_58: tmp_4 [12/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 59>: 7.32ns
ST_59: tmp_4 [11/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 60>: 7.32ns
ST_60: tmp_4 [10/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 61>: 7.32ns
ST_61: tmp_4 [9/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 62>: 7.32ns
ST_62: tmp_4 [8/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 63>: 7.32ns
ST_63: tmp_4 [7/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 64>: 7.32ns
ST_64: tmp_4 [6/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 65>: 7.32ns
ST_65: tmp_4 [5/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 66>: 7.32ns
ST_66: tmp_4 [4/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 67>: 7.32ns
ST_67: tmp_4 [3/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 68>: 7.32ns
ST_68: tmp_4 [2/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 69>: 7.32ns
ST_69: tmp_4 [1/18] 7.32ns
:5  %tmp_4 = call double @llvm.exp.f64(double %tmp_5)


 <State 70>: 8.62ns
ST_70: tmp_7 [31/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 71>: 8.62ns
ST_71: tmp_7 [30/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 72>: 8.62ns
ST_72: tmp_7 [29/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 73>: 8.62ns
ST_73: tmp_7 [28/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 74>: 8.62ns
ST_74: tmp_7 [27/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 75>: 8.62ns
ST_75: tmp_7 [26/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 76>: 8.62ns
ST_76: tmp_7 [25/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 77>: 8.62ns
ST_77: tmp_7 [24/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 78>: 8.62ns
ST_78: tmp_7 [23/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 79>: 8.62ns
ST_79: tmp_7 [22/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 80>: 8.62ns
ST_80: tmp_7 [21/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 81>: 8.62ns
ST_81: tmp_7 [20/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 82>: 8.62ns
ST_82: tmp_7 [19/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 83>: 8.62ns
ST_83: tmp_7 [18/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 84>: 8.62ns
ST_84: tmp_7 [17/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 85>: 8.62ns
ST_85: tmp_7 [16/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 86>: 8.62ns
ST_86: tmp_7 [15/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 87>: 8.62ns
ST_87: tmp_7 [14/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 88>: 8.62ns
ST_88: tmp_7 [13/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 89>: 8.62ns
ST_89: tmp_7 [12/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 90>: 8.62ns
ST_90: tmp_7 [11/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 91>: 8.62ns
ST_91: tmp_7 [10/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 92>: 8.62ns
ST_92: tmp_7 [9/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 93>: 8.62ns
ST_93: tmp_7 [8/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 94>: 8.62ns
ST_94: tmp_7 [7/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 95>: 8.62ns
ST_95: tmp_7 [6/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 96>: 8.62ns
ST_96: tmp_7 [5/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 97>: 8.62ns
ST_97: tmp_7 [4/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 98>: 8.62ns
ST_98: tmp_7 [3/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 99>: 8.62ns
ST_99: tmp_7 [2/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 100>: 8.62ns
ST_100: tmp_7 [1/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_4, %tmp_6


 <State 101>: 6.50ns
ST_101: tmp_10 [1/1] 6.50ns
:7  %tmp_10 = fptrunc double %tmp_7 to float


 <State 102>: 2.39ns
ST_102: stg_256 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

ST_102: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i2 %i3 to i64

ST_102: out_addr [1/1] 0.00ns
:8  %out_addr = getelementptr [2 x float]* %out_r, i64 0, i64 %tmp_2

ST_102: stg_259 [1/1] 2.39ns
:9  store float %tmp_10, float* %out_addr, align 4

ST_102: stg_260 [1/1] 0.00ns
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
