{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 20:21:14 2012 " "Info: Processing started: Fri Dec 14 20:21:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finished -c Finished " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Finished -c Finished" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Info: Found entity 1: char_rom" {  } { { "char_rom.v" "" { Text "M:/ECE FinalProject/FinalCode/char_rom.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_DE2_SW " "Info: Found entity 1: debounce_DE2_SW" {  } { { "debounce.v" "" { Text "M:/ECE FinalProject/FinalCode/debounce.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 debouncer " "Info: Found entity 2: debouncer" {  } { { "debounce.v" "" { Text "M:/ECE FinalProject/FinalCode/debounce.v" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(47) " "Warning (10268): Verilog HDL information at keyboard.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Info: Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "M:/ECE FinalProject/FinalCode/oneshot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_bit_check.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file parity_bit_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_check " "Info: Found entity 1: parity_bit_check" {  } { { "parity_bit_check.v" "" { Text "M:/ECE FinalProject/FinalCode/parity_bit_check.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "M:/ECE FinalProject/FinalCode/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.v" "" { Text "M:/ECE FinalProject/FinalCode/seg7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Info: Found entity 1: sender" {  } { { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_prototype.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file student_prototype.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_prototype " "Info: Found entity 1: student_prototype" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sysfont.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sysfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysfont " "Info: Found entity 1: sysfont" {  } { { "sysfont.v" "" { Text "M:/ECE FinalProject/FinalCode/sysfont.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textbox.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file textbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 textbox " "Info: Found entity 1: textbox" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "M:/ECE FinalProject/FinalCode/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(41) " "Warning (10268): Verilog HDL information at vga_sync.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(69) " "Warning (10268): Verilog HDL information at vga_sync.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset student_prototype.v(312) " "Warning (10236): Verilog HDL Implicit Net warning at student_prototype.v(312): created implicit net for \"reset\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 312 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "toSend student_prototype.v(497) " "Warning (10236): Verilog HDL Implicit Net warning at student_prototype.v(497): created implicit net for \"toSend\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 497 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "student_prototype " "Info: Elaborating entity \"student_prototype\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(426) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(426): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 426 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(427) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(427): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 427 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(428) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(428): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 428 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(429) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(429): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 429 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(430) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(430): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 430 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(431) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(431): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 431 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(432) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(432): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 432 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(433) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(433): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 433 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(434) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(434): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 434 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(435) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(435): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 435 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(436) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(436): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 436 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(437) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(437): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 437 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(438) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(438): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 438 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "student_prototype.v(439) " "Warning (10272): Verilog HDL Case Statement warning at student_prototype.v(439): case item expression covers a value already covered by a previous case item" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 439 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] student_prototype.v(175) " "Warning (10034): Output port \"LEDG\[8..2\]\" at student_prototype.v(175) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR student_prototype.v(176) " "Warning (10034): Output port \"LEDR\" at student_prototype.v(176) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR student_prototype.v(185) " "Warning (10034): Output port \"DRAM_ADDR\" at student_prototype.v(185) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR student_prototype.v(198) " "Warning (10034): Output port \"FL_ADDR\" at student_prototype.v(198) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR student_prototype.v(205) " "Warning (10034): Output port \"SRAM_ADDR\" at student_prototype.v(205) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR student_prototype.v(213) " "Warning (10034): Output port \"OTG_ADDR\" at student_prototype.v(213) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..10\] student_prototype.v(281) " "Warning (10034): Output port \"GPIO_1\[35..10\]\" at student_prototype.v(281) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD student_prototype.v(178) " "Warning (10034): Output port \"UART_TXD\" at student_prototype.v(178) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM student_prototype.v(186) " "Warning (10034): Output port \"DRAM_LDQM\" at student_prototype.v(186) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM student_prototype.v(187) " "Warning (10034): Output port \"DRAM_UDQM\" at student_prototype.v(187) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N student_prototype.v(188) " "Warning (10034): Output port \"DRAM_WE_N\" at student_prototype.v(188) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N student_prototype.v(189) " "Warning (10034): Output port \"DRAM_CAS_N\" at student_prototype.v(189) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N student_prototype.v(190) " "Warning (10034): Output port \"DRAM_RAS_N\" at student_prototype.v(190) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N student_prototype.v(191) " "Warning (10034): Output port \"DRAM_CS_N\" at student_prototype.v(191) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 student_prototype.v(192) " "Warning (10034): Output port \"DRAM_BA_0\" at student_prototype.v(192) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 student_prototype.v(193) " "Warning (10034): Output port \"DRAM_BA_1\" at student_prototype.v(193) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK student_prototype.v(194) " "Warning (10034): Output port \"DRAM_CLK\" at student_prototype.v(194) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE student_prototype.v(195) " "Warning (10034): Output port \"DRAM_CKE\" at student_prototype.v(195) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N student_prototype.v(199) " "Warning (10034): Output port \"FL_WE_N\" at student_prototype.v(199) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N student_prototype.v(200) " "Warning (10034): Output port \"FL_RST_N\" at student_prototype.v(200) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N student_prototype.v(201) " "Warning (10034): Output port \"FL_OE_N\" at student_prototype.v(201) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N student_prototype.v(202) " "Warning (10034): Output port \"FL_CE_N\" at student_prototype.v(202) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N student_prototype.v(206) " "Warning (10034): Output port \"SRAM_UB_N\" at student_prototype.v(206) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N student_prototype.v(207) " "Warning (10034): Output port \"SRAM_LB_N\" at student_prototype.v(207) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N student_prototype.v(208) " "Warning (10034): Output port \"SRAM_WE_N\" at student_prototype.v(208) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N student_prototype.v(209) " "Warning (10034): Output port \"SRAM_CE_N\" at student_prototype.v(209) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N student_prototype.v(210) " "Warning (10034): Output port \"SRAM_OE_N\" at student_prototype.v(210) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N student_prototype.v(214) " "Warning (10034): Output port \"OTG_CS_N\" at student_prototype.v(214) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N student_prototype.v(215) " "Warning (10034): Output port \"OTG_RD_N\" at student_prototype.v(215) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N student_prototype.v(216) " "Warning (10034): Output port \"OTG_WR_N\" at student_prototype.v(216) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N student_prototype.v(217) " "Warning (10034): Output port \"OTG_RST_N\" at student_prototype.v(217) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED student_prototype.v(218) " "Warning (10034): Output port \"OTG_FSPEED\" at student_prototype.v(218) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED student_prototype.v(219) " "Warning (10034): Output port \"OTG_LSPEED\" at student_prototype.v(219) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N student_prototype.v(224) " "Warning (10034): Output port \"OTG_DACK0_N\" at student_prototype.v(224) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N student_prototype.v(225) " "Warning (10034): Output port \"OTG_DACK1_N\" at student_prototype.v(225) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW student_prototype.v(230) " "Warning (10034): Output port \"LCD_RW\" at student_prototype.v(230) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN student_prototype.v(231) " "Warning (10034): Output port \"LCD_EN\" at student_prototype.v(231) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS student_prototype.v(232) " "Warning (10034): Output port \"LCD_RS\" at student_prototype.v(232) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK student_prototype.v(237) " "Warning (10034): Output port \"SD_CLK\" at student_prototype.v(237) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO student_prototype.v(248) " "Warning (10034): Output port \"TDO\" at student_prototype.v(248) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK student_prototype.v(240) " "Warning (10034): Output port \"I2C_SCLK\" at student_prototype.v(240) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD student_prototype.v(260) " "Warning (10034): Output port \"ENET_CMD\" at student_prototype.v(260) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N student_prototype.v(261) " "Warning (10034): Output port \"ENET_CS_N\" at student_prototype.v(261) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N student_prototype.v(262) " "Warning (10034): Output port \"ENET_WR_N\" at student_prototype.v(262) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N student_prototype.v(263) " "Warning (10034): Output port \"ENET_RD_N\" at student_prototype.v(263) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N student_prototype.v(264) " "Warning (10034): Output port \"ENET_RST_N\" at student_prototype.v(264) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK student_prototype.v(266) " "Warning (10034): Output port \"ENET_CLK\" at student_prototype.v(266) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT student_prototype.v(271) " "Warning (10034): Output port \"AUD_DACDAT\" at student_prototype.v(271) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK student_prototype.v(273) " "Warning (10034): Output port \"AUD_XCK\" at student_prototype.v(273) has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:pulser " "Info: Elaborating entity \"oneshot\" for hierarchy \"oneshot:pulser\"" {  } { { "student_prototype.v" "pulser" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kbd " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:kbd\"" {  } { { "student_prototype.v" "kbd" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "student_prototype.v" "r0" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p\"" {  } { { "student_prototype.v" "p" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "M:/ECE FinalProject/FinalCode/VGA_Audio_PLL.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "M:/ECE FinalProject/FinalCode/VGA_Audio_PLL.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_Audio_PLL:p\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info: Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info: Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Info: Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Info: Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Info: Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Info: Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_Audio_PLL.v" "" { Text "M:/ECE FinalProject/FinalCode/VGA_Audio_PLL.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textbox textbox:u3 " "Info: Elaborating entity \"textbox\" for hierarchy \"textbox:u3\"" {  } { { "student_prototype.v" "u3" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(61) " "Warning (10230): Verilog HDL assignment warning at textbox.v(61): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(95) " "Warning (10230): Verilog HDL assignment warning at textbox.v(95): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(101) " "Warning (10230): Verilog HDL assignment warning at textbox.v(101): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(107) " "Warning (10230): Verilog HDL assignment warning at textbox.v(107): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 textbox.v(108) " "Warning (10230): Verilog HDL assignment warning at textbox.v(108): truncated value with size 8 to match size of target (4)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(113) " "Warning (10230): Verilog HDL assignment warning at textbox.v(113): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(119) " "Warning (10230): Verilog HDL assignment warning at textbox.v(119): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 textbox.v(120) " "Warning (10230): Verilog HDL assignment warning at textbox.v(120): truncated value with size 8 to match size of target (4)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(125) " "Warning (10230): Verilog HDL assignment warning at textbox.v(125): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(131) " "Warning (10230): Verilog HDL assignment warning at textbox.v(131): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(137) " "Warning (10230): Verilog HDL assignment warning at textbox.v(137): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(143) " "Warning (10230): Verilog HDL assignment warning at textbox.v(143): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(149) " "Warning (10230): Verilog HDL assignment warning at textbox.v(149): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(155) " "Warning (10230): Verilog HDL assignment warning at textbox.v(155): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(161) " "Warning (10230): Verilog HDL assignment warning at textbox.v(161): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(167) " "Warning (10230): Verilog HDL assignment warning at textbox.v(167): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(173) " "Warning (10230): Verilog HDL assignment warning at textbox.v(173): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(179) " "Warning (10230): Verilog HDL assignment warning at textbox.v(179): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(185) " "Warning (10230): Verilog HDL assignment warning at textbox.v(185): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(191) " "Warning (10230): Verilog HDL assignment warning at textbox.v(191): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(197) " "Warning (10230): Verilog HDL assignment warning at textbox.v(197): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(203) " "Warning (10230): Verilog HDL assignment warning at textbox.v(203): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(209) " "Warning (10230): Verilog HDL assignment warning at textbox.v(209): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(215) " "Warning (10230): Verilog HDL assignment warning at textbox.v(215): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(221) " "Warning (10230): Verilog HDL assignment warning at textbox.v(221): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(227) " "Warning (10230): Verilog HDL assignment warning at textbox.v(227): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(233) " "Warning (10230): Verilog HDL assignment warning at textbox.v(233): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(239) " "Warning (10230): Verilog HDL assignment warning at textbox.v(239): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(245) " "Warning (10230): Verilog HDL assignment warning at textbox.v(245): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 textbox.v(251) " "Warning (10230): Verilog HDL assignment warning at textbox.v(251): truncated value with size 9 to match size of target (8)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "textbox.v(58) " "Warning (10270): Verilog HDL Case Statement warning at textbox.v(58): incomplete case statement has no default case item" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "textbox.v(256) " "Warning (10270): Verilog HDL Case Statement warning at textbox.v(256): incomplete case statement has no default case item" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 256 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first textbox.v(58) " "Warning (10240): Verilog HDL Always Construct warning at textbox.v(58): inferring latch(es) for variable \"first\", which holds its previous value in one or more paths through the always construct" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packet textbox.v(58) " "Warning (10240): Verilog HDL Always Construct warning at textbox.v(58): inferring latch(es) for variable \"packet\", which holds its previous value in one or more paths through the always construct" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second textbox.v(58) " "Warning (10240): Verilog HDL Always Construct warning at textbox.v(58): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"second\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"second\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"second\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"second\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet\[7\] textbox.v(58) " "Info (10041): Inferred latch for \"packet\[7\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"first\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"first\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"first\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"first\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[7\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[6\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[5\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[4\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[3\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[2\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[1\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"answer\[0\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[7\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[6\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[5\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[4\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[3\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[2\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[1\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"code\[0\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[3\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[2\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[1\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"level\[0\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[3\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[3\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[2\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[2\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[1\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[1\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uniqueID\[0\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"uniqueID\[0\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[3\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[3\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[2\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[2\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[1\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[1\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[0\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[0\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[1\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[1\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[2\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[2\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[3\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[3\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[4\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[4\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[5\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[5\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBytes\[0\]\[6\] textbox.v(58) " "Info (10041): Inferred latch for \"numBytes\[0\]\[6\]\" at textbox.v(58)" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysfont textbox:u3\|sysfont:mem2 " "Info: Elaborating entity \"sysfont\" for hierarchy \"textbox:u3\|sysfont:mem2\"" {  } { { "textbox.v" "mem2" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\"" {  } { { "sysfont.v" "altsyncram_component" { Text "M:/ECE FinalProject/FinalCode/sysfont.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\"" {  } { { "sysfont.v" "" { Text "M:/ECE FinalProject/FinalCode/sysfont.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sysfont.mif " "Info: Parameter \"init_file\" = \"sysfont.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sysfont.v" "" { Text "M:/ECE FinalProject/FinalCode/sysfont.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s181.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s181 " "Info: Found entity 1: altsyncram_s181" {  } { { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s181 textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated " "Info: Elaborating entity \"altsyncram_s181\" for hierarchy \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:u1 " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:u1\"" {  } { { "student_prototype.v" "u1" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_DE2_SW debounce_DE2_SW:debSW " "Info: Elaborating entity \"debounce_DE2_SW\" for hierarchy \"debounce_DE2_SW:debSW\"" {  } { { "student_prototype.v" "debSW" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 497 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debounce_DE2_SW:debSW\|debouncer:sw0 " "Info: Elaborating entity \"debouncer\" for hierarchy \"debounce_DE2_SW:debSW\|debouncer:sw0\"" {  } { { "debounce.v" "sw0" { Text "M:/ECE FinalProject/FinalCode/debounce.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:sender1 " "Info: Elaborating entity \"sender\" for hierarchy \"sender:sender1\"" {  } { { "student_prototype.v" "sender1" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 511 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver1 " "Info: Elaborating entity \"receiver\" for hierarchy \"receiver:receiver1\"" {  } { { "student_prototype.v" "receiver1" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "student_prototype.v" "h0" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: Bidir \"SD_DAT3\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 235 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 236 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Warning: Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Warning: Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Warning: Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Warning: Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Warning: Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Warning: Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Warning: Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Warning: Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Warning: Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Warning: Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Warning: Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Warning: Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Warning: Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Warning: Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Warning: Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Warning: Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "textbox:u3\|numBytes\[1\]\[5\] textbox:u3\|numBytes\[1\]\[4\] " "Info: Duplicate LATCH primitive \"textbox:u3\|numBytes\[1\]\[5\]\" merged with LATCH primitive \"textbox:u3\|numBytes\[1\]\[4\]\"" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[0\] " "Warning: Latch textbox:u3\|answer\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[0\] " "Warning: Latch textbox:u3\|code\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[0\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[0\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[0\] " "Warning: Latch textbox:u3\|answer\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[0\] " "Warning: Latch textbox:u3\|code\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[0\] " "Warning: Latch textbox:u3\|level\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[0\] " "Warning: Latch textbox:u3\|level\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[0\] " "Warning: Latch textbox:u3\|level\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[0\] " "Warning: Latch textbox:u3\|level\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[0\] " "Warning: Latch textbox:u3\|code\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[0\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[0\] " "Warning: Latch textbox:u3\|answer\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[0\] " "Warning: Latch textbox:u3\|answer\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[0\] " "Warning: Latch textbox:u3\|code\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[0\] " "Warning: Latch textbox:u3\|code\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[0\] " "Warning: Latch textbox:u3\|code\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[0\] " "Warning: Latch textbox:u3\|code\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[0\] " "Warning: Latch textbox:u3\|code\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[0\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[0\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[0\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[0\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[0\] " "Warning: Latch textbox:u3\|answer\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[0\] " "Warning: Latch textbox:u3\|answer\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[0\] " "Warning: Latch textbox:u3\|answer\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[0\] " "Warning: Latch textbox:u3\|answer\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[1\] " "Warning: Latch textbox:u3\|level\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[1\] " "Warning: Latch textbox:u3\|answer\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[1\] " "Warning: Latch textbox:u3\|code\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[1\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[1\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[1\] " "Warning: Latch textbox:u3\|code\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[1\] " "Warning: Latch textbox:u3\|answer\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[1\] " "Warning: Latch textbox:u3\|level\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[1\] " "Warning: Latch textbox:u3\|level\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[1\] " "Warning: Latch textbox:u3\|level\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[1\] " "Warning: Latch textbox:u3\|code\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[1\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[1\] " "Warning: Latch textbox:u3\|answer\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[1\] " "Warning: Latch textbox:u3\|answer\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[1\] " "Warning: Latch textbox:u3\|code\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[1\] " "Warning: Latch textbox:u3\|code\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[1\] " "Warning: Latch textbox:u3\|code\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[1\] " "Warning: Latch textbox:u3\|code\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[1\] " "Warning: Latch textbox:u3\|code\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[1\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[1\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[1\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[1\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[1\] " "Warning: Latch textbox:u3\|answer\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[1\] " "Warning: Latch textbox:u3\|answer\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[1\] " "Warning: Latch textbox:u3\|answer\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[1\] " "Warning: Latch textbox:u3\|answer\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[2\] " "Warning: Latch textbox:u3\|answer\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[2\] " "Warning: Latch textbox:u3\|code\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[2\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[2\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[2\] " "Warning: Latch textbox:u3\|answer\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[2\] " "Warning: Latch textbox:u3\|code\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[2\] " "Warning: Latch textbox:u3\|level\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[2\] " "Warning: Latch textbox:u3\|level\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[2\] " "Warning: Latch textbox:u3\|level\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[2\] " "Warning: Latch textbox:u3\|level\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[2\] " "Warning: Latch textbox:u3\|code\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[2\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[2\] " "Warning: Latch textbox:u3\|answer\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[2\] " "Warning: Latch textbox:u3\|answer\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[2\] " "Warning: Latch textbox:u3\|code\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[2\] " "Warning: Latch textbox:u3\|code\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[2\] " "Warning: Latch textbox:u3\|code\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[2\] " "Warning: Latch textbox:u3\|code\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[2\] " "Warning: Latch textbox:u3\|code\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[2\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[2\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[2\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[2\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[2\] " "Warning: Latch textbox:u3\|answer\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[2\] " "Warning: Latch textbox:u3\|answer\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[2\] " "Warning: Latch textbox:u3\|answer\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[2\] " "Warning: Latch textbox:u3\|answer\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[4\] " "Warning: Latch textbox:u3\|level\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[4\] " "Warning: Latch textbox:u3\|answer\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[4\] " "Warning: Latch textbox:u3\|code\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[4\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[4\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[4\] " "Warning: Latch textbox:u3\|code\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[4\] " "Warning: Latch textbox:u3\|answer\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[4\] " "Warning: Latch textbox:u3\|level\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[4\] " "Warning: Latch textbox:u3\|level\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[4\] " "Warning: Latch textbox:u3\|level\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[4\] " "Warning: Latch textbox:u3\|code\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[4\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[4\] " "Warning: Latch textbox:u3\|answer\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[4\] " "Warning: Latch textbox:u3\|code\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[4\] " "Warning: Latch textbox:u3\|answer\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[4\] " "Warning: Latch textbox:u3\|code\[7\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[4\] " "Warning: Latch textbox:u3\|code\[6\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[4\] " "Warning: Latch textbox:u3\|code\[5\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[4\] " "Warning: Latch textbox:u3\|code\[4\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[4\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[4\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[4\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[4\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[4\] " "Warning: Latch textbox:u3\|answer\[5\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[4\] " "Warning: Latch textbox:u3\|answer\[6\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[4\] " "Warning: Latch textbox:u3\|answer\[4\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[4\] " "Warning: Latch textbox:u3\|answer\[7\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[5\] " "Warning: Latch textbox:u3\|answer\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[5\] " "Warning: Latch textbox:u3\|code\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[5\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[5\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[5\] " "Warning: Latch textbox:u3\|answer\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[5\] " "Warning: Latch textbox:u3\|code\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[5\] " "Warning: Latch textbox:u3\|level\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[5\] " "Warning: Latch textbox:u3\|level\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[5\] " "Warning: Latch textbox:u3\|level\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[5\] " "Warning: Latch textbox:u3\|level\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[5\] " "Warning: Latch textbox:u3\|code\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[5\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[5\] " "Warning: Latch textbox:u3\|answer\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[5\] " "Warning: Latch textbox:u3\|answer\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[5\] " "Warning: Latch textbox:u3\|code\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[5\] " "Warning: Latch textbox:u3\|code\[7\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[5\] " "Warning: Latch textbox:u3\|code\[6\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[5\] " "Warning: Latch textbox:u3\|code\[5\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[5\] " "Warning: Latch textbox:u3\|code\[4\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[5\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[5\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[5\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[5\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[5\] " "Warning: Latch textbox:u3\|answer\[5\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[5\] " "Warning: Latch textbox:u3\|answer\[6\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[5\] " "Warning: Latch textbox:u3\|answer\[4\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[5\] " "Warning: Latch textbox:u3\|answer\[7\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[2\]\[6\] " "Warning: Latch textbox:u3\|level\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[2\]\[6\] " "Warning: Latch textbox:u3\|answer\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[2\]\[6\] " "Warning: Latch textbox:u3\|code\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[2\]\[6\] " "Warning: Latch textbox:u3\|numBytes\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[0\]\[6\] " "Warning: Latch textbox:u3\|numBytes\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[0\]\[6\] " "Warning: Latch textbox:u3\|code\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[0\]\[6\] " "Warning: Latch textbox:u3\|answer\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[0\]\[6\] " "Warning: Latch textbox:u3\|level\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[1\]\[6\] " "Warning: Latch textbox:u3\|level\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|level\[3\]\[6\] " "Warning: Latch textbox:u3\|level\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[1\]\[6\] " "Warning: Latch textbox:u3\|code\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|numBytes\[3\]\[6\] " "Warning: Latch textbox:u3\|numBytes\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[1\]\[6\] " "Warning: Latch textbox:u3\|answer\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[3\]\[6\] " "Warning: Latch textbox:u3\|code\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[3\]\[6\] " "Warning: Latch textbox:u3\|answer\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[7\]\[6\] " "Warning: Latch textbox:u3\|code\[7\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[6\]\[6\] " "Warning: Latch textbox:u3\|code\[6\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[5\]\[6\] " "Warning: Latch textbox:u3\|code\[5\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|code\[4\]\[6\] " "Warning: Latch textbox:u3\|code\[4\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[2\]\[6\] " "Warning: Latch textbox:u3\|uniqueID\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[0\]\[6\] " "Warning: Latch textbox:u3\|uniqueID\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[3\]\[6\] " "Warning: Latch textbox:u3\|uniqueID\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|uniqueID\[1\]\[6\] " "Warning: Latch textbox:u3\|uniqueID\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[6\]\[6\] " "Warning: Latch textbox:u3\|answer\[6\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[5\]\[6\] " "Warning: Latch textbox:u3\|answer\[5\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[4\]\[6\] " "Warning: Latch textbox:u3\|answer\[4\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|answer\[7\]\[6\] " "Warning: Latch textbox:u3\|answer\[7\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|second\[0\] " "Warning: Latch textbox:u3\|second\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA history\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal history\[6\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|second\[1\] " "Warning: Latch textbox:u3\|second\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA history\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal history\[1\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|second\[2\] " "Warning: Latch textbox:u3\|second\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA history\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal history\[2\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "textbox:u3\|second\[3\] " "Warning: Latch textbox:u3\|second\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA history\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal history\[4\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED GND " "Warning (13410): Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED GND " "Warning (13410): Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning (13410): Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning (13410): Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Warning (13410): Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Warning (13410): Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Warning (13410): Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Warning (13410): Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Warning (13410): Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Warning (13410): Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Warning (13410): Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Warning (13410): Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Warning (13410): Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Warning (13410): Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Warning (13410): Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N GND " "Warning (13410): Pin \"ENET_CS_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N GND " "Warning (13410): Pin \"ENET_WR_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N GND " "Warning (13410): Pin \"ENET_RD_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N GND " "Warning (13410): Pin \"ENET_RST_N\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" is stuck at VCC" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Warning (13410): Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Warning (13410): Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Warning (13410): Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Warning (13410): Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Warning (13410): Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Warning (13410): Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Warning (13410): Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Warning (13410): Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Warning (13410): Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Warning (13410): Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Warning (13410): Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Warning (13410): Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Warning (13410): Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Warning (13410): Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Warning (13410): Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Warning (13410): Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Warning (13410): Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Warning (13410): Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Warning (13410): Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Warning (13410): Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Warning (13410): Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Warning (13410): Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Warning (13410): Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Warning (13410): Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Warning (13410): Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Warning (13410): Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "449 449 " "Info: 449 registers lost all their fanouts during netlist optimizations. The first 449 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver1\|CS~4 " "Info: Register \"receiver:receiver1\|CS~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver1\|CS~5 " "Info: Register \"receiver:receiver1\|CS~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sender:sender1\|CS~4 " "Info: Register \"sender:sender1\|CS~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sender:sender1\|CS~5 " "Info: Register \"sender:sender1\|CS~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sender:sender1\|CS~6 " "Info: Register \"sender:sender1\|CS~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw10\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw10\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw10\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw10\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state~6 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state~7 " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw17\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw16\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw15\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw14\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw13\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw12\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw7\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw6\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw5\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw4\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw3\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw2\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw1\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.OFF_2_ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.OFF_2_ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw8\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw9\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.ON " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.ON\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[2\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[1\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[0\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[3\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[4\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[5\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[6\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[7\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[8\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[9\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[10\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[11\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[12\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[13\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[14\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[15\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[16\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[17\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[18\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[19\] " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.ON_2_OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.ON_2_OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.OFF " "Info: Register \"debounce_DE2_SW:debSW\|debouncer:sw11\|b_state.OFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE FinalProject/FinalCode/Finished.map.smsg " "Info: Generated suppressed messages file M:/ECE FinalProject/FinalCode/Finished.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "68 " "Warning: Design contains 68 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 160 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 179 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 220 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 221 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 222 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 223 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 245 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 246 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 247 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 269 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 276 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 277 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[32\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[32\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[33\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[33\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[34\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[34\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[35\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[35\]\"" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1928 " "Info: Implemented 1928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Info: Implemented 83 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "253 " "Info: Implemented 253 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Info: Implemented 87 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1496 " "Info: Implemented 1496 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 724 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 724 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 20:21:30 2012 " "Info: Processing ended: Fri Dec 14 20:21:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 20:21:32 2012 " "Info: Processing started: Fri Dec 14 20:21:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Finished -c Finished " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Finished -c Finished" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Finished EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Finished\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"VGA_Audio_PLL:p\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 14 15 0 0 " "Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|clock " "Info: Destination node keyboard:kbd\|clock" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1367 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:kbd\|keyboard_clk_filtered  " "Info: Automatically promoted node keyboard:kbd\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|ready_set " "Info: Destination node keyboard:kbd\|ready_set" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|ready_set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~1 " "Info: Destination node keyboard:kbd\|keyboard_clk_filtered~1" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2638 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~2 " "Info: Destination node keyboard:kbd\|keyboard_clk_filtered~2" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2639 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~3 " "Info: Destination node keyboard:kbd\|keyboard_clk_filtered~3" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2640 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:kbd\|scan_ready  " "Info: Automatically promoted node keyboard:kbd\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\] " "Info: Destination node counter\[1\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\] " "Info: Destination node counter\[2\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1044 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\] " "Info: Destination node counter\[3\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\] " "Info: Destination node counter\[4\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1046 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\] " "Info: Destination node counter\[5\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1047 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\] " "Info: Destination node counter\[6\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1048 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Info: Destination node counter\[7\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1049 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Info: Destination node counter\[8\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1050 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Info: Destination node counter\[9\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "history\[0\] " "Info: Destination node history\[0\]" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { history[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|scan_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:kbd\|clock  " "Info: Automatically promoted node keyboard:kbd\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered " "Info: Destination node keyboard:kbd\|keyboard_clk_filtered" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|clock~0 " "Info: Destination node keyboard:kbd\|clock~0" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2717 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr28~16  " "Info: Automatically promoted node textbox:u3\|WideOr28~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr28~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2713 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr0~0  " "Info: Automatically promoted node textbox:u3\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2379 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr10~0  " "Info: Automatically promoted node textbox:u3\|WideOr10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2399 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr11~1  " "Info: Automatically promoted node textbox:u3\|WideOr11~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2388 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr12~1  " "Info: Automatically promoted node textbox:u3\|WideOr12~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr12~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2402 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr13~0  " "Info: Automatically promoted node textbox:u3\|WideOr13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr14~0  " "Info: Automatically promoted node textbox:u3\|WideOr14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2413 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr15~0  " "Info: Automatically promoted node textbox:u3\|WideOr15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2338 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr16~0  " "Info: Automatically promoted node textbox:u3\|WideOr16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2332 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textbox:u3\|WideOr17~0  " "Info: Automatically promoted node textbox:u3\|WideOr17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|WideOr17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 2320 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "Warning: PLL \"VGA_Audio_PLL:p\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "VGA_Audio_PLL.v" "" { Text "M:/ECE FinalProject/FinalCode/VGA_Audio_PLL.v" 98 0 0 } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 340 0 0 } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 250 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.106 ns register memory " "Info: Estimated most critical path is register to memory delay of 10.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:u1\|v_count\[5\] 1 REG LAB_X31_Y24 69 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y24; Fanout = 69; REG Node = 'vga_sync:u1\|v_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:u1|v_count[5] } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.150 ns) 1.641 ns textbox:u3\|Selector140~33 2 COMB LAB_X36_Y23 12 " "Info: 2: + IC(1.491 ns) + CELL(0.150 ns) = 1.641 ns; Loc. = LAB_X36_Y23; Fanout = 12; COMB Node = 'textbox:u3\|Selector140~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~33 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.438 ns) 3.259 ns textbox:u3\|Selector138~72 3 COMB LAB_X34_Y18 1 " "Info: 3: + IC(1.180 ns) + CELL(0.438 ns) = 3.259 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { textbox:u3|Selector140~33 textbox:u3|Selector138~72 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 3.823 ns textbox:u3\|Selector138~74 4 COMB LAB_X34_Y18 1 " "Info: 4: + IC(0.145 ns) + CELL(0.419 ns) = 3.823 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { textbox:u3|Selector138~72 textbox:u3|Selector138~74 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.271 ns) 4.844 ns textbox:u3\|Selector138~75 5 COMB LAB_X37_Y18 1 " "Info: 5: + IC(0.750 ns) + CELL(0.271 ns) = 4.844 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { textbox:u3|Selector138~74 textbox:u3|Selector138~75 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.271 ns) 6.684 ns textbox:u3\|Selector138~80 6 COMB LAB_X32_Y23 1 " "Info: 6: + IC(1.569 ns) + CELL(0.271 ns) = 6.684 ns; Loc. = LAB_X32_Y23; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { textbox:u3|Selector138~75 textbox:u3|Selector138~80 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.150 ns) 7.462 ns textbox:u3\|Selector138~76 7 COMB LAB_X31_Y23 1 " "Info: 7: + IC(0.628 ns) + CELL(0.150 ns) = 7.462 ns; Loc. = LAB_X31_Y23; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { textbox:u3|Selector138~80 textbox:u3|Selector138~76 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.027 ns textbox:u3\|Selector138~77 8 COMB LAB_X31_Y23 1 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 8.027 ns; Loc. = LAB_X31_Y23; Fanout = 1; COMB Node = 'textbox:u3\|Selector138~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { textbox:u3|Selector138~76 textbox:u3|Selector138~77 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.592 ns textbox:u3\|Selector138~78 9 COMB LAB_X31_Y23 8 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 8.592 ns; Loc. = LAB_X31_Y23; Fanout = 8; COMB Node = 'textbox:u3\|Selector138~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { textbox:u3|Selector138~77 textbox:u3|Selector138~78 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.142 ns) 10.106 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg8 10 MEM M4K_X26_Y21 1 " "Info: 10: + IC(1.372 ns) + CELL(0.142 ns) = 10.106 ns; Loc. = M4K_X26_Y21; Fanout = 1; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { textbox:u3|Selector138~78 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.141 ns ( 21.19 % ) " "Info: Total cell delay = 2.141 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.965 ns ( 78.81 % ) " "Info: Total interconnect delay = 7.965 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.106 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~33 textbox:u3|Selector138~72 textbox:u3|Selector138~74 textbox:u3|Selector138~75 textbox:u3|Selector138~80 textbox:u3|Selector138~76 textbox:u3|Selector138~77 textbox:u3|Selector138~78 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "340 " "Warning: Found 340 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "87 " "Warning: Following 87 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 235 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 236 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 259 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 184 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 197 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 204 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 983 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 985 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 986 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 987 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 988 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 212 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 227 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 234 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 239 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 268 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 270 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 272 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE FinalProject/FinalCode/" 0 { } { { 0 { 0 ""} 0 1360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 20:21:46 2012 " "Info: Processing ended: Fri Dec 14 20:21:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 20:21:49 2012 " "Info: Processing started: Fri Dec 14 20:21:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Finished -c Finished " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Finished -c Finished" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 20:21:53 2012 " "Info: Processing ended: Fri Dec 14 20:21:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 20:21:54 2012 " "Info: Processing started: Fri Dec 14 20:21:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Finished -c Finished --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Finished -c Finished --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[0\] " "Warning: Node \"textbox:u3\|answer\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[2\] " "Warning: Node \"textbox:u3\|answer\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[4\] " "Warning: Node \"textbox:u3\|level\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[5\] " "Warning: Node \"textbox:u3\|answer\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[6\] " "Warning: Node \"textbox:u3\|level\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[0\] " "Warning: Node \"textbox:u3\|code\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[0\] " "Warning: Node \"textbox:u3\|level\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[1\] " "Warning: Node \"textbox:u3\|answer\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[1\] " "Warning: Node \"textbox:u3\|level\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[2\] " "Warning: Node \"textbox:u3\|level\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[2\] " "Warning: Node \"textbox:u3\|code\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[4\] " "Warning: Node \"textbox:u3\|answer\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[5\] " "Warning: Node \"textbox:u3\|level\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[5\] " "Warning: Node \"textbox:u3\|code\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[6\] " "Warning: Node \"textbox:u3\|answer\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[0\] " "Warning: Node \"textbox:u3\|code\[7\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[0\] " "Warning: Node \"textbox:u3\|level\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[1\] " "Warning: Node \"textbox:u3\|level\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[1\] " "Warning: Node \"textbox:u3\|code\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[2\] " "Warning: Node \"textbox:u3\|code\[7\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[4\] " "Warning: Node \"textbox:u3\|code\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[4\] " "Warning: Node \"textbox:u3\|level\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[4\] " "Warning: Node \"textbox:u3\|code\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[5\] " "Warning: Node \"textbox:u3\|code\[7\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[6\] " "Warning: Node \"textbox:u3\|level\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[6\] " "Warning: Node \"textbox:u3\|code\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[6\] " "Warning: Node \"textbox:u3\|code\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[0\] " "Warning: Node \"textbox:u3\|code\[5\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[0\] " "Warning: Node \"textbox:u3\|code\[6\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[0\] " "Warning: Node \"textbox:u3\|answer\[7\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[0\] " "Warning: Node \"textbox:u3\|answer\[5\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[0\] " "Warning: Node \"textbox:u3\|code\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[0\] " "Warning: Node \"textbox:u3\|answer\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[0\] " "Warning: Node \"textbox:u3\|level\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[0\] " "Warning: Node \"textbox:u3\|level\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[0\] " "Warning: Node \"textbox:u3\|code\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[0\] " "Warning: Node \"textbox:u3\|answer\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[0\] " "Warning: Node \"textbox:u3\|answer\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[0\] " "Warning: Node \"textbox:u3\|code\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[1\] " "Warning: Node \"textbox:u3\|code\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[1\] " "Warning: Node \"textbox:u3\|answer\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[1\] " "Warning: Node \"textbox:u3\|code\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[1\] " "Warning: Node \"textbox:u3\|answer\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[1\] " "Warning: Node \"textbox:u3\|level\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[1\] " "Warning: Node \"textbox:u3\|code\[7\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[1\] " "Warning: Node \"textbox:u3\|code\[5\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[1\] " "Warning: Node \"textbox:u3\|answer\[7\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[1\] " "Warning: Node \"textbox:u3\|answer\[5\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[2\] " "Warning: Node \"textbox:u3\|code\[5\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[2\] " "Warning: Node \"textbox:u3\|code\[6\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[2\] " "Warning: Node \"textbox:u3\|answer\[7\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[2\] " "Warning: Node \"textbox:u3\|answer\[5\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[2\] " "Warning: Node \"textbox:u3\|level\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[2\] " "Warning: Node \"textbox:u3\|answer\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[2\] " "Warning: Node \"textbox:u3\|code\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[2\] " "Warning: Node \"textbox:u3\|code\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[2\] " "Warning: Node \"textbox:u3\|answer\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[2\] " "Warning: Node \"textbox:u3\|code\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[2\] " "Warning: Node \"textbox:u3\|answer\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[2\] " "Warning: Node \"textbox:u3\|level\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[2\] " "Warning: Node \"textbox:u3\|level\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[4\] " "Warning: Node \"textbox:u3\|answer\[5\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[4\] " "Warning: Node \"textbox:u3\|answer\[7\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[4\] " "Warning: Node \"textbox:u3\|code\[5\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[4\] " "Warning: Node \"textbox:u3\|code\[7\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[4\] " "Warning: Node \"textbox:u3\|code\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[4\] " "Warning: Node \"textbox:u3\|answer\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[4\] " "Warning: Node \"textbox:u3\|level\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[5\] " "Warning: Node \"textbox:u3\|code\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[5\] " "Warning: Node \"textbox:u3\|answer\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[5\] " "Warning: Node \"textbox:u3\|code\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[5\] " "Warning: Node \"textbox:u3\|answer\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[5\] " "Warning: Node \"textbox:u3\|level\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[5\] " "Warning: Node \"textbox:u3\|level\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[5\] " "Warning: Node \"textbox:u3\|answer\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[5\] " "Warning: Node \"textbox:u3\|code\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[5\] " "Warning: Node \"textbox:u3\|answer\[5\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[5\] " "Warning: Node \"textbox:u3\|answer\[7\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[5\] " "Warning: Node \"textbox:u3\|code\[6\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[5\] " "Warning: Node \"textbox:u3\|code\[5\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[6\] " "Warning: Node \"textbox:u3\|answer\[7\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[6\] " "Warning: Node \"textbox:u3\|answer\[6\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[6\] " "Warning: Node \"textbox:u3\|code\[7\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[6\] " "Warning: Node \"textbox:u3\|code\[5\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[6\] " "Warning: Node \"textbox:u3\|code\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[6\] " "Warning: Node \"textbox:u3\|answer\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[6\] " "Warning: Node \"textbox:u3\|level\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[6\] " "Warning: Node \"textbox:u3\|level\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[0\] " "Warning: Node \"textbox:u3\|code\[4\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[0\] " "Warning: Node \"textbox:u3\|answer\[6\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[0\] " "Warning: Node \"textbox:u3\|answer\[4\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[1\] " "Warning: Node \"textbox:u3\|code\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[1\] " "Warning: Node \"textbox:u3\|level\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[1\] " "Warning: Node \"textbox:u3\|code\[6\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[1\] " "Warning: Node \"textbox:u3\|code\[4\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[1\] " "Warning: Node \"textbox:u3\|answer\[6\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[1\] " "Warning: Node \"textbox:u3\|answer\[4\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[2\] " "Warning: Node \"textbox:u3\|code\[4\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[2\] " "Warning: Node \"textbox:u3\|answer\[4\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[2\] " "Warning: Node \"textbox:u3\|answer\[6\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[4\] " "Warning: Node \"textbox:u3\|answer\[4\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[4\] " "Warning: Node \"textbox:u3\|answer\[6\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[4\] " "Warning: Node \"textbox:u3\|code\[4\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[4\] " "Warning: Node \"textbox:u3\|code\[6\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[4\] " "Warning: Node \"textbox:u3\|code\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[4\] " "Warning: Node \"textbox:u3\|level\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[4\] " "Warning: Node \"textbox:u3\|answer\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[5\] " "Warning: Node \"textbox:u3\|level\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[5\] " "Warning: Node \"textbox:u3\|answer\[4\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[5\] " "Warning: Node \"textbox:u3\|answer\[6\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[5\] " "Warning: Node \"textbox:u3\|code\[4\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[6\] " "Warning: Node \"textbox:u3\|answer\[5\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[6\] " "Warning: Node \"textbox:u3\|answer\[4\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[6\] " "Warning: Node \"textbox:u3\|code\[6\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[6\] " "Warning: Node \"textbox:u3\|code\[4\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[6\] " "Warning: Node \"textbox:u3\|answer\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[6\] " "Warning: Node \"textbox:u3\|code\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[1\] " "Warning: Node \"textbox:u3\|answer\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[4\] " "Warning: Node \"textbox:u3\|answer\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[6\] " "Warning: Node \"textbox:u3\|answer\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[0\] " "Warning: Node \"textbox:u3\|packet\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[0\] " "Warning: Node \"textbox:u3\|second\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[1\] " "Warning: Node \"textbox:u3\|packet\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[1\] " "Warning: Node \"textbox:u3\|second\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[2\] " "Warning: Node \"textbox:u3\|packet\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[2\] " "Warning: Node \"textbox:u3\|second\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[3\] " "Warning: Node \"textbox:u3\|packet\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[3\] " "Warning: Node \"textbox:u3\|second\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[4\] " "Warning: Node \"textbox:u3\|packet\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[0\] " "Warning: Node \"textbox:u3\|first\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[5\] " "Warning: Node \"textbox:u3\|packet\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[1\] " "Warning: Node \"textbox:u3\|first\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[6\] " "Warning: Node \"textbox:u3\|packet\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[2\] " "Warning: Node \"textbox:u3\|first\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[7\] " "Warning: Node \"textbox:u3\|packet\[7\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[3\] " "Warning: Node \"textbox:u3\|first\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "72 " "Warning: Found 72 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr27~0 " "Info: Detected gated clock \"textbox:u3\|WideOr27~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr27~1 " "Info: Detected gated clock \"textbox:u3\|WideOr27~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~7 " "Info: Detected gated clock \"textbox:u3\|WideOr28~7\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~3 " "Info: Detected gated clock \"textbox:u3\|WideOr28~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr29~2 " "Info: Detected gated clock \"textbox:u3\|WideOr29~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 256 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr29~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~16 " "Info: Detected gated clock \"textbox:u3\|WideOr28~16\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr29~3 " "Info: Detected gated clock \"textbox:u3\|WideOr29~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 256 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr29~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr2~0 " "Info: Detected gated clock \"textbox:u3\|WideOr2~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~7 " "Info: Detected gated clock \"textbox:u3\|Equal0~7\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr15~0 " "Info: Detected gated clock \"textbox:u3\|WideOr15~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr12~0 " "Info: Detected gated clock \"textbox:u3\|WideOr12~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr20~0 " "Info: Detected gated clock \"textbox:u3\|WideOr20~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr2~1 " "Info: Detected gated clock \"textbox:u3\|WideOr2~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr12~1 " "Info: Detected gated clock \"textbox:u3\|WideOr12~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr12~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr10~0 " "Info: Detected gated clock \"textbox:u3\|WideOr10~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~1 " "Info: Detected gated clock \"textbox:u3\|WideOr19~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~0 " "Info: Detected gated clock \"textbox:u3\|WideOr19~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr11~1 " "Info: Detected gated clock \"textbox:u3\|WideOr11~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr0~0 " "Info: Detected gated clock \"textbox:u3\|WideOr0~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~6 " "Info: Detected gated clock \"textbox:u3\|Equal0~6\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr6~2 " "Info: Detected gated clock \"textbox:u3\|WideOr6~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~3 " "Info: Detected gated clock \"textbox:u3\|Equal0~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr24~0 " "Info: Detected gated clock \"textbox:u3\|WideOr24~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr23~0 " "Info: Detected gated clock \"textbox:u3\|WideOr23~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr17~0 " "Info: Detected gated clock \"textbox:u3\|WideOr17~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr16~0 " "Info: Detected gated clock \"textbox:u3\|WideOr16~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr25~0 " "Info: Detected gated clock \"textbox:u3\|WideOr25~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr14~0 " "Info: Detected gated clock \"textbox:u3\|WideOr14~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr22~2 " "Info: Detected gated clock \"textbox:u3\|WideOr22~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr20~1 " "Info: Detected gated clock \"textbox:u3\|WideOr20~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr8~2 " "Info: Detected gated clock \"textbox:u3\|WideOr8~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr8~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~2 " "Info: Detected gated clock \"textbox:u3\|WideOr19~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr11~0 " "Info: Detected gated clock \"textbox:u3\|WideOr11~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr18~2 " "Info: Detected gated clock \"textbox:u3\|WideOr18~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal8~0 " "Info: Detected gated clock \"textbox:u3\|Equal8~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr5~2 " "Info: Detected gated clock \"textbox:u3\|WideOr5~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr4~2 " "Info: Detected gated clock \"textbox:u3\|WideOr4~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr3~1 " "Info: Detected gated clock \"textbox:u3\|WideOr3~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr24~1 " "Info: Detected gated clock \"textbox:u3\|WideOr24~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr26~0 " "Info: Detected gated clock \"textbox:u3\|WideOr26~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal4~0 " "Info: Detected gated clock \"textbox:u3\|Equal4~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 111 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~4 " "Info: Detected gated clock \"textbox:u3\|Equal0~4\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[1\] " "Info: Detected ripple clock \"history\[1\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr7~0 " "Info: Detected gated clock \"textbox:u3\|WideOr7~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr1~0 " "Info: Detected gated clock \"textbox:u3\|WideOr1~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr13~0 " "Info: Detected gated clock \"textbox:u3\|WideOr13~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[0\] " "Info: Detected ripple clock \"counter\[0\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[6\] " "Info: Detected ripple clock \"counter\[6\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[8\] " "Info: Detected ripple clock \"counter\[8\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[7\] " "Info: Detected ripple clock \"counter\[7\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[4\] " "Info: Detected ripple clock \"counter\[4\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[3\] " "Info: Detected ripple clock \"counter\[3\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr5~3 " "Info: Detected gated clock \"textbox:u3\|WideOr5~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr18~3 " "Info: Detected gated clock \"textbox:u3\|WideOr18~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr18~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[6\] " "Info: Detected ripple clock \"history\[6\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr3~0 " "Info: Detected gated clock \"textbox:u3\|WideOr3~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[2\] " "Info: Detected ripple clock \"counter\[2\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[4\] " "Info: Detected ripple clock \"history\[4\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[2\] " "Info: Detected ripple clock \"history\[2\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[9\] " "Info: Detected ripple clock \"counter\[9\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr21~0 " "Info: Detected gated clock \"textbox:u3\|WideOr21~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~2 " "Info: Detected gated clock \"textbox:u3\|Equal0~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[5\] " "Info: Detected ripple clock \"counter\[5\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[0\] " "Info: Detected ripple clock \"history\[0\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~5 " "Info: Detected gated clock \"textbox:u3\|Equal0~5\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr9~0 " "Info: Detected gated clock \"textbox:u3\|WideOr9~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr21~1 " "Info: Detected gated clock \"textbox:u3\|WideOr21~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|clock " "Info: Detected ripple clock \"keyboard:kbd\|clock\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:kbd\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|ready_set " "Info: Detected ripple clock \"keyboard:kbd\|ready_set\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|scan_ready " "Info: Detected ripple clock \"keyboard:kbd\|scan_ready\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|scan_ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 register vga_sync:u1\|v_count\[5\] memory textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 28.35 ns " "Info: Slack time is 28.35 ns for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" between source register \"vga_sync:u1\|v_count\[5\]\" and destination memory \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.25 MHz 11.332 ns " "Info: Fmax is 88.25 MHz (period= 11.332 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.463 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.463 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.298 ns " "Info: + Latch edge is 37.298 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.066 ns + Largest " "Info: + Largest clock skew is 0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 destination 2.697 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to destination memory is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.661 ns) 2.697 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X26_Y21 2 " "Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.697 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.51 % ) " "Info: Total cell delay = 0.661 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.036 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns vga_sync:u1\|v_count\[5\] 3 REG LCFF_X31_Y24_N23 69 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 69; REG Node = 'vga_sync:u1\|v_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.113 ns - Longest register memory " "Info: - Longest register to memory delay is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:u1\|v_count\[5\] 1 REG LCFF_X31_Y24_N23 69 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 69; REG Node = 'vga_sync:u1\|v_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:u1|v_count[5] } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.416 ns) 2.442 ns textbox:u3\|Selector140~102 2 COMB LCCOMB_X37_Y20_N20 1 " "Info: 2: + IC(2.026 ns) + CELL(0.416 ns) = 2.442 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.420 ns) 3.846 ns textbox:u3\|Selector140~103 3 COMB LCCOMB_X34_Y18_N0 1 " "Info: 3: + IC(0.984 ns) + CELL(0.420 ns) = 3.846 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { textbox:u3|Selector140~102 textbox:u3|Selector140~103 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.438 ns) 5.872 ns textbox:u3\|Selector140~104 4 COMB LCCOMB_X33_Y23_N28 1 " "Info: 4: + IC(1.588 ns) + CELL(0.438 ns) = 5.872 ns; Loc. = LCCOMB_X33_Y23_N28; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { textbox:u3|Selector140~103 textbox:u3|Selector140~104 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 6.541 ns textbox:u3\|Selector140~105 5 COMB LCCOMB_X33_Y23_N24 1 " "Info: 5: + IC(0.249 ns) + CELL(0.420 ns) = 6.541 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { textbox:u3|Selector140~104 textbox:u3|Selector140~105 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 7.245 ns textbox:u3\|Selector140~106 6 COMB LCCOMB_X33_Y23_N26 1 " "Info: 6: + IC(0.267 ns) + CELL(0.437 ns) = 7.245 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { textbox:u3|Selector140~105 textbox:u3|Selector140~106 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.150 ns) 8.313 ns textbox:u3\|Selector140~107 7 COMB LCCOMB_X33_Y20_N12 1 " "Info: 7: + IC(0.918 ns) + CELL(0.150 ns) = 8.313 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { textbox:u3|Selector140~106 textbox:u3|Selector140~107 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.271 ns) 9.295 ns textbox:u3\|Selector140~108 8 COMB LCCOMB_X33_Y20_N6 4 " "Info: 8: + IC(0.711 ns) + CELL(0.271 ns) = 9.295 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 4; COMB Node = 'textbox:u3\|Selector140~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { textbox:u3|Selector140~107 textbox:u3|Selector140~108 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.142 ns) 11.113 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 9 MEM M4K_X26_Y21 2 " "Info: 9: + IC(1.676 ns) + CELL(0.142 ns) = 11.113 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 24.24 % ) " "Info: Total cell delay = 2.694 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.419 ns ( 75.76 % ) " "Info: Total interconnect delay = 8.419 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 textbox:u3|Selector140~103 textbox:u3|Selector140~104 textbox:u3|Selector140~105 textbox:u3|Selector140~106 textbox:u3|Selector140~107 textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { vga_sync:u1|v_count[5] {} textbox:u3|Selector140~102 {} textbox:u3|Selector140~103 {} textbox:u3|Selector140~104 {} textbox:u3|Selector140~105 {} textbox:u3|Selector140~106 {} textbox:u3|Selector140~107 {} textbox:u3|Selector140~108 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 2.026ns 0.984ns 1.588ns 0.249ns 0.267ns 0.918ns 0.711ns 1.676ns } { 0.000ns 0.416ns 0.420ns 0.438ns 0.420ns 0.437ns 0.150ns 0.271ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 textbox:u3|Selector140~103 textbox:u3|Selector140~104 textbox:u3|Selector140~105 textbox:u3|Selector140~106 textbox:u3|Selector140~107 textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { vga_sync:u1|v_count[5] {} textbox:u3|Selector140~102 {} textbox:u3|Selector140~103 {} textbox:u3|Selector140~104 {} textbox:u3|Selector140~105 {} textbox:u3|Selector140~106 {} textbox:u3|Selector140~107 {} textbox:u3|Selector140~108 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 2.026ns 0.984ns 1.588ns 0.249ns 0.267ns 0.918ns 0.711ns 1.676ns } { 0.000ns 0.416ns 0.420ns 0.438ns 0.420ns 0.437ns 0.150ns 0.271ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register textbox:u3\|packet\[6\] register sender:sender1\|data_o\[6\] 32.84 MHz 30.452 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 32.84 MHz between source register \"textbox:u3\|packet\[6\]\" and destination register \"sender:sender1\|data_o\[6\]\" (period= 30.452 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns + Longest register register " "Info: + Longest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textbox:u3\|packet\[6\] 1 REG LCCOMB_X41_Y23_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; REG Node = 'textbox:u3\|packet\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|packet[6] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.437 ns) 1.153 ns sender:sender1\|Selector4~0 2 COMB LCCOMB_X41_Y23_N0 1 " "Info: 2: + IC(0.716 ns) + CELL(0.437 ns) = 1.153 ns; Loc. = LCCOMB_X41_Y23_N0; Fanout = 1; COMB Node = 'sender:sender1\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.237 ns sender:sender1\|data_o\[6\] 3 REG LCFF_X41_Y23_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.237 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'sender:sender1\|data_o\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 42.12 % ) " "Info: Total cell delay = 0.521 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.716 ns ( 57.88 % ) " "Info: Total interconnect delay = 0.716 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { textbox:u3|packet[6] {} sender:sender1|Selector4~0 {} sender:sender1|data_o[6] {} } { 0.000ns 0.716ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.025 ns - Smallest " "Info: - Smallest clock skew is -14.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 321 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 321; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:sender1\|data_o\[6\] 3 REG LCFF_X41_Y23_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'sender:sender1\|data_o\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 16.696 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 16.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 10.028 ns counter\[5\] 6 REG LCFF_X34_Y21_N29 66 " "Info: 6: + IC(1.241 ns) + CELL(0.787 ns) = 10.028 ns; Loc. = LCFF_X34_Y21_N29; Fanout = 66; REG Node = 'counter\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { keyboard:kbd|scan_ready counter[5] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.420 ns) 11.484 ns textbox:u3\|WideOr28~7 7 COMB LCCOMB_X35_Y21_N6 1 " "Info: 7: + IC(1.036 ns) + CELL(0.420 ns) = 11.484 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter[5] textbox:u3|WideOr28~7 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 12.079 ns textbox:u3\|WideOr28~3 8 COMB LCCOMB_X34_Y21_N24 1 " "Info: 8: + IC(0.445 ns) + CELL(0.150 ns) = 12.079 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.275 ns) 13.264 ns textbox:u3\|WideOr28~16 9 COMB LCCOMB_X34_Y21_N26 1 " "Info: 9: + IC(0.910 ns) + CELL(0.275 ns) = 13.264 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 15.068 ns textbox:u3\|WideOr28~16clkctrl 10 COMB CLKCTRL_G14 8 " "Info: 10: + IC(1.804 ns) + CELL(0.000 ns) = 15.068 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'textbox:u3\|WideOr28~16clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.275 ns) 16.696 ns textbox:u3\|packet\[6\] 11 REG LCCOMB_X41_Y23_N6 1 " "Info: 11: + IC(1.353 ns) + CELL(0.275 ns) = 16.696 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; REG Node = 'textbox:u3\|packet\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.054 ns ( 36.26 % ) " "Info: Total cell delay = 6.054 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.642 ns ( 63.74 % ) " "Info: Total interconnect delay = 10.642 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { textbox:u3|packet[6] {} sender:sender1|Selector4~0 {} sender:sender1|data_o[6] {} } { 0.000ns 0.716ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 register vga_sync:u1\|VGA_V_SYNC register vga_sync:u1\|VGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" between source register \"vga_sync:u1\|VGA_V_SYNC\" and destination register \"vga_sync:u1\|VGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:u1\|VGA_V_SYNC 1 REG LCFF_X33_Y24_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_sync:u1\|VGA_V_SYNC~0 2 COMB LCCOMB_X33_Y24_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 1; COMB Node = 'vga_sync:u1\|VGA_V_SYNC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:u1|VGA_V_SYNC {} vga_sync:u1|VGA_V_SYNC~0 {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 destination 2.602 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.602 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:u1|VGA_V_SYNC {} vga_sync:u1|VGA_V_SYNC~0 {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "history\[4\] textbox:u3\|answer\[1\]\[5\] CLOCK_50 5.211 ns " "Info: Found hold time violation between source  pin or register \"history\[4\]\" and destination pin or register \"textbox:u3\|answer\[1\]\[5\]\" for clock \"CLOCK_50\" (Hold time is 5.211 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.487 ns + Largest " "Info: + Largest clock skew is 7.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 16.803 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 16.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 10.028 ns counter\[7\] 6 REG LCFF_X34_Y21_N5 4 " "Info: 6: + IC(1.241 ns) + CELL(0.787 ns) = 10.028 ns; Loc. = LCFF_X34_Y21_N5; Fanout = 4; REG Node = 'counter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { keyboard:kbd|scan_ready counter[7] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.398 ns) 10.960 ns textbox:u3\|Equal0~2 7 COMB LCCOMB_X34_Y21_N30 13 " "Info: 7: + IC(0.534 ns) + CELL(0.398 ns) = 10.960 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 13; COMB Node = 'textbox:u3\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { counter[7] textbox:u3|Equal0~2 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 11.701 ns textbox:u3\|Equal0~6 8 COMB LCCOMB_X35_Y21_N18 3 " "Info: 8: + IC(0.466 ns) + CELL(0.275 ns) = 11.701 ns; Loc. = LCCOMB_X35_Y21_N18; Fanout = 3; COMB Node = 'textbox:u3\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { textbox:u3|Equal0~2 textbox:u3|Equal0~6 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.420 ns) 14.699 ns textbox:u3\|WideOr20~1 9 COMB LCCOMB_X35_Y21_N8 6 " "Info: 9: + IC(2.578 ns) + CELL(0.420 ns) = 14.699 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 6; COMB Node = 'textbox:u3\|WideOr20~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { textbox:u3|Equal0~6 textbox:u3|WideOr20~1 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.275 ns) 16.803 ns textbox:u3\|answer\[1\]\[5\] 10 REG LCCOMB_X36_Y22_N30 1 " "Info: 10: + IC(1.829 ns) + CELL(0.275 ns) = 16.803 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 1; REG Node = 'textbox:u3\|answer\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.302 ns ( 37.51 % ) " "Info: Total cell delay = 6.302 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.501 ns ( 62.49 % ) " "Info: Total interconnect delay = 10.501 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.316 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 9.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.537 ns) 9.316 ns history\[4\] 6 REG LCFF_X42_Y23_N15 62 " "Info: 6: + IC(0.779 ns) + CELL(0.537 ns) = 9.316 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 62; REG Node = 'history\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.684 ns ( 50.28 % ) " "Info: Total cell delay = 4.684 ns ( 50.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 49.72 % ) " "Info: Total interconnect delay = 4.632 ns ( 49.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.026 ns - Shortest register register " "Info: - Shortest register to register delay is 2.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns history\[4\] 1 REG LCFF_X42_Y23_N15 62 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 62; REG Node = 'history\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { history[4] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.245 ns) 1.632 ns textbox:u3\|Selector74~0 2 COMB LCCOMB_X36_Y22_N6 1 " "Info: 2: + IC(1.387 ns) + CELL(0.245 ns) = 1.632 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 1; COMB Node = 'textbox:u3\|Selector74~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { history[4] textbox:u3|Selector74~0 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.026 ns textbox:u3\|answer\[1\]\[5\] 3 REG LCCOMB_X36_Y22_N30 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.026 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 1; REG Node = 'textbox:u3\|answer\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.395 ns ( 19.50 % ) " "Info: Total cell delay = 0.395 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.631 ns ( 80.50 % ) " "Info: Total interconnect delay = 1.631 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { history[4] textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.026 ns" { history[4] {} textbox:u3|Selector74~0 {} textbox:u3|answer[1][5] {} } { 0.000ns 1.387ns 0.244ns } { 0.000ns 0.245ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { history[4] textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.026 ns" { history[4] {} textbox:u3|Selector74~0 {} textbox:u3|answer[1][5] {} } { 0.000ns 1.387ns 0.244ns } { 0.000ns 0.245ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "receiver:receiver1\|CS.RECEIVER_SEND_ACK GPIO_0\[0\] CLOCK_50 4.875 ns register " "Info: tsu for register \"receiver:receiver1\|CS.RECEIVER_SEND_ACK\" (data pin = \"GPIO_0\[0\]\", clock pin = \"CLOCK_50\") is 4.875 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.577 ns + Longest pin register " "Info: + Longest pin to register delay is 7.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns GPIO_0\[0\] 1 PIN PIN_D25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 3; PIN Node = 'GPIO_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.757 ns) + CELL(0.150 ns) 6.779 ns receiver:receiver1\|Selector2~0 2 COMB LCCOMB_X41_Y24_N6 1 " "Info: 2: + IC(5.757 ns) + CELL(0.150 ns) = 6.779 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 1; COMB Node = 'receiver:receiver1\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 7.493 ns receiver:receiver1\|Selector2~1 3 COMB LCCOMB_X41_Y24_N12 1 " "Info: 3: + IC(0.276 ns) + CELL(0.438 ns) = 7.493 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'receiver:receiver1\|Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.577 ns receiver:receiver1\|CS.RECEIVER_SEND_ACK 4 REG LCFF_X41_Y24_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.577 ns; Loc. = LCFF_X41_Y24_N13; Fanout = 3; REG Node = 'receiver:receiver1\|CS.RECEIVER_SEND_ACK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.544 ns ( 20.38 % ) " "Info: Total cell delay = 1.544 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.033 ns ( 79.62 % ) " "Info: Total interconnect delay = 6.033 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} receiver:receiver1|Selector2~0 {} receiver:receiver1|Selector2~1 {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 5.757ns 0.276ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 321 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 321; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns receiver:receiver1\|CS.RECEIVER_SEND_ACK 3 REG LCFF_X41_Y24_N13 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X41_Y24_N13; Fanout = 3; REG Node = 'receiver:receiver1\|CS.RECEIVER_SEND_ACK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} receiver:receiver1|Selector2~0 {} receiver:receiver1|Selector2~1 {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 5.757ns 0.276ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_G\[0\] textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 12.658 ns memory " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_G\[0\]\" through memory \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0\" is 12.658 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 158 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.694 ns + Longest memory " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source memory is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.694 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 3 MEM M4K_X26_Y22 2 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.694 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.54 % ) " "Info: Total cell delay = 0.661 ns ( 24.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 75.46 % ) " "Info: Total interconnect delay = 2.033 ns ( 75.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.139 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 1 MEM M4K_X26_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.438 ns) 4.901 ns textbox:u3\|Mux0~0 3 COMB LCCOMB_X34_Y24_N24 1 " "Info: 3: + IC(1.470 ns) + CELL(0.438 ns) = 4.901 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 1; COMB Node = 'textbox:u3\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 465 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.275 ns) 5.846 ns textbox:u3\|Mux0~1 4 COMB LCCOMB_X33_Y24_N4 1 " "Info: 4: + IC(0.670 ns) + CELL(0.275 ns) = 5.846 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'textbox:u3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { textbox:u3|Mux0~0 textbox:u3|Mux0~1 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 465 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 6.748 ns vga_sync:u1\|VGA_G\[0\]~0 5 COMB LCCOMB_X32_Y24_N4 1 " "Info: 5: + IC(0.464 ns) + CELL(0.438 ns) = 6.748 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 1; COMB Node = 'vga_sync:u1\|VGA_G\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 7.275 ns vga_sync:u1\|VGA_G\[0\]~1 6 COMB LCCOMB_X32_Y24_N14 4 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 7.275 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 4; COMB Node = 'vga_sync:u1\|VGA_G\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(2.798 ns) 12.139 ns VGA_G\[0\] 7 PIN PIN_B9 0 " "Info: 7: + IC(2.066 ns) + CELL(2.798 ns) = 12.139 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'VGA_G\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.864 ns" { vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.217 ns ( 59.45 % ) " "Info: Total cell delay = 7.217 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 40.55 % ) " "Info: Total interconnect delay = 4.922 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] {} textbox:u3|Mux0~0 {} textbox:u3|Mux0~1 {} vga_sync:u1|VGA_G[0]~0 {} vga_sync:u1|VGA_G[0]~1 {} VGA_G[0] {} } { 0.000ns 0.000ns 1.470ns 0.670ns 0.464ns 0.252ns 2.066ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] {} textbox:u3|Mux0~0 {} textbox:u3|Mux0~1 {} vga_sync:u1|VGA_G[0]~0 {} vga_sync:u1|VGA_G[0]~1 {} VGA_G[0] {} } { 0.000ns 0.000ns 1.470ns 0.670ns 0.464ns 0.252ns 2.066ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:kbd\|shiftin\[8\] PS2_DAT CLOCK_50 1.288 ns register " "Info: th for register \"keyboard:kbd\|shiftin\[8\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 1.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.068 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.000 ns) 6.496 ns keyboard:kbd\|keyboard_clk_filtered~clkctrl 4 COMB CLKCTRL_G4 22 " "Info: 4: + IC(1.627 ns) + CELL(0.000 ns) = 6.496 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'keyboard:kbd\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 8.068 ns keyboard:kbd\|shiftin\[8\] 5 REG LCFF_X43_Y17_N7 1 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 8.068 ns; Loc. = LCFF_X43_Y17_N7; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 38.55 % ) " "Info: Total cell delay = 3.110 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 61.45 % ) " "Info: Total interconnect delay = 4.958 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 1.627ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.046 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.931 ns) + CELL(0.149 ns) 6.962 ns keyboard:kbd\|shiftin\[8\]~feeder 2 COMB LCCOMB_X43_Y17_N6 1 " "Info: 2: + IC(5.931 ns) + CELL(0.149 ns) = 6.962 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 1; COMB Node = 'keyboard:kbd\|shiftin\[8\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.046 ns keyboard:kbd\|shiftin\[8\] 3 REG LCFF_X43_Y17_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.046 ns; Loc. = LCFF_X43_Y17_N7; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.82 % ) " "Info: Total cell delay = 1.115 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.931 ns ( 84.18 % ) " "Info: Total interconnect delay = 5.931 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 5.931ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 1.627ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 5.931ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 189 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 20:21:56 2012 " "Info: Processing ended: Fri Dec 14 20:21:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 922 s " "Info: Quartus II Full Compilation was successful. 0 errors, 922 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
