<profile>

<section name = "Vitis HLS Report for 'rshiftWordByOctet_net_axis_64_64_11_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:13 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.539 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 66, -</column>
<column name="Register">-, -, 189, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_132">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_147">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_166">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op18_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op46_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_72_p3">and, 0, 0, 2, 1, 0</column>
<column name="sendWord_last_V_fu_194_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_rs_firstWord_1_new_0_i_phi_fu_106_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_sendWord_last_V_2_phi_fu_96_p4">13, 3, 1, 3</column>
<column name="rx_ibh2shiftFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_shift2exhFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_shift2exhFifo_din">13, 3, 128, 384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="fsmState_1">1, 0, 1, 0</column>
<column name="fsmState_1_load_reg_264">1, 0, 1, 0</column>
<column name="p_Val2_8_reg_273">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_268">64, 0, 64, 0</column>
<column name="prevWord_data_V_5">64, 0, 64, 0</column>
<column name="prevWord_keep_V_4">8, 0, 8, 0</column>
<column name="rs_firstWord_1">1, 0, 1, 0</column>
<column name="rs_firstWord_1_load_reg_285">1, 0, 1, 0</column>
<column name="sendWord_last_V_reg_299">1, 0, 1, 0</column>
<column name="tmp_117_i7_reg_294">4, 0, 4, 0</column>
<column name="tmp_i_reg_278">1, 0, 1, 0</column>
<column name="trunc_ln628_reg_289">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rshiftWordByOctet&lt;net_axis&lt;64&gt;, 64, 11&gt;, return value</column>
<column name="rx_ibh2shiftFifo_dout">in, 128, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_num_data_valid">in, 2, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_fifo_cap">in, 2, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_empty_n">in, 1, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_read">out, 1, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_shift2exhFifo_din">out, 128, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_num_data_valid">in, 2, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_fifo_cap">in, 2, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_full_n">in, 1, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_write">out, 1, ap_fifo, rx_shift2exhFifo, pointer</column>
</table>
</item>
</section>
</profile>
