#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564eaa7cd8c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x564eaa7df040 .param/l "A" 0 2 5, C4<0000000000000001>;
P_0x564eaa7df080 .param/l "B" 0 2 6, C4<0000000000000011>;
P_0x564eaa7df0c0 .param/l "C" 0 2 7, C4<0000000000000100>;
P_0x564eaa7df100 .param/l "X" 0 2 4, C4<0000000000000010>;
o0x7f7d8adb70c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564eaa804bf0_0 .net "LED", 0 0, o0x7f7d8adb70c8;  0 drivers
v0x564eaa804cb0_0 .net "Resultado", 15 0, L_0x564eaa7bb230;  1 drivers
v0x564eaa804d50_0 .var "ck", 0 0;
v0x564eaa804df0_0 .var "inicio", 0 0;
v0x564eaa804ee0_0 .var "pronto", 0 0;
v0x564eaa805020_0 .var "rst", 0 0;
S_0x564eaa7c7880 .scope module, "p" "projeto" 2 12, 3 1 0, S_0x564eaa7cd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "pronto"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 16 "X"
    .port_info 5 /INPUT 16 "A"
    .port_info 6 /INPUT 16 "B"
    .port_info 7 /INPUT 16 "C"
    .port_info 8 /OUTPUT 16 "Resultado"
    .port_info 9 /OUTPUT 1 "LED"
L_0x7f7d8ad6d0a8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564eaa803ad0_0 .net "A", 15 0, L_0x7f7d8ad6d0a8;  1 drivers
L_0x7f7d8ad6d0f0 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564eaa803bb0_0 .net "B", 15 0, L_0x7f7d8ad6d0f0;  1 drivers
L_0x7f7d8ad6d138 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564eaa803cc0_0 .net "C", 15 0, L_0x7f7d8ad6d138;  1 drivers
v0x564eaa803db0_0 .net "LED", 0 0, o0x7f7d8adb70c8;  alias, 0 drivers
v0x564eaa803e70_0 .net "Resultado", 15 0, L_0x564eaa7bb230;  alias, 1 drivers
L_0x7f7d8ad6d060 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x564eaa803f80_0 .net "X", 15 0, L_0x7f7d8ad6d060;  1 drivers
v0x564eaa804070_0 .net "ck", 0 0, v0x564eaa804d50_0;  1 drivers
v0x564eaa804160_0 .net "done", 0 0, v0x564eaa7fdfe0_0;  1 drivers
v0x564eaa804250_0 .net "h", 0 0, v0x564eaa7fe0a0_0;  1 drivers
v0x564eaa804380_0 .net "inicio", 0 0, v0x564eaa804df0_0;  1 drivers
v0x564eaa804420_0 .net "lh", 0 0, v0x564eaa7fe200_0;  1 drivers
v0x564eaa8044c0_0 .net "ls", 0 0, v0x564eaa7fe310_0;  1 drivers
v0x564eaa804560_0 .net "lx", 0 0, v0x564eaa7fe3d0_0;  1 drivers
v0x564eaa804600_0 .net "m0", 1 0, v0x564eaa7fe490_0;  1 drivers
v0x564eaa8046a0_0 .net "m1", 1 0, v0x564eaa7fe570_0;  1 drivers
v0x564eaa804760_0 .net "m2", 1 0, v0x564eaa7fe650_0;  1 drivers
v0x564eaa804820_0 .net "pronto", 0 0, v0x564eaa804ee0_0;  1 drivers
v0x564eaa8049d0_0 .net "rst", 0 0, v0x564eaa805020_0;  1 drivers
S_0x564eaa7c7b00 .scope module, "c" "controle" 3 17, 4 1 0, S_0x564eaa7c7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "pronto"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 1 "lx"
    .port_info 5 /OUTPUT 2 "m0"
    .port_info 6 /OUTPUT 2 "m1"
    .port_info 7 /OUTPUT 2 "m2"
    .port_info 8 /OUTPUT 1 "h"
    .port_info 9 /OUTPUT 1 "ls"
    .port_info 10 /OUTPUT 1 "lh"
    .port_info 11 /OUTPUT 1 "done"
P_0x564eaa7b3be0 .param/l "A" 0 4 17, C4<0000>;
P_0x564eaa7b3c20 .param/l "B" 0 4 17, C4<0001>;
P_0x564eaa7b3c60 .param/l "C" 0 4 17, C4<0010>;
P_0x564eaa7b3ca0 .param/l "D" 0 4 17, C4<0011>;
P_0x564eaa7b3ce0 .param/l "E" 0 4 17, C4<0100>;
P_0x564eaa7b3d20 .param/l "F" 0 4 17, C4<0101>;
P_0x564eaa7b3d60 .param/l "G" 0 4 17, C4<0110>;
P_0x564eaa7b3da0 .param/l "H" 0 4 17, C4<0111>;
P_0x564eaa7b3de0 .param/l "I" 0 4 17, C4<1000>;
P_0x564eaa7b3e20 .param/l "J" 0 4 17, C4<1001>;
v0x564eaa7d0910_0 .net "ck", 0 0, v0x564eaa804d50_0;  alias, 1 drivers
v0x564eaa7fdfe0_0 .var "done", 0 0;
v0x564eaa7fe0a0_0 .var "h", 0 0;
v0x564eaa7fe140_0 .net "inicio", 0 0, v0x564eaa804df0_0;  alias, 1 drivers
v0x564eaa7fe200_0 .var "lh", 0 0;
v0x564eaa7fe310_0 .var "ls", 0 0;
v0x564eaa7fe3d0_0 .var "lx", 0 0;
v0x564eaa7fe490_0 .var "m0", 1 0;
v0x564eaa7fe570_0 .var "m1", 1 0;
v0x564eaa7fe650_0 .var "m2", 1 0;
v0x564eaa7fe730_0 .net "pronto", 0 0, v0x564eaa804ee0_0;  alias, 1 drivers
v0x564eaa7fe7f0_0 .net "rst", 0 0, v0x564eaa805020_0;  alias, 1 drivers
v0x564eaa7fe8b0_0 .var "state", 1 0;
E_0x564eaa7b9380/0 .event edge, v0x564eaa7fe7f0_0;
E_0x564eaa7b9380/1 .event posedge, v0x564eaa7d0910_0;
E_0x564eaa7b9380 .event/or E_0x564eaa7b9380/0, E_0x564eaa7b9380/1;
S_0x564eaa7feb10 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x564eaa7c7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 1 "done"
    .port_info 10 /INPUT 16 "NX"
    .port_info 11 /INPUT 16 "A"
    .port_info 12 /INPUT 16 "B"
    .port_info 13 /INPUT 16 "C"
    .port_info 14 /OUTPUT 16 "Resultado"
P_0x564eaa7fecb0 .param/l "Zero" 0 5 21, C4<0000000000000000>;
L_0x564eaa7bb230 .functor BUFZ 16, v0x564eaa8014b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564eaa802630_0 .net "A", 15 0, L_0x7f7d8ad6d0a8;  alias, 1 drivers
v0x564eaa802710_0 .net "B", 15 0, L_0x7f7d8ad6d0f0;  alias, 1 drivers
v0x564eaa8027e0_0 .net "C", 15 0, L_0x7f7d8ad6d138;  alias, 1 drivers
v0x564eaa8028e0_0 .net "NX", 15 0, L_0x7f7d8ad6d060;  alias, 1 drivers
v0x564eaa8029b0_0 .net "RegH", 15 0, v0x564eaa801bd0_0;  1 drivers
v0x564eaa802aa0_0 .net "RegS", 15 0, v0x564eaa8014b0_0;  1 drivers
v0x564eaa802b40_0 .net "RegX", 15 0, v0x564eaa800d80_0;  1 drivers
v0x564eaa802c00_0 .net "Resultado", 15 0, L_0x564eaa7bb230;  alias, 1 drivers
v0x564eaa802ce0_0 .net "ck", 0 0, v0x564eaa804d50_0;  alias, 1 drivers
v0x564eaa802d80_0 .net "done", 0 0, v0x564eaa7fdfe0_0;  alias, 1 drivers
v0x564eaa802e50_0 .net "h", 0 0, v0x564eaa7fe0a0_0;  alias, 1 drivers
v0x564eaa802ef0_0 .net "lh", 0 0, v0x564eaa7fe200_0;  alias, 1 drivers
v0x564eaa802fe0_0 .net "ls", 0 0, v0x564eaa7fe310_0;  alias, 1 drivers
v0x564eaa8030d0_0 .net "lx", 0 0, v0x564eaa7fe3d0_0;  alias, 1 drivers
v0x564eaa8031c0_0 .net "m0", 1 0, v0x564eaa7fe490_0;  alias, 1 drivers
v0x564eaa8032b0_0 .net "m1", 1 0, v0x564eaa7fe570_0;  alias, 1 drivers
v0x564eaa8033a0_0 .net "m2", 1 0, v0x564eaa7fe650_0;  alias, 1 drivers
v0x564eaa8034b0_0 .net "outm0", 15 0, v0x564eaa7ff520_0;  1 drivers
v0x564eaa803570_0 .net "outm1", 15 0, v0x564eaa7ffdb0_0;  1 drivers
v0x564eaa803680_0 .net "outm2", 15 0, v0x564eaa800690_0;  1 drivers
v0x564eaa803790_0 .net "res", 15 0, L_0x564eaa8152a0;  1 drivers
v0x564eaa803850_0 .net "rst", 0 0, v0x564eaa805020_0;  alias, 1 drivers
S_0x564eaa7fef10 .scope module, "M0" "mux" 5 25, 6 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7f7d8ad6d018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564eaa7ff1a0_0 .net "a", 15 0, L_0x7f7d8ad6d018;  1 drivers
v0x564eaa7ff2a0_0 .net "b", 15 0, L_0x7f7d8ad6d0a8;  alias, 1 drivers
v0x564eaa7ff380_0 .net "c", 15 0, L_0x7f7d8ad6d0f0;  alias, 1 drivers
v0x564eaa7ff440_0 .net "d", 15 0, L_0x7f7d8ad6d138;  alias, 1 drivers
v0x564eaa7ff520_0 .var "out", 15 0;
v0x564eaa7ff650_0 .net "sel", 1 0, v0x564eaa7fe490_0;  alias, 1 drivers
E_0x564eaa7b88a0/0 .event edge, v0x564eaa7fe490_0, v0x564eaa7ff440_0, v0x564eaa7ff380_0, v0x564eaa7ff2a0_0;
E_0x564eaa7b88a0/1 .event edge, v0x564eaa7ff1a0_0;
E_0x564eaa7b88a0 .event/or E_0x564eaa7b88a0/0, E_0x564eaa7b88a0/1;
S_0x564eaa7ff7b0 .scope module, "M1" "mux" 5 26, 6 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x564eaa7ffa70_0 .net "a", 15 0, v0x564eaa7ff520_0;  alias, 1 drivers
v0x564eaa7ffb50_0 .net "b", 15 0, v0x564eaa800d80_0;  alias, 1 drivers
v0x564eaa7ffc10_0 .net "c", 15 0, v0x564eaa8014b0_0;  alias, 1 drivers
v0x564eaa7ffcd0_0 .net "d", 15 0, v0x564eaa801bd0_0;  alias, 1 drivers
v0x564eaa7ffdb0_0 .var "out", 15 0;
v0x564eaa7ffee0_0 .net "sel", 1 0, v0x564eaa7fe570_0;  alias, 1 drivers
E_0x564eaa7ba520/0 .event edge, v0x564eaa7fe570_0, v0x564eaa7ffcd0_0, v0x564eaa7ffc10_0, v0x564eaa7ffb50_0;
E_0x564eaa7ba520/1 .event edge, v0x564eaa7ff520_0;
E_0x564eaa7ba520 .event/or E_0x564eaa7ba520/0, E_0x564eaa7ba520/1;
S_0x564eaa800040 .scope module, "M2" "mux" 5 27, 6 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x564eaa800320_0 .net "a", 15 0, v0x564eaa800d80_0;  alias, 1 drivers
v0x564eaa800400_0 .net "b", 15 0, v0x564eaa7ff520_0;  alias, 1 drivers
v0x564eaa8004f0_0 .net "c", 15 0, v0x564eaa8014b0_0;  alias, 1 drivers
v0x564eaa8005c0_0 .net "d", 15 0, v0x564eaa801bd0_0;  alias, 1 drivers
v0x564eaa800690_0 .var "out", 15 0;
v0x564eaa8007a0_0 .net "sel", 1 0, v0x564eaa7fe650_0;  alias, 1 drivers
E_0x564eaa8002b0/0 .event edge, v0x564eaa7fe650_0, v0x564eaa7ffcd0_0, v0x564eaa7ffc10_0, v0x564eaa7ff520_0;
E_0x564eaa8002b0/1 .event edge, v0x564eaa7ffb50_0;
E_0x564eaa8002b0 .event/or E_0x564eaa8002b0/0, E_0x564eaa8002b0/1;
S_0x564eaa800940 .scope module, "R1" "regg" 5 23, 7 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 16 "v"
    .port_info 2 /INPUT 1 "l"
    .port_info 3 /OUTPUT 16 "r"
P_0x564eaa800b10 .param/l "Zero" 0 7 8, C4<0000000000000000>;
v0x564eaa800c90_0 .net "l", 0 0, v0x564eaa7fe3d0_0;  alias, 1 drivers
v0x564eaa800d80_0 .var "r", 15 0;
v0x564eaa800e20_0 .net "rst", 0 0, v0x564eaa805020_0;  alias, 1 drivers
v0x564eaa800ef0_0 .net "v", 15 0, L_0x7f7d8ad6d060;  alias, 1 drivers
E_0x564eaa7b9790 .event edge, v0x564eaa800ef0_0, v0x564eaa7fe3d0_0, v0x564eaa7fe7f0_0;
S_0x564eaa801040 .scope module, "R2" "regg" 5 31, 7 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 16 "v"
    .port_info 2 /INPUT 1 "l"
    .port_info 3 /OUTPUT 16 "r"
P_0x564eaa801260 .param/l "Zero" 0 7 8, C4<0000000000000000>;
v0x564eaa8013f0_0 .net "l", 0 0, v0x564eaa7fe310_0;  alias, 1 drivers
v0x564eaa8014b0_0 .var "r", 15 0;
v0x564eaa801550_0 .net "rst", 0 0, v0x564eaa805020_0;  alias, 1 drivers
v0x564eaa801640_0 .net "v", 15 0, L_0x564eaa8152a0;  alias, 1 drivers
E_0x564eaa801370 .event edge, v0x564eaa801640_0, v0x564eaa7fe310_0, v0x564eaa7fe7f0_0;
S_0x564eaa801780 .scope module, "R3" "regg" 5 32, 7 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 16 "v"
    .port_info 2 /INPUT 1 "l"
    .port_info 3 /OUTPUT 16 "r"
P_0x564eaa801950 .param/l "Zero" 0 7 8, C4<0000000000000000>;
v0x564eaa801ae0_0 .net "l", 0 0, v0x564eaa7fe200_0;  alias, 1 drivers
v0x564eaa801bd0_0 .var "r", 15 0;
v0x564eaa801c70_0 .net "rst", 0 0, v0x564eaa805020_0;  alias, 1 drivers
v0x564eaa801d10_0 .net "v", 15 0, L_0x564eaa8152a0;  alias, 1 drivers
E_0x564eaa801a60 .event edge, v0x564eaa801640_0, v0x564eaa7fe200_0, v0x564eaa7fe7f0_0;
S_0x564eaa801e70 .scope module, "U" "ula" 5 29, 8 1 0, S_0x564eaa7feb10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 16 "r"
v0x564eaa802040_0 .net *"_s1", 15 0, L_0x564eaa8150d0;  1 drivers
v0x564eaa802140_0 .net *"_s2", 15 0, L_0x564eaa815170;  1 drivers
v0x564eaa802220_0 .net "h", 0 0, v0x564eaa7fe0a0_0;  alias, 1 drivers
v0x564eaa802320_0 .net "r", 15 0, L_0x564eaa8152a0;  alias, 1 drivers
v0x564eaa802410_0 .net "v1", 15 0, v0x564eaa7ffdb0_0;  alias, 1 drivers
v0x564eaa802500_0 .net "v2", 15 0, v0x564eaa800690_0;  alias, 1 drivers
L_0x564eaa8150d0 .arith/mult 16, v0x564eaa7ffdb0_0, v0x564eaa800690_0;
L_0x564eaa815170 .arith/sum 16, v0x564eaa7ffdb0_0, v0x564eaa800690_0;
L_0x564eaa8152a0 .functor MUXZ 16, L_0x564eaa815170, L_0x564eaa8150d0, v0x564eaa7fe0a0_0, C4<>;
    .scope S_0x564eaa7c7b00;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564eaa7fe8b0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x564eaa7c7b00;
T_1 ;
    %wait E_0x564eaa7b9380;
    %load/vec4 v0x564eaa7fe7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564eaa7fe8b0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa7fe200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa7fdfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564eaa7fe8b0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564eaa800940;
T_2 ;
    %wait E_0x564eaa7b9790;
    %load/vec4 v0x564eaa800e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564eaa800d80_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x564eaa800c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x564eaa800ef0_0;
    %store/vec4 v0x564eaa800d80_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564eaa7fef10;
T_3 ;
    %wait E_0x564eaa7b88a0;
    %load/vec4 v0x564eaa7ff650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x564eaa7ff1a0_0;
    %store/vec4 v0x564eaa7ff520_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x564eaa7ff2a0_0;
    %store/vec4 v0x564eaa7ff520_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x564eaa7ff380_0;
    %store/vec4 v0x564eaa7ff520_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x564eaa7ff440_0;
    %store/vec4 v0x564eaa7ff520_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564eaa7ff7b0;
T_4 ;
    %wait E_0x564eaa7ba520;
    %load/vec4 v0x564eaa7ffee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x564eaa7ffa70_0;
    %store/vec4 v0x564eaa7ffdb0_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x564eaa7ffb50_0;
    %store/vec4 v0x564eaa7ffdb0_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x564eaa7ffc10_0;
    %store/vec4 v0x564eaa7ffdb0_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x564eaa7ffcd0_0;
    %store/vec4 v0x564eaa7ffdb0_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564eaa800040;
T_5 ;
    %wait E_0x564eaa8002b0;
    %load/vec4 v0x564eaa8007a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x564eaa800320_0;
    %store/vec4 v0x564eaa800690_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x564eaa800400_0;
    %store/vec4 v0x564eaa800690_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x564eaa8004f0_0;
    %store/vec4 v0x564eaa800690_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x564eaa8005c0_0;
    %store/vec4 v0x564eaa800690_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564eaa801040;
T_6 ;
    %wait E_0x564eaa801370;
    %load/vec4 v0x564eaa801550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564eaa8014b0_0, 0, 16;
T_6.0 ;
    %load/vec4 v0x564eaa8013f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x564eaa801640_0;
    %store/vec4 v0x564eaa8014b0_0, 0, 16;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564eaa801780;
T_7 ;
    %wait E_0x564eaa801a60;
    %load/vec4 v0x564eaa801c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564eaa801bd0_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x564eaa801ae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x564eaa801d10_0;
    %store/vec4 v0x564eaa801bd0_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564eaa7cd8c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564eaa804d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564eaa804df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564eaa804ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564eaa805020_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x564eaa7cd8c0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x564eaa804d50_0;
    %inv;
    %assign/vec4 v0x564eaa804d50_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564eaa7cd8c0;
T_10 ;
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa804df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa804ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa805020_0, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa804df0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa804df0_0, 0;
    %delay 19, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa804ee0_0, 0;
    %delay 21, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eaa804ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564eaa805020_0, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
