sim-cache: SimpleScalar/PISA Tool Set version 3.0 of March, 2023.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: /home/joshg/Documents/Rutgers/classes/comp-arch-1/Project/FinalProject/simplesim-3.0/sim-cache -redir:sim /home/joshg/Documents/Rutgers/classes/comp-arch-1/Project/FinalProject/results/ss/vc4/test-fmath_victim.txt -cache:il1 il1:32768:64:1:l -cache:dl1 dl1:16:32:1:l -cache:il2 ul2:8192:64:4:l -cache:dl2 ul2:8192:64:4:l -exp:mode victim -vc:enable 1 -vc:entries 4 -mc:enable 0 -mc:entries 4 -sb:enable 0 -sb:count 1 -sb:depth 4 -sb:degree 1 /home/joshg/Documents/Rutgers/classes/comp-arch-1/Project/FinalProject/traces/test-fmath 

sim: simulation started @ Tue Dec  9 19:25:18 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     /home/joshg/Documents/Rutgers/classes/comp-arch-1/Project/FinalProject/results/ss/vc4/test-fmath_victim.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-cache:dl1       dl1:16:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       ul2:8192:64:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32768:64:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       ul2:8192:64:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-exp:mode              victim # experiment mode (baseline, victim, miss, stream, stream_multi, victim_stream)
# -vc:enable                1 # enable victim cache on DL1 (0/1)
# -vc:entries               4 # number of entries in victim cache
# -mc:enable                0 # enable miss cache on DL1 (0/1) [stub]
# -mc:entries               4 # number of entries in miss cache [stub]
# -sb:enable                0 # enable stream buffers (0/1)
# -sb:count                 1 # number of independent stream buffers
# -sb:depth                 4 # depth (lines) per stream buffer
# -sb:degree                1 # prefetch degree per trigger

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn                  53949 # total number of instructions executed
sim_num_refs                  16387 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            53949.0000 # simulation speed (in insts/sec)
vc_lookups                     1815 # victim cache lookup count (DL1 read misses)
vc_hits                         258 # victim cache hit count
il1.accesses                  53949 # total number of accesses
il1.hits                      53357 # total number of hits
il1.misses                      592 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0110 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                    592 # total number of accesses
ul2.hits                          0 # total number of hits
ul2.misses                      592 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  16696 # total number of accesses
dl1.hits                      14881 # total number of hits
dl1.misses                     1815 # total number of misses
dl1.replacements               1799 # total number of replacements
dl1.writebacks                 1132 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1087 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1078 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0678 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                    592 # total number of accesses
ul2.hits                       2433 # total number of hits
ul2.misses                      256 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 53949 # total number of accesses
itlb.hits                     53929 # total number of hits
itlb.misses                      20 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0004 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 16696 # total number of accesses
dtlb.hits                     16686 # total number of hits
dtlb.misses                      10 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0006 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  79920 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                  12288 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   31 # total number of pages allocated
mem.page_mem                   124k # total size of memory pages allocated
mem.ptab_misses                  32 # total first level page table misses
mem.ptab_accesses            759965 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

