TimeQuest Timing Analyzer report for vga_demo
Fri Feb 05 19:02:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 29. Fast Model Hold: 'CLOCK_50'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga_demo                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                         ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                  ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; 134.59 MHz ; 134.59 MHz      ; vga_u0|mypll|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 210.08 MHz      ; CLOCK_50                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 17.085 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 32.570 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; CLOCK_50                                 ; 2.646 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
; 17.085 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.843      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.570 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.454      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.753 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.271      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.854 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.174      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.857 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.167      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.869 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.155      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.909 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.115      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 32.926 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.098      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.037 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.991      ;
; 33.051 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 6.968      ;
; 33.051 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 6.968      ;
; 33.051 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 6.968      ;
; 33.051 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 6.968      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.665 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.795 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.811 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.824 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.842 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.989 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.279      ;
; 1.104 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.370      ;
; 1.104 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.382      ;
; 1.105 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.371      ;
; 1.106 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.372      ;
; 1.118 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.394      ;
; 1.126 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.397      ;
; 1.142 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.402      ;
; 1.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.431      ;
; 1.160 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.431      ;
; 1.178 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.194 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.460      ;
; 1.207 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.228 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.525      ;
; 1.228 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.236 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.238 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.538      ;
; 1.238 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.249 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.265 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.273 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.570      ;
; 1.278 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.544      ;
; 1.279 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.280 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.580      ;
; 1.297 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.581      ;
; 1.307 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.573      ;
; 1.313 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.590      ;
; 1.315 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.574      ;
; 1.316 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.616      ;
; 1.317 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.576      ;
; 1.320 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.321 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.598      ;
; 1.333 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.602      ;
; 1.336 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.602      ;
; 1.339 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.608      ;
; 1.340 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.609      ;
; 1.350 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.358 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.617      ;
; 1.358 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.359 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.630      ;
; 1.368 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.628      ;
; 1.373 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.639      ;
; 1.376 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.635      ;
; 1.385 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.650      ;
; 1.391 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.420 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.686      ;
; 1.444 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.715      ;
; 1.444 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.478 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.744      ;
; 1.491 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.757      ;
; 1.498 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.792      ;
; 1.512 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.790      ;
; 1.531 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.796      ;
; 1.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.540 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.800      ;
; 1.549 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.562 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.828      ;
; 1.565 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.836      ;
; 1.596 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.873      ;
; 1.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.882      ;
; 1.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.867      ;
; 1.604 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.870      ;
; 1.605 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.899      ;
; 1.608 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.609 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.878      ;
; 1.609 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.875      ;
; 1.613 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.866      ;
; 1.613 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.866      ;
; 1.618 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.878      ;
; 1.618 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.878      ;
; 1.619 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.879      ;
; 1.619 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.879      ;
; 1.620 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.880      ;
; 1.621 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.898      ;
; 1.621 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.881      ;
; 1.622 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.912      ;
; 1.624 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.921      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.843      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.801  ; 1.801  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.551  ; 1.551  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.699  ; 1.699  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 5.350  ; 5.350  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 5.834  ; 5.834  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 6.200  ; 6.200  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 6.131  ; 6.131  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 6.177  ; 6.177  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 10.034 ; 10.034 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.225  ; 5.225  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.427  ; 5.427  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -7.040 ; -7.040 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -7.040 ; -7.040 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.249 ; -0.249 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.553 ; -0.553 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.249 ; -0.249 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.306 ; -0.306 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.441 ; -0.441 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.358 ; -0.358 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.718 ; -1.718 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -1.617 ; -1.617 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -1.402 ; -1.402 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -1.318 ; -1.318 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -1.382 ; -1.382 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -2.359 ; -2.359 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -2.479 ; -2.479 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -2.565 ; -2.565 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -6.655 ; -6.655 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -6.867 ; -6.867 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -4.152 ; -4.152 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -4.575 ; -4.575 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.439 ; -4.439 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.415 ; 8.415 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.405 ; 8.405 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.208 ; 8.208 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.188 ; 8.188 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.188 ; 8.188 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.414 ; 8.414 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.414 ; 8.414 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.421 ; 8.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.421 ; 8.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.381 ; 8.381 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.176 ; 8.176 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.176 ; 8.176 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.033 ; 5.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.870 ; 8.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.861 ; 8.861 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.860 ; 8.860 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.860 ; 8.860 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.870 ; 8.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.610 ; 8.610 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.569 ; 4.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.822 ; 4.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.822 ; 4.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.796 ; 4.796 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.786 ; 4.786 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.599 ; 4.599 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.569 ; 4.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.569 ; 4.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.785 ; 4.785 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.785 ; 4.785 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.242 ; 5.242 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.490 ; 5.490 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.490 ; 5.490 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.480 ; 5.480 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.480 ; 5.480 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.447 ; 5.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.467 ; 5.467 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.242 ; 5.242 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.242 ; 5.242 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.033 ; 5.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.658 ; 5.658 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.929 ; 5.929 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.928 ; 5.928 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.928 ; 5.928 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.938 ; 5.938 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.668 ; 5.668 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.658 ; 5.658 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.658 ; 5.658 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 17.543 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 36.656 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; CLOCK_50                                 ; 2.318 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.438      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.407      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.318      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.285      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.806 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.257      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.244      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.230      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.828 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.235      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.832 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.220      ;
; 36.840 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.223      ;
; 36.840 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.223      ;
; 36.840 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.223      ;
; 36.840 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.223      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.329 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.355 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.363 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.371 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.439 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.638      ;
; 0.493 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.661      ;
; 0.501 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.509 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.657      ;
; 0.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.514 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.681      ;
; 0.520 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.528 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.688      ;
; 0.531 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.692      ;
; 0.536 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.746      ;
; 0.544 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.548 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.756      ;
; 0.550 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.707      ;
; 0.555 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.561 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.773      ;
; 0.571 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.781      ;
; 0.579 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.773      ;
; 0.580 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.585 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.596 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.804      ;
; 0.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.786      ;
; 0.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.602 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.790      ;
; 0.607 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.778      ;
; 0.607 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.778      ;
; 0.614 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.762      ;
; 0.616 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.797      ;
; 0.617 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.797      ;
; 0.620 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.803      ;
; 0.637 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.808      ;
; 0.637 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.794      ;
; 0.641 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.649 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.653 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.824      ;
; 0.662 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.819      ;
; 0.665 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.868      ;
; 0.668 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.673 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.674 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.676 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.683 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.846      ;
; 0.686 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.692 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.839      ;
; 0.703 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.716 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.868      ;
; 0.717 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.727 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.921      ;
; 0.728 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.916      ;
; 0.729 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.886      ;
; 0.732 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.935      ;
; 0.733 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.913      ;
; 0.737 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.943      ;
; 0.741 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.940      ;
; 0.742 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.922      ;
; 0.744 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.932      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.892      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.892      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.886      ;
; 0.746 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.887      ;
; 0.747 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.894      ;
; 0.747 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.894      ;
; 0.748 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.895      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.438      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.831 ; 3.831 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.831 ; 3.831 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.968 ; 4.968 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.627 ; 0.627 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.523 ; 0.523 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.511 ; 0.511 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.590 ; 0.590 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.714 ; 0.714 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 2.267 ; 2.267 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 2.185 ; 2.185 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.832 ; 1.832 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 2.402 ; 2.402 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 2.316 ; 2.316 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 2.468 ; 2.468 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 2.501 ; 2.501 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.968 ; 4.968 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.886 ; 4.886 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.808 ; 2.808 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.757 ; 2.757 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.519 ; -3.519 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.519 ; -3.519 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.106  ; 0.106  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.041  ; 0.041  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.037  ; 0.037  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.529 ; -0.529 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.482 ; -0.482 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.292 ; -0.292 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.264 ; -0.264 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.300 ; -0.300 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.707 ; -0.707 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.786 ; -0.786 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.836 ; -0.836 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -3.359 ; -3.359 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -3.444 ; -3.444 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.269 ; -2.269 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.459 ; -2.459 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.397 ; -2.397 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.002 ; 4.002 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.003 ; 4.003 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.003 ; 4.003 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.727 ; 2.727 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.032 ; 4.032 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.032 ; 4.032 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.012 ; 4.012 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.222 ; 4.222 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.206 ; 4.206 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.206 ; 4.206 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.431 ; 2.431 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.421 ; 2.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.371 ; 2.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.361 ; 2.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.432 ; 2.432 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.432 ; 2.432 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.727 ; 2.727 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.737 ; 2.737 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.737 ; 2.737 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.929 ; 2.929 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.933 ; 2.933 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.799 ; 2.799 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.809 ; 2.809 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; 17.085 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                                 ; 17.085 ; 2.318 ; N/A      ; N/A     ; 7.620               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 32.570 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.801  ; 1.801  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.551  ; 1.551  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.699  ; 1.699  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 5.350  ; 5.350  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 5.834  ; 5.834  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 6.200  ; 6.200  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 6.131  ; 6.131  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 6.177  ; 6.177  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 10.034 ; 10.034 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.225  ; 5.225  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.427  ; 5.427  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.519 ; -3.519 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.519 ; -3.519 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.106  ; 0.106  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.041  ; 0.041  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.037  ; 0.037  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.529 ; -0.529 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.482 ; -0.482 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.292 ; -0.292 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.264 ; -0.264 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.300 ; -0.300 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.707 ; -0.707 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.786 ; -0.786 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.836 ; -0.836 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -3.359 ; -3.359 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -3.444 ; -3.444 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.269 ; -2.269 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.459 ; -2.459 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.397 ; -2.397 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.441 ; 8.441 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.415 ; 8.415 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.405 ; 8.405 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.208 ; 8.208 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.188 ; 8.188 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.188 ; 8.188 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.424 ; 8.424 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.414 ; 8.414 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.414 ; 8.414 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.421 ; 8.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.421 ; 8.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.381 ; 8.381 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.176 ; 8.176 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.176 ; 8.176 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.033 ; 5.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.870 ; 8.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.861 ; 8.861 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.860 ; 8.860 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.860 ; 8.860 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.870 ; 8.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.610 ; 8.610 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.431 ; 2.431 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.421 ; 2.421 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.371 ; 2.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.361 ; 2.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.432 ; 2.432 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.432 ; 2.432 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.727 ; 2.727 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.737 ; 2.737 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.737 ; 2.737 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.929 ; 2.929 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.933 ; 2.933 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.799 ; 2.799 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.809 ; 2.809 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 15       ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 15       ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 2225  ; 2225 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 664   ; 664  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 05 19:02:04 2016
Info: Command: quartus_sta vga_demo -c vga_demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 17.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.085         0.000 CLOCK_50 
    Info (332119):    32.570         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
    Info (332119):     2.646         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.543
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.543         0.000 CLOCK_50 
    Info (332119):    36.656         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Fri Feb 05 19:02:06 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


