/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P5_MASKS_H_
#define _HAVE_TRICORE_P5_MASKS_H_


/****************** Masks for P5_PDR_t **********************/
/*
   P5_PDR                "Port 5 Pad Driver Mode Register"
*/
/**********************************************************/

#define P5_PDR_MASK                     0x77777700
#define P5_PDR_PD2_MASK                 0x00000700
#define P5_PDR_PD2_SHIFT                8
#define P5_PDR_PD3_MASK                 0x00007000
#define P5_PDR_PD3_SHIFT                12
#define P5_PDR_PDASC0_MASK              0x00070000
#define P5_PDR_PDASC0_SHIFT             16
#define P5_PDR_PDASC1_MASK              0x00700000
#define P5_PDR_PDASC1_SHIFT             20
#define P5_PDR_PDMSC0_MASK              0x07000000
#define P5_PDR_PDMSC0_SHIFT             24
#define P5_PDR_PDMSC1_MASK              0x70000000
#define P5_PDR_PDMSC1_SHIFT             28




#endif /* _HAVE_TRICORE_P5_MASKS_H_ */

