// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Mon Jun 19 20:12:31 2023
// Host        : PSC-Home-Linux running 64-bit Manjaro Linux
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvu47p-fsvh2892-3-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_0_address0,
    input_0_ce0,
    input_0_q0,
    input_0_address1,
    input_0_ce1,
    input_0_q1,
    input_1_address0,
    input_1_ce0,
    input_1_q0,
    input_1_address1,
    input_1_ce1,
    input_1_q1,
    input_2_address0,
    input_2_ce0,
    input_2_q0,
    input_2_address1,
    input_2_ce1,
    input_2_q1,
    input_3_address0,
    input_3_ce0,
    input_3_q0,
    input_3_address1,
    input_3_ce1,
    input_3_q1,
    input_4_address0,
    input_4_ce0,
    input_4_q0,
    input_4_address1,
    input_4_ce1,
    input_4_q1,
    input_5_address0,
    input_5_ce0,
    input_5_q0,
    input_5_address1,
    input_5_ce1,
    input_5_q1,
    input_6_address0,
    input_6_ce0,
    input_6_q0,
    input_6_address1,
    input_6_ce1,
    input_6_q1,
    input_7_address0,
    input_7_ce0,
    input_7_q0,
    input_7_address1,
    input_7_ce1,
    input_7_q1,
    output_0_address0,
    output_0_ce0,
    output_0_we0,
    output_0_d0,
    output_0_address1,
    output_0_ce1,
    output_0_we1,
    output_0_d1,
    output_1_address0,
    output_1_ce0,
    output_1_we0,
    output_1_d0,
    output_1_address1,
    output_1_ce1,
    output_1_we1,
    output_1_d1,
    output_2_address0,
    output_2_ce0,
    output_2_we0,
    output_2_d0,
    output_2_address1,
    output_2_ce1,
    output_2_we1,
    output_2_d1,
    output_3_address0,
    output_3_ce0,
    output_3_we0,
    output_3_d0,
    output_3_address1,
    output_3_ce1,
    output_3_we1,
    output_3_d1,
    output_4_address0,
    output_4_ce0,
    output_4_we0,
    output_4_d0,
    output_4_address1,
    output_4_ce1,
    output_4_we1,
    output_4_d1,
    output_5_address0,
    output_5_ce0,
    output_5_we0,
    output_5_d0,
    output_5_address1,
    output_5_ce1,
    output_5_we1,
    output_5_d1,
    output_6_address0,
    output_6_ce0,
    output_6_we0,
    output_6_d0,
    output_6_address1,
    output_6_ce1,
    output_6_we1,
    output_6_d1,
    output_7_address0,
    output_7_ce0,
    output_7_we0,
    output_7_d0,
    output_7_address1,
    output_7_ce1,
    output_7_we1,
    output_7_d1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [2:0]input_0_address0;
  output input_0_ce0;
  input [15:0]input_0_q0;
  output [2:0]input_0_address1;
  output input_0_ce1;
  input [15:0]input_0_q1;
  output [2:0]input_1_address0;
  output input_1_ce0;
  input [15:0]input_1_q0;
  output [2:0]input_1_address1;
  output input_1_ce1;
  input [15:0]input_1_q1;
  output [2:0]input_2_address0;
  output input_2_ce0;
  input [15:0]input_2_q0;
  output [2:0]input_2_address1;
  output input_2_ce1;
  input [15:0]input_2_q1;
  output [2:0]input_3_address0;
  output input_3_ce0;
  input [15:0]input_3_q0;
  output [2:0]input_3_address1;
  output input_3_ce1;
  input [15:0]input_3_q1;
  output [2:0]input_4_address0;
  output input_4_ce0;
  input [15:0]input_4_q0;
  output [2:0]input_4_address1;
  output input_4_ce1;
  input [15:0]input_4_q1;
  output [2:0]input_5_address0;
  output input_5_ce0;
  input [15:0]input_5_q0;
  output [2:0]input_5_address1;
  output input_5_ce1;
  input [15:0]input_5_q1;
  output [2:0]input_6_address0;
  output input_6_ce0;
  input [15:0]input_6_q0;
  output [2:0]input_6_address1;
  output input_6_ce1;
  input [15:0]input_6_q1;
  output [2:0]input_7_address0;
  output input_7_ce0;
  input [15:0]input_7_q0;
  output [2:0]input_7_address1;
  output input_7_ce1;
  input [15:0]input_7_q1;
  output [2:0]output_0_address0;
  output output_0_ce0;
  output output_0_we0;
  output [15:0]output_0_d0;
  output [2:0]output_0_address1;
  output output_0_ce1;
  output output_0_we1;
  output [15:0]output_0_d1;
  output [2:0]output_1_address0;
  output output_1_ce0;
  output output_1_we0;
  output [15:0]output_1_d0;
  output [2:0]output_1_address1;
  output output_1_ce1;
  output output_1_we1;
  output [15:0]output_1_d1;
  output [2:0]output_2_address0;
  output output_2_ce0;
  output output_2_we0;
  output [15:0]output_2_d0;
  output [2:0]output_2_address1;
  output output_2_ce1;
  output output_2_we1;
  output [15:0]output_2_d1;
  output [2:0]output_3_address0;
  output output_3_ce0;
  output output_3_we0;
  output [15:0]output_3_d0;
  output [2:0]output_3_address1;
  output output_3_ce1;
  output output_3_we1;
  output [15:0]output_3_d1;
  output [2:0]output_4_address0;
  output output_4_ce0;
  output output_4_we0;
  output [15:0]output_4_d0;
  output [2:0]output_4_address1;
  output output_4_ce1;
  output output_4_we1;
  output [15:0]output_4_d1;
  output [2:0]output_5_address0;
  output output_5_ce0;
  output output_5_we0;
  output [15:0]output_5_d0;
  output [2:0]output_5_address1;
  output output_5_ce1;
  output output_5_we1;
  output [15:0]output_5_d1;
  output [2:0]output_6_address0;
  output output_6_ce0;
  output output_6_we0;
  output [15:0]output_6_d0;
  output [2:0]output_6_address1;
  output output_6_ce1;
  output output_6_we1;
  output [15:0]output_6_d1;
  output [2:0]output_7_address0;
  output output_7_ce0;
  output output_7_we0;
  output [15:0]output_7_d0;
  output [2:0]output_7_address1;
  output output_7_ce1;
  output output_7_we1;
  output [15:0]output_7_d1;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]add_ln110_1_fu_536_p2;
  wire [2:0]add_ln110_fu_518_p2;
  wire [2:0]add_ln110_reg_590;
  wire [2:0]add_ln111_1_fu_572_p2;
  wire [2:0]add_ln111_fu_554_p2;
  wire [2:0]add_ln111_reg_646;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[72] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[81] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_NS_fsm1;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire [5:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire [2:1]grp_DCT_2D_fu_410_input_7_address0;
  wire grp_DCT_2D_fu_410_n_14;
  wire grp_DCT_2D_fu_410_n_2;
  wire grp_DCT_2D_fu_410_n_256;
  wire grp_DCT_2D_fu_410_n_257;
  wire grp_DCT_2D_fu_410_n_258;
  wire grp_DCT_2D_fu_410_n_259;
  wire grp_DCT_2D_fu_410_n_260;
  wire grp_DCT_2D_fu_410_n_261;
  wire grp_DCT_2D_fu_410_n_262;
  wire grp_DCT_2D_fu_410_n_263;
  wire grp_DCT_2D_fu_410_n_264;
  wire grp_DCT_2D_fu_410_n_265;
  wire grp_DCT_2D_fu_410_n_266;
  wire grp_DCT_2D_fu_410_n_267;
  wire grp_DCT_2D_fu_410_n_268;
  wire grp_DCT_2D_fu_410_n_269;
  wire grp_DCT_2D_fu_410_n_270;
  wire grp_DCT_2D_fu_410_n_271;
  wire grp_DCT_2D_fu_410_n_272;
  wire grp_DCT_2D_fu_410_n_273;
  wire grp_DCT_2D_fu_410_n_274;
  wire grp_DCT_2D_fu_410_n_275;
  wire grp_DCT_2D_fu_410_n_276;
  wire grp_DCT_2D_fu_410_n_277;
  wire grp_DCT_2D_fu_410_n_278;
  wire grp_DCT_2D_fu_410_n_279;
  wire grp_DCT_2D_fu_410_n_280;
  wire grp_DCT_2D_fu_410_n_281;
  wire grp_DCT_2D_fu_410_n_282;
  wire grp_DCT_2D_fu_410_n_283;
  wire grp_DCT_2D_fu_410_n_284;
  wire grp_DCT_2D_fu_410_n_285;
  wire grp_DCT_2D_fu_410_n_286;
  wire grp_DCT_2D_fu_410_n_287;
  wire grp_DCT_2D_fu_410_n_288;
  wire [15:0]grp_DCT_2D_fu_410_output_0_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_1_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_2_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_3_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_4_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_5_d1;
  wire [15:0]grp_DCT_2D_fu_410_output_6_d1;
  wire [1:1]grp_DCT_2D_fu_410_output_7_address1;
  wire [15:0]grp_DCT_2D_fu_410_output_7_d1;
  wire grp_read_matrix_fu_462_ap_start_reg;
  wire grp_read_matrix_fu_462_n_16;
  wire [2:1]grp_read_matrix_fu_462_output_7_address1;
  wire \grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300 ;
  wire grp_transpose_matrix_1_fu_764_ap_ready;
  wire grp_write_matrix_fu_490_ap_start_reg;
  wire grp_write_matrix_fu_490_n_1;
  wire grp_write_matrix_fu_490_n_16;
  wire grp_write_matrix_fu_490_n_17;
  wire grp_write_matrix_fu_490_n_18;
  wire [2:1]\^input_0_address0 ;
  wire input_0_ce0;
  wire [15:0]input_0_q0;
  wire [15:0]input_0_q1;
  wire [15:0]input_1_q0;
  wire [15:0]input_1_q1;
  wire [15:0]input_2_q0;
  wire [15:0]input_2_q1;
  wire [15:0]input_3_q0;
  wire [15:0]input_3_q1;
  wire [15:0]input_4_q0;
  wire [15:0]input_4_q1;
  wire [15:0]input_5_q0;
  wire [15:0]input_5_q1;
  wire [15:0]input_6_q0;
  wire [15:0]input_6_q1;
  wire [15:0]input_7_q0;
  wire [15:0]input_7_q1;
  wire [15:0]input_buf_2d_0_q0;
  wire input_buf_2d_0_we0;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_1_U_n_16;
  wire [15:0]input_buf_2d_1_q0;
  wire input_buf_2d_1_we0;
  wire [2:0]input_buf_2d_2_address0;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_2_q0;
  wire input_buf_2d_2_we0;
  wire input_buf_2d_3_U_n_16;
  wire [15:0]input_buf_2d_3_q0;
  wire input_buf_2d_3_we0;
  wire [15:0]input_buf_2d_4_q0;
  wire input_buf_2d_4_we0;
  wire input_buf_2d_5_U_n_16;
  wire [15:0]input_buf_2d_5_q0;
  wire input_buf_2d_5_we0;
  wire [15:0]input_buf_2d_6_q0;
  wire input_buf_2d_6_we0;
  wire input_buf_2d_7_U_n_16;
  wire input_buf_2d_7_U_n_17;
  wire input_buf_2d_7_U_n_18;
  wire input_buf_2d_7_U_n_19;
  wire input_buf_2d_7_U_n_20;
  wire [2:0]input_buf_2d_7_addr_reg_630;
  wire [15:0]input_buf_2d_7_q0;
  wire input_buf_2d_7_we0;
  wire [2:1]\^output_0_address0 ;
  wire output_0_ce0;
  wire [15:0]output_0_d0;
  wire [15:0]output_0_d1;
  wire [15:0]output_1_d0;
  wire [15:0]output_1_d1;
  wire [15:0]output_2_d0;
  wire [15:0]output_2_d1;
  wire [15:0]output_3_d0;
  wire [15:0]output_3_d1;
  wire [15:0]output_4_d0;
  wire [15:0]output_4_d1;
  wire [15:0]output_5_d0;
  wire [15:0]output_5_d1;
  wire [15:0]output_6_d0;
  wire [15:0]output_6_d1;
  wire [15:0]output_7_d0;
  wire [15:0]output_7_d1;
  wire [2:0]output_buf_2d_0_address0;
  wire [2:1]output_buf_2d_0_address1;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_ce1;
  wire [15:0]output_buf_2d_0_d0;
  wire output_buf_2d_0_we0;
  wire output_buf_2d_0_we1;
  wire [15:0]output_buf_2d_1_d0;
  wire output_buf_2d_1_we0;
  wire [2:1]output_buf_2d_2_address0;
  wire [2:1]output_buf_2d_2_address1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire [15:0]output_buf_2d_2_d0;
  wire output_buf_2d_2_we0;
  wire output_buf_2d_2_we1;
  wire output_buf_2d_3_U_n_32;
  wire [15:0]output_buf_2d_3_d0;
  wire output_buf_2d_3_we0;
  wire [2:1]output_buf_2d_4_address0;
  wire [2:1]output_buf_2d_4_address1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire [15:0]output_buf_2d_4_d0;
  wire output_buf_2d_4_we0;
  wire output_buf_2d_4_we1;
  wire output_buf_2d_5_U_n_32;
  wire [15:0]output_buf_2d_5_d0;
  wire output_buf_2d_5_we0;
  wire [2:1]output_buf_2d_6_address0;
  wire [2:1]output_buf_2d_6_address1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we0;
  wire output_buf_2d_6_we1;
  wire output_buf_2d_7_U_n_33;
  wire output_buf_2d_7_U_n_34;
  wire [2:0]output_buf_2d_7_add_reg_686;
  wire output_buf_2d_7_we0;
  wire phi_ln110_1_reg_376;
  wire phi_ln110_1_reg_3760;
  wire \phi_ln110_1_reg_376_reg_n_0_[0] ;
  wire \phi_ln110_1_reg_376_reg_n_0_[1] ;
  wire \phi_ln110_1_reg_376_reg_n_0_[2] ;
  wire phi_ln110_reg_364;
  wire \phi_ln110_reg_364[2]_i_3_n_0 ;
  wire \phi_ln110_reg_364_reg_n_0_[0] ;
  wire \phi_ln110_reg_364_reg_n_0_[1] ;
  wire \phi_ln110_reg_364_reg_n_0_[2] ;
  wire phi_ln111_1_reg_399;
  wire phi_ln111_1_reg_3990;
  wire \phi_ln111_1_reg_399_reg_n_0_[0] ;
  wire \phi_ln111_1_reg_399_reg_n_0_[1] ;
  wire \phi_ln111_1_reg_399_reg_n_0_[2] ;
  wire [2:0]phi_ln111_reg_387;

  assign ap_ready = ap_done;
  assign input_0_address0[2:1] = \^input_0_address0 [2:1];
  assign input_0_address0[0] = \<const0> ;
  assign input_0_address1[2:1] = \^input_0_address0 [2:1];
  assign input_0_address1[0] = \<const1> ;
  assign input_0_ce1 = input_0_ce0;
  assign input_1_address0[2:1] = \^input_0_address0 [2:1];
  assign input_1_address0[0] = \<const0> ;
  assign input_1_address1[2:1] = \^input_0_address0 [2:1];
  assign input_1_address1[0] = \<const1> ;
  assign input_1_ce0 = input_0_ce0;
  assign input_1_ce1 = input_0_ce0;
  assign input_2_address0[2:1] = \^input_0_address0 [2:1];
  assign input_2_address0[0] = \<const0> ;
  assign input_2_address1[2:1] = \^input_0_address0 [2:1];
  assign input_2_address1[0] = \<const1> ;
  assign input_2_ce0 = input_0_ce0;
  assign input_2_ce1 = input_0_ce0;
  assign input_3_address0[2:1] = \^input_0_address0 [2:1];
  assign input_3_address0[0] = \<const0> ;
  assign input_3_address1[2:1] = \^input_0_address0 [2:1];
  assign input_3_address1[0] = \<const1> ;
  assign input_3_ce0 = input_0_ce0;
  assign input_3_ce1 = input_0_ce0;
  assign input_4_address0[2:1] = \^input_0_address0 [2:1];
  assign input_4_address0[0] = \<const0> ;
  assign input_4_address1[2:1] = \^input_0_address0 [2:1];
  assign input_4_address1[0] = \<const1> ;
  assign input_4_ce0 = input_0_ce0;
  assign input_4_ce1 = input_0_ce0;
  assign input_5_address0[2:1] = \^input_0_address0 [2:1];
  assign input_5_address0[0] = \<const0> ;
  assign input_5_address1[2:1] = \^input_0_address0 [2:1];
  assign input_5_address1[0] = \<const1> ;
  assign input_5_ce0 = input_0_ce0;
  assign input_5_ce1 = input_0_ce0;
  assign input_6_address0[2:1] = \^input_0_address0 [2:1];
  assign input_6_address0[0] = \<const0> ;
  assign input_6_address1[2:1] = \^input_0_address0 [2:1];
  assign input_6_address1[0] = \<const1> ;
  assign input_6_ce0 = input_0_ce0;
  assign input_6_ce1 = input_0_ce0;
  assign input_7_address0[2:1] = \^input_0_address0 [2:1];
  assign input_7_address0[0] = \<const0> ;
  assign input_7_address1[2:1] = \^input_0_address0 [2:1];
  assign input_7_address1[0] = \<const1> ;
  assign input_7_ce0 = input_0_ce0;
  assign input_7_ce1 = input_0_ce0;
  assign output_0_address0[2:1] = \^output_0_address0 [2:1];
  assign output_0_address0[0] = \<const0> ;
  assign output_0_address1[2:1] = \^output_0_address0 [2:1];
  assign output_0_address1[0] = \<const1> ;
  assign output_0_ce1 = output_0_ce0;
  assign output_0_we0 = output_0_ce0;
  assign output_0_we1 = output_0_ce0;
  assign output_1_address0[2:1] = \^output_0_address0 [2:1];
  assign output_1_address0[0] = \<const0> ;
  assign output_1_address1[2:1] = \^output_0_address0 [2:1];
  assign output_1_address1[0] = \<const1> ;
  assign output_1_ce0 = output_0_ce0;
  assign output_1_ce1 = output_0_ce0;
  assign output_1_we0 = output_0_ce0;
  assign output_1_we1 = output_0_ce0;
  assign output_2_address0[2:1] = \^output_0_address0 [2:1];
  assign output_2_address0[0] = \<const0> ;
  assign output_2_address1[2:1] = \^output_0_address0 [2:1];
  assign output_2_address1[0] = \<const1> ;
  assign output_2_ce0 = output_0_ce0;
  assign output_2_ce1 = output_0_ce0;
  assign output_2_we0 = output_0_ce0;
  assign output_2_we1 = output_0_ce0;
  assign output_3_address0[2:1] = \^output_0_address0 [2:1];
  assign output_3_address0[0] = \<const0> ;
  assign output_3_address1[2:1] = \^output_0_address0 [2:1];
  assign output_3_address1[0] = \<const1> ;
  assign output_3_ce0 = output_0_ce0;
  assign output_3_ce1 = output_0_ce0;
  assign output_3_we0 = output_0_ce0;
  assign output_3_we1 = output_0_ce0;
  assign output_4_address0[2:1] = \^output_0_address0 [2:1];
  assign output_4_address0[0] = \<const0> ;
  assign output_4_address1[2:1] = \^output_0_address0 [2:1];
  assign output_4_address1[0] = \<const1> ;
  assign output_4_ce0 = output_0_ce0;
  assign output_4_ce1 = output_0_ce0;
  assign output_4_we0 = output_0_ce0;
  assign output_4_we1 = output_0_ce0;
  assign output_5_address0[2:1] = \^output_0_address0 [2:1];
  assign output_5_address0[0] = \<const0> ;
  assign output_5_address1[2:1] = \^output_0_address0 [2:1];
  assign output_5_address1[0] = \<const1> ;
  assign output_5_ce0 = output_0_ce0;
  assign output_5_ce1 = output_0_ce0;
  assign output_5_we0 = output_0_ce0;
  assign output_5_we1 = output_0_ce0;
  assign output_6_address0[2:1] = \^output_0_address0 [2:1];
  assign output_6_address0[0] = \<const0> ;
  assign output_6_address1[2:1] = \^output_0_address0 [2:1];
  assign output_6_address1[0] = \<const1> ;
  assign output_6_ce0 = output_0_ce0;
  assign output_6_ce1 = output_0_ce0;
  assign output_6_we0 = output_0_ce0;
  assign output_6_we1 = output_0_ce0;
  assign output_7_address0[2:1] = \^output_0_address0 [2:1];
  assign output_7_address0[0] = \<const0> ;
  assign output_7_address1[2:1] = \^output_0_address0 [2:1];
  assign output_7_address1[0] = \<const1> ;
  assign output_7_ce0 = output_0_ce0;
  assign output_7_ce1 = output_0_ce0;
  assign output_7_we0 = output_0_ce0;
  assign output_7_we1 = output_0_ce0;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln110_reg_590[0]_i_1 
       (.I0(\phi_ln110_reg_364_reg_n_0_[0] ),
        .O(add_ln110_fu_518_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln110_reg_590[1]_i_1 
       (.I0(\phi_ln110_reg_364_reg_n_0_[0] ),
        .I1(\phi_ln110_reg_364_reg_n_0_[1] ),
        .O(add_ln110_fu_518_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln110_reg_590[2]_i_1 
       (.I0(\phi_ln110_reg_364_reg_n_0_[0] ),
        .I1(\phi_ln110_reg_364_reg_n_0_[1] ),
        .I2(\phi_ln110_reg_364_reg_n_0_[2] ),
        .O(add_ln110_fu_518_p2[2]));
  FDRE \add_ln110_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln110_fu_518_p2[0]),
        .Q(add_ln110_reg_590[0]),
        .R(1'b0));
  FDRE \add_ln110_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln110_fu_518_p2[1]),
        .Q(add_ln110_reg_590[1]),
        .R(1'b0));
  FDRE \add_ln110_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln110_fu_518_p2[2]),
        .Q(add_ln110_reg_590[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln111_reg_646[0]_i_1 
       (.I0(phi_ln111_reg_387[0]),
        .O(add_ln111_fu_554_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln111_reg_646[1]_i_1 
       (.I0(phi_ln111_reg_387[0]),
        .I1(phi_ln111_reg_387[1]),
        .O(add_ln111_fu_554_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln111_reg_646[2]_i_1 
       (.I0(phi_ln111_reg_387[2]),
        .I1(phi_ln111_reg_387[0]),
        .I2(phi_ln111_reg_387[1]),
        .O(add_ln111_fu_554_p2[2]));
  FDRE \add_ln111_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln111_fu_554_p2[0]),
        .Q(add_ln111_reg_646[0]),
        .R(1'b0));
  FDRE \add_ln111_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln111_fu_554_p2[1]),
        .Q(add_ln111_reg_646[1]),
        .R(1'b0));
  FDRE \add_ln111_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln111_fu_554_p2[2]),
        .Q(add_ln111_reg_646[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_done),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_start),
        .O(ap_NS_fsm__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_NS_fsm12_out),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(ap_start),
        .O(ap_NS_fsm__0[1]));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm[2]_i_4_n_0 ),
        .I3(\ap_CS_fsm[2]_i_5_n_0 ),
        .I4(ap_CS_fsm_state3),
        .I5(\ap_CS_fsm[2]_i_6_n_0 ),
        .O(ap_NS_fsm__0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[65] ),
        .I1(\ap_CS_fsm_reg_n_0_[68] ),
        .I2(\ap_CS_fsm_reg_n_0_[29] ),
        .I3(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[70] ),
        .I1(\ap_CS_fsm_reg_n_0_[64] ),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[58] ),
        .I4(\ap_CS_fsm[2]_i_19_n_0 ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[49] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(\ap_CS_fsm_reg_n_0_[63] ),
        .I3(\ap_CS_fsm_reg_n_0_[31] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[60] ),
        .I1(\ap_CS_fsm_reg_n_0_[21] ),
        .I2(\ap_CS_fsm_reg_n_0_[54] ),
        .I3(ap_CS_fsm_state34),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[16] ),
        .I1(ap_CS_fsm_state43),
        .I2(\ap_CS_fsm_reg_n_0_[57] ),
        .I3(\ap_CS_fsm_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[15] ),
        .I1(\ap_CS_fsm_reg_n_0_[14] ),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(ap_CS_fsm_state23),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[59] ),
        .I1(\ap_CS_fsm_reg_n_0_[62] ),
        .I2(\ap_CS_fsm_reg_n_0_[50] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[53] ),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[51] ),
        .I3(\ap_CS_fsm_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[52] ),
        .I1(\ap_CS_fsm_reg_n_0_[8] ),
        .I2(\ap_CS_fsm_reg_n_0_[69] ),
        .I3(\ap_CS_fsm_reg_n_0_[71] ),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state80),
        .I4(input_buf_2d_7_U_n_19),
        .I5(output_buf_2d_7_U_n_33),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(input_buf_2d_7_U_n_16),
        .I1(input_buf_2d_7_U_n_18),
        .I2(\ap_CS_fsm[2]_i_7_n_0 ),
        .I3(\ap_CS_fsm[2]_i_8_n_0 ),
        .I4(\ap_CS_fsm[2]_i_9_n_0 ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm[2]_i_10_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[10] ),
        .I2(\ap_CS_fsm_reg_n_0_[47] ),
        .I3(\ap_CS_fsm_reg_n_0_[28] ),
        .I4(\ap_CS_fsm_reg_n_0_[19] ),
        .I5(\ap_CS_fsm[2]_i_11_n_0 ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm[2]_i_12_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[17] ),
        .I2(ap_CS_fsm_state74),
        .I3(\ap_CS_fsm[2]_i_13_n_0 ),
        .I4(\ap_CS_fsm[2]_i_14_n_0 ),
        .I5(\ap_CS_fsm[2]_i_15_n_0 ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(ap_CS_fsm_state3),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .I2(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I3(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state47),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[72] ),
        .I1(\ap_CS_fsm_reg_n_0_[66] ),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(\ap_CS_fsm_reg_n_0_[48] ),
        .I4(\ap_CS_fsm[2]_i_16_n_0 ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[20] ),
        .I1(\ap_CS_fsm_reg_n_0_[55] ),
        .I2(ap_CS_fsm_state4),
        .I3(\ap_CS_fsm_reg_n_0_[11] ),
        .I4(\ap_CS_fsm[2]_i_17_n_0 ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(\ap_CS_fsm_reg_n_0_[56] ),
        .I2(\ap_CS_fsm_reg_n_0_[67] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm[2]_i_18_n_0 ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state5),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .I2(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .I3(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm__0[4]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(phi_ln111_reg_387[2]),
        .I1(phi_ln111_reg_387[0]),
        .I2(phi_ln111_reg_387[1]),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I2(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(\ap_CS_fsm_reg_n_0_[72] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[72] ),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(\ap_CS_fsm_reg_n_0_[81] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[81] ),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_done),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D grp_DCT_2D_fu_410
       (.A(input_buf_2d_7_q0),
        .ADDRARDADDR(output_buf_2d_2_address1[1]),
        .ADDRBWRADDR(output_buf_2d_2_address0),
        .DINADIN(grp_DCT_2D_fu_410_output_6_d1),
        .DINBDIN(output_buf_2d_3_d0),
        .DSP_ALU_INST(input_buf_2d_6_q0),
        .DSP_ALU_INST_0(input_buf_2d_4_q0),
        .DSP_ALU_INST_1(input_buf_2d_2_q0),
        .DSP_ALU_INST_2(input_buf_2d_0_q0),
        .Q({ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state28,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_0_[25] ,ap_CS_fsm_state25,ap_CS_fsm_state5,ap_CS_fsm_state3}),
        .S(input_buf_2d_1_U_n_16),
        .WEBWE(output_buf_2d_6_we0),
        .\ap_CS_fsm_reg[14]_0 (grp_DCT_2D_fu_410_input_7_address0),
        .\ap_CS_fsm_reg[27]_0 (grp_DCT_2D_fu_410_n_256),
        .\ap_CS_fsm_reg[2]_0 (output_buf_2d_4_d0),
        .\ap_CS_fsm_reg[2]_1 (output_buf_2d_5_d0),
        .\ap_CS_fsm_reg[3]_0 (grp_DCT_2D_fu_410_output_7_address1),
        .\ap_CS_fsm_reg[3]_1 (grp_DCT_2D_fu_410_n_2),
        .\ap_CS_fsm_reg[3]_2 (output_buf_2d_0_address1[1]),
        .\ap_CS_fsm_reg[3]_3 (output_buf_2d_4_address1),
        .\ap_CS_fsm_reg[4]_0 (output_buf_2d_7_we0),
        .\ap_CS_fsm_reg[4]_1 (output_buf_2d_2_we0),
        .\ap_CS_fsm_reg[4]_2 (output_buf_2d_3_we0),
        .\ap_CS_fsm_reg[4]_3 ({grp_DCT_2D_fu_410_n_257,grp_DCT_2D_fu_410_n_258,grp_DCT_2D_fu_410_n_259,grp_DCT_2D_fu_410_n_260,grp_DCT_2D_fu_410_n_261,grp_DCT_2D_fu_410_n_262,grp_DCT_2D_fu_410_n_263,grp_DCT_2D_fu_410_n_264,grp_DCT_2D_fu_410_n_265,grp_DCT_2D_fu_410_n_266,grp_DCT_2D_fu_410_n_267,grp_DCT_2D_fu_410_n_268,grp_DCT_2D_fu_410_n_269,grp_DCT_2D_fu_410_n_270,grp_DCT_2D_fu_410_n_271,grp_DCT_2D_fu_410_n_272}),
        .\ap_CS_fsm_reg[4]_4 ({grp_DCT_2D_fu_410_n_273,grp_DCT_2D_fu_410_n_274,grp_DCT_2D_fu_410_n_275,grp_DCT_2D_fu_410_n_276,grp_DCT_2D_fu_410_n_277,grp_DCT_2D_fu_410_n_278,grp_DCT_2D_fu_410_n_279,grp_DCT_2D_fu_410_n_280,grp_DCT_2D_fu_410_n_281,grp_DCT_2D_fu_410_n_282,grp_DCT_2D_fu_410_n_283,grp_DCT_2D_fu_410_n_284,grp_DCT_2D_fu_410_n_285,grp_DCT_2D_fu_410_n_286,grp_DCT_2D_fu_410_n_287,grp_DCT_2D_fu_410_n_288}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_DCT_2D_fu_410_n_14),
        .ap_rst(ap_rst),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .grp_transpose_matrix_1_fu_764_ap_ready(grp_transpose_matrix_1_fu_764_ap_ready),
        .input_6_load_13_reg_18300(\grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300 ),
        .\input_6_load_9_reg_1630_reg[15] (output_buf_2d_2_d0),
        .\input_7_load_10_reg_1645_reg[15] (grp_DCT_2D_fu_410_output_3_d1),
        .\input_7_load_11_reg_1735_reg[15] (grp_DCT_2D_fu_410_output_4_d1),
        .\input_7_load_12_reg_1745_reg[15] (grp_DCT_2D_fu_410_output_5_d1),
        .\input_7_load_14_reg_1845_reg[15] (grp_DCT_2D_fu_410_output_7_d1),
        .\input_7_load_8_reg_1545_reg[15] (grp_DCT_2D_fu_410_output_1_d1),
        .\input_7_load_9_reg_1635_reg[15] (grp_DCT_2D_fu_410_output_2_d1),
        .\input_7_load_reg_1535_reg[15] (grp_DCT_2D_fu_410_output_0_d1),
        .\input_buf_2d_0_addr_reg_595_reg[0] (input_buf_2d_2_address0[0]),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .\output_buf_2d_0_add_reg_651_reg[2] (output_buf_2d_0_address0[2:1]),
        .\output_buf_2d_0_add_reg_651_reg[2]_0 (output_buf_2d_4_address0),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .p_i_17(input_buf_2d_3_U_n_16),
        .p_i_29(input_buf_2d_5_q0),
        .p_i_37(input_buf_2d_7_U_n_20),
        .p_i_5(input_buf_2d_5_U_n_16),
        .p_i_57(input_buf_2d_3_q0),
        .p_i_9(input_buf_2d_1_q0),
        .\phi_ln111_1_reg_399_reg[1] (output_buf_2d_0_we0),
        .\phi_ln111_1_reg_399_reg[1]_0 (output_buf_2d_1_we0),
        .\phi_ln111_1_reg_399_reg[1]_1 (output_buf_2d_4_we0),
        .\phi_ln111_1_reg_399_reg[1]_2 (output_buf_2d_5_we0),
        .ram_reg_bram_0(input_buf_2d_7_U_n_17),
        .ram_reg_bram_0_0({\phi_ln111_1_reg_399_reg_n_0_[2] ,\phi_ln111_1_reg_399_reg_n_0_[1] ,\phi_ln111_1_reg_399_reg_n_0_[0] }),
        .ram_reg_bram_0_1(output_buf_2d_7_U_n_34),
        .ram_reg_bram_0_10(input_buf_2d_7_addr_reg_630[0]),
        .ram_reg_bram_0_11(input_buf_2d_7_U_n_16),
        .ram_reg_bram_0_2(output_buf_2d_7_U_n_33),
        .ram_reg_bram_0_3(grp_write_matrix_fu_490_n_1),
        .ram_reg_bram_0_4(output_buf_2d_3_U_n_32),
        .ram_reg_bram_0_5(output_buf_2d_7_add_reg_686[2:1]),
        .ram_reg_bram_0_6(grp_write_matrix_fu_490_n_17),
        .ram_reg_bram_0_7(grp_write_matrix_fu_490_n_16),
        .ram_reg_bram_0_8(output_buf_2d_5_U_n_32),
        .ram_reg_bram_0_9({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .\reg_1386_reg[15] (output_buf_2d_0_d0),
        .\reg_1414_reg[15] (output_buf_2d_1_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_DCT_2D_fu_410_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_2D_fu_410_n_256),
        .Q(grp_DCT_2D_fu_410_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix grp_read_matrix_fu_462
       (.ADDRARDADDR(input_buf_2d_2_address0[2:1]),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(input_buf_2d_7_addr_reg_630[2:1]),
        .WEA(input_buf_2d_0_we0),
        .\ap_CS_fsm_reg[22] (grp_read_matrix_fu_462_n_16),
        .\ap_CS_fsm_reg[2]_0 (input_buf_2d_2_we0),
        .\ap_CS_fsm_reg[2]_1 (input_buf_2d_3_we0),
        .\ap_CS_fsm_reg[2]_2 (input_buf_2d_6_we0),
        .\ap_CS_fsm_reg[2]_3 (input_buf_2d_7_we0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_read_matrix_fu_462_ap_start_reg(grp_read_matrix_fu_462_ap_start_reg),
        .grp_read_matrix_fu_462_ap_start_reg_reg({ap_CS_fsm_state23,ap_CS_fsm_state3}),
        .input_0_address0(\^input_0_address0 ),
        .input_0_ce0(input_0_ce0),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .\phi_ln110_1_reg_376_reg[1] (input_buf_2d_1_we0),
        .\phi_ln110_1_reg_376_reg[1]_0 (input_buf_2d_4_we0),
        .\phi_ln110_1_reg_376_reg[1]_1 (input_buf_2d_5_we0),
        .ram_reg_bram_0(input_buf_2d_7_U_n_16),
        .ram_reg_bram_0_0(grp_DCT_2D_fu_410_input_7_address0),
        .ram_reg_bram_0_1({\phi_ln110_1_reg_376_reg_n_0_[2] ,\phi_ln110_1_reg_376_reg_n_0_[1] ,\phi_ln110_1_reg_376_reg_n_0_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    grp_read_matrix_fu_462_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_matrix_fu_462_n_16),
        .Q(grp_read_matrix_fu_462_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix grp_write_matrix_fu_490
       (.ADDRARDADDR(output_buf_2d_6_address1),
        .ADDRBWRADDR(output_buf_2d_6_address0),
        .Q(output_buf_2d_7_add_reg_686[2:1]),
        .\ap_CS_fsm_reg[1]_0 (grp_write_matrix_fu_490_n_1),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .\ap_CS_fsm_reg[3]_1 (output_buf_2d_0_address1[2]),
        .\ap_CS_fsm_reg[3]_2 (output_buf_2d_2_address1[2]),
        .\ap_CS_fsm_reg[3]_3 (grp_write_matrix_fu_490_n_16),
        .\ap_CS_fsm_reg[3]_4 (grp_write_matrix_fu_490_n_17),
        .\ap_CS_fsm_reg[79] (grp_write_matrix_fu_490_n_18),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_transpose_matrix_1_fu_764_ap_ready(grp_transpose_matrix_1_fu_764_ap_ready),
        .grp_write_matrix_fu_490_ap_start_reg(grp_write_matrix_fu_490_ap_start_reg),
        .grp_write_matrix_fu_490_ap_start_reg_reg({ap_CS_fsm_state80,ap_CS_fsm_state5}),
        .input_6_load_13_reg_18300(\grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300 ),
        .output_0_address0(\^output_0_address0 ),
        .output_0_ce0(output_0_ce0),
        .output_buf_2d_0_ce1(output_buf_2d_0_ce1),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .output_buf_2d_2_ce0(output_buf_2d_2_ce0),
        .output_buf_2d_2_ce1(output_buf_2d_2_ce1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .output_buf_2d_4_ce0(output_buf_2d_4_ce0),
        .output_buf_2d_4_ce1(output_buf_2d_4_ce1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .output_buf_2d_6_ce0(output_buf_2d_6_ce0),
        .output_buf_2d_6_ce1(output_buf_2d_6_ce1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .ram_reg_bram_0(output_buf_2d_7_U_n_33),
        .ram_reg_bram_0_0(grp_DCT_2D_fu_410_n_2),
        .ram_reg_bram_0_1(grp_DCT_2D_fu_410_n_14),
        .ram_reg_bram_0_2(grp_DCT_2D_fu_410_output_7_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_matrix_fu_490_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_matrix_fu_490_n_18),
        .Q(grp_write_matrix_fu_490_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0 input_buf_2d_0_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .WEA(input_buf_2d_0_we0),
        .ap_clk(ap_clk),
        .input_0_q0(input_0_q0),
        .input_0_q1(input_0_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0(input_buf_2d_0_q0));
  FDRE \input_buf_2d_0_addr_reg_595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\phi_ln110_reg_364_reg_n_0_[0] ),
        .Q(input_buf_2d_7_addr_reg_630[0]),
        .R(1'b0));
  FDRE \input_buf_2d_0_addr_reg_595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\phi_ln110_reg_364_reg_n_0_[1] ),
        .Q(input_buf_2d_7_addr_reg_630[1]),
        .R(1'b0));
  FDRE \input_buf_2d_0_addr_reg_595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\phi_ln110_reg_364_reg_n_0_[2] ),
        .Q(input_buf_2d_7_addr_reg_630[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0 input_buf_2d_1_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .S(input_buf_2d_1_U_n_16),
        .ap_clk(ap_clk),
        .input_1_q0(input_1_q0),
        .input_1_q1(input_1_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_9(input_buf_2d_0_q0[15]),
        .ram_reg_bram_0(input_buf_2d_1_q0),
        .ram_reg_bram_0_0(input_buf_2d_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1 input_buf_2d_2_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_2_q0(input_2_q0),
        .input_2_q1(input_2_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0(input_buf_2d_2_q0),
        .ram_reg_bram_0_0(input_buf_2d_2_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2 input_buf_2d_3_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_3_q0(input_3_q0),
        .input_3_q1(input_3_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_57(input_buf_2d_2_q0[15]),
        .ram_reg_bram_0(input_buf_2d_3_q0),
        .ram_reg_bram_0_0(input_buf_2d_3_U_n_16),
        .ram_reg_bram_0_1(input_buf_2d_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3 input_buf_2d_4_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_4_q0(input_4_q0),
        .input_4_q1(input_4_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0(input_buf_2d_4_q0),
        .ram_reg_bram_0_0(input_buf_2d_4_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4 input_buf_2d_5_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_5_q0(input_5_q0),
        .input_5_q1(input_5_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_29(input_buf_2d_4_q0[15]),
        .ram_reg_bram_0(input_buf_2d_5_q0),
        .ram_reg_bram_0_0(input_buf_2d_5_U_n_16),
        .ram_reg_bram_0_1(input_buf_2d_5_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5 input_buf_2d_6_U
       (.ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_6_q0(input_6_q0),
        .input_6_q1(input_6_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0(input_buf_2d_6_q0),
        .ram_reg_bram_0_0(input_buf_2d_6_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6 input_buf_2d_7_U
       (.A(input_buf_2d_7_q0),
        .ADDRARDADDR(input_buf_2d_2_address0),
        .ADDRBWRADDR(grp_read_matrix_fu_462_output_7_address1),
        .Q({\ap_CS_fsm_reg_n_0_[47] ,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state28,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_0_[25] ,ap_CS_fsm_state25,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[26] (input_buf_2d_7_U_n_16),
        .\ap_CS_fsm_reg[36] (input_buf_2d_7_U_n_18),
        .\ap_CS_fsm_reg[41] (input_buf_2d_7_U_n_19),
        .\ap_CS_fsm_reg[47] (input_buf_2d_7_U_n_17),
        .ap_clk(ap_clk),
        .input_7_q0(input_7_q0),
        .input_7_q1(input_7_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_77(input_buf_2d_6_q0[15]),
        .ram_reg_bram_0(input_buf_2d_7_U_n_20),
        .ram_reg_bram_0_0(input_buf_2d_7_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC output_buf_2d_0_U
       (.ADDRARDADDR(output_buf_2d_0_address1),
        .ADDRBWRADDR(output_buf_2d_0_address0),
        .ap_clk(ap_clk),
        .output_0_d0(output_0_d0),
        .output_0_d1(output_0_d1),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_0_ce1(output_buf_2d_0_ce1),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .ram_reg_bram_0(grp_DCT_2D_fu_410_output_0_d1),
        .ram_reg_bram_0_0(output_buf_2d_0_d0),
        .ram_reg_bram_0_1(output_buf_2d_0_we0));
  FDRE \output_buf_2d_0_add_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(phi_ln111_reg_387[0]),
        .Q(output_buf_2d_7_add_reg_686[0]),
        .R(1'b0));
  FDRE \output_buf_2d_0_add_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(phi_ln111_reg_387[1]),
        .Q(output_buf_2d_7_add_reg_686[1]),
        .R(1'b0));
  FDRE \output_buf_2d_0_add_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(phi_ln111_reg_387[2]),
        .Q(output_buf_2d_7_add_reg_686[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7 output_buf_2d_1_U
       (.ADDRARDADDR(output_buf_2d_0_address1),
        .ADDRBWRADDR(output_buf_2d_0_address0),
        .ap_clk(ap_clk),
        .output_1_d0(output_1_d0),
        .output_1_d1(output_1_d1),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_0_ce1(output_buf_2d_0_ce1),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .ram_reg_bram_0(grp_DCT_2D_fu_410_output_1_d1),
        .ram_reg_bram_0_0(output_buf_2d_1_d0),
        .ram_reg_bram_0_1(output_buf_2d_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8 output_buf_2d_2_U
       (.ADDRARDADDR(output_buf_2d_2_address1),
        .ADDRBWRADDR({output_buf_2d_2_address0,output_buf_2d_0_address0[0]}),
        .ap_clk(ap_clk),
        .output_2_d0(output_2_d0),
        .output_2_d1(output_2_d1),
        .output_buf_2d_2_ce0(output_buf_2d_2_ce0),
        .output_buf_2d_2_ce1(output_buf_2d_2_ce1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .ram_reg_bram_0(grp_DCT_2D_fu_410_output_2_d1),
        .ram_reg_bram_0_0(output_buf_2d_2_d0),
        .ram_reg_bram_0_1(output_buf_2d_2_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9 output_buf_2d_3_U
       (.ADDRARDADDR(output_buf_2d_2_address1),
        .ADDRBWRADDR({output_buf_2d_2_address0,output_buf_2d_0_address0[0]}),
        .DINBDIN(output_buf_2d_3_d0),
        .Q({ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75}),
        .\ap_CS_fsm_reg[76] (output_buf_2d_3_U_n_32),
        .ap_clk(ap_clk),
        .output_3_d0(output_3_d0),
        .output_3_d1(output_3_d1),
        .output_buf_2d_2_ce0(output_buf_2d_2_ce0),
        .output_buf_2d_2_ce1(output_buf_2d_2_ce1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .ram_reg_bram_0(grp_DCT_2D_fu_410_output_3_d1),
        .ram_reg_bram_0_0(output_buf_2d_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10 output_buf_2d_4_U
       (.ADDRBWRADDR({output_buf_2d_4_address0,output_buf_2d_0_address0[0]}),
        .ap_clk(ap_clk),
        .output_4_d0(output_4_d0),
        .output_4_d1(output_4_d1),
        .output_buf_2d_4_ce0(output_buf_2d_4_ce0),
        .output_buf_2d_4_ce1(output_buf_2d_4_ce1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .ram_reg_bram_0(output_buf_2d_4_address1),
        .ram_reg_bram_0_0(grp_DCT_2D_fu_410_output_4_d1),
        .ram_reg_bram_0_1(output_buf_2d_4_d0),
        .ram_reg_bram_0_2(output_buf_2d_4_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11 output_buf_2d_5_U
       (.ADDRBWRADDR({output_buf_2d_4_address0,output_buf_2d_0_address0[0]}),
        .Q({ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77}),
        .\ap_CS_fsm_reg[77] (output_buf_2d_5_U_n_32),
        .ap_clk(ap_clk),
        .output_5_d0(output_5_d0),
        .output_5_d1(output_5_d1),
        .output_buf_2d_4_ce0(output_buf_2d_4_ce0),
        .output_buf_2d_4_ce1(output_buf_2d_4_ce1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .ram_reg_bram_0(output_buf_2d_4_address1),
        .ram_reg_bram_0_0(grp_DCT_2D_fu_410_output_5_d1),
        .ram_reg_bram_0_1(output_buf_2d_5_d0),
        .ram_reg_bram_0_2(output_buf_2d_5_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12 output_buf_2d_6_U
       (.ADDRARDADDR(output_buf_2d_6_address1),
        .ADDRBWRADDR({output_buf_2d_6_address0,output_buf_2d_0_address0[0]}),
        .DINADIN(grp_DCT_2D_fu_410_output_6_d1),
        .WEBWE(output_buf_2d_6_we0),
        .ap_clk(ap_clk),
        .output_6_d0(output_6_d0),
        .output_6_d1(output_6_d1),
        .output_buf_2d_6_ce0(output_buf_2d_6_ce0),
        .output_buf_2d_6_ce1(output_buf_2d_6_ce1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .ram_reg_bram_0({grp_DCT_2D_fu_410_n_257,grp_DCT_2D_fu_410_n_258,grp_DCT_2D_fu_410_n_259,grp_DCT_2D_fu_410_n_260,grp_DCT_2D_fu_410_n_261,grp_DCT_2D_fu_410_n_262,grp_DCT_2D_fu_410_n_263,grp_DCT_2D_fu_410_n_264,grp_DCT_2D_fu_410_n_265,grp_DCT_2D_fu_410_n_266,grp_DCT_2D_fu_410_n_267,grp_DCT_2D_fu_410_n_268,grp_DCT_2D_fu_410_n_269,grp_DCT_2D_fu_410_n_270,grp_DCT_2D_fu_410_n_271,grp_DCT_2D_fu_410_n_272}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13 output_buf_2d_7_U
       (.ADDRARDADDR(output_buf_2d_6_address1),
        .ADDRBWRADDR(output_buf_2d_6_address0),
        .Q({ap_done,ap_CS_fsm_state84,ap_CS_fsm_state83,\ap_CS_fsm_reg_n_0_[81] ,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (output_buf_2d_0_address0[0]),
        .\ap_CS_fsm_reg[79] (output_buf_2d_7_U_n_34),
        .\ap_CS_fsm_reg[84] (output_buf_2d_7_U_n_33),
        .ap_clk(ap_clk),
        .output_7_d0(output_7_d0),
        .output_7_d1(output_7_d1),
        .output_buf_2d_6_ce0(output_buf_2d_6_ce0),
        .output_buf_2d_6_ce1(output_buf_2d_6_ce1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .ram_reg_bram_0(grp_DCT_2D_fu_410_output_7_d1),
        .ram_reg_bram_0_0({grp_DCT_2D_fu_410_n_273,grp_DCT_2D_fu_410_n_274,grp_DCT_2D_fu_410_n_275,grp_DCT_2D_fu_410_n_276,grp_DCT_2D_fu_410_n_277,grp_DCT_2D_fu_410_n_278,grp_DCT_2D_fu_410_n_279,grp_DCT_2D_fu_410_n_280,grp_DCT_2D_fu_410_n_281,grp_DCT_2D_fu_410_n_282,grp_DCT_2D_fu_410_n_283,grp_DCT_2D_fu_410_n_284,grp_DCT_2D_fu_410_n_285,grp_DCT_2D_fu_410_n_286,grp_DCT_2D_fu_410_n_287,grp_DCT_2D_fu_410_n_288}),
        .ram_reg_bram_0_1(output_buf_2d_7_we0),
        .ram_reg_bram_0_2(output_buf_2d_7_add_reg_686[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \phi_ln110_1_reg_376[0]_i_1 
       (.I0(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .O(add_ln110_1_fu_536_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln110_1_reg_376[1]_i_1 
       (.I0(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .O(add_ln110_1_fu_536_p2[1]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \phi_ln110_1_reg_376[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .I2(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .I3(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state3),
        .O(phi_ln110_1_reg_376));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \phi_ln110_1_reg_376[2]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I2(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .I3(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .O(phi_ln110_1_reg_3760));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \phi_ln110_1_reg_376[2]_i_3 
       (.I0(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .I2(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .O(add_ln110_1_fu_536_p2[2]));
  FDRE \phi_ln110_1_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln110_1_reg_3760),
        .D(add_ln110_1_fu_536_p2[0]),
        .Q(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .R(phi_ln110_1_reg_376));
  FDRE \phi_ln110_1_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln110_1_reg_3760),
        .D(add_ln110_1_fu_536_p2[1]),
        .Q(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .R(phi_ln110_1_reg_376));
  FDRE \phi_ln110_1_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln110_1_reg_3760),
        .D(add_ln110_1_fu_536_p2[2]),
        .Q(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .R(phi_ln110_1_reg_376));
  LUT6 #(
    .INIT(64'h8880808080808080)) 
    \phi_ln110_reg_364[2]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .I2(\phi_ln110_reg_364[2]_i_3_n_0 ),
        .I3(\phi_ln110_reg_364_reg_n_0_[2] ),
        .I4(\phi_ln110_reg_364_reg_n_0_[1] ),
        .I5(\phi_ln110_reg_364_reg_n_0_[0] ),
        .O(phi_ln110_reg_364));
  LUT4 #(
    .INIT(16'h007F)) 
    \phi_ln110_reg_364[2]_i_2 
       (.I0(\phi_ln110_reg_364_reg_n_0_[0] ),
        .I1(\phi_ln110_reg_364_reg_n_0_[1] ),
        .I2(\phi_ln110_reg_364_reg_n_0_[2] ),
        .I3(\phi_ln110_reg_364[2]_i_3_n_0 ),
        .O(ap_NS_fsm12_out));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \phi_ln110_reg_364[2]_i_3 
       (.I0(\phi_ln110_1_reg_376_reg_n_0_[1] ),
        .I1(\phi_ln110_1_reg_376_reg_n_0_[0] ),
        .I2(\phi_ln110_1_reg_376_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state3),
        .O(\phi_ln110_reg_364[2]_i_3_n_0 ));
  FDRE \phi_ln110_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln110_reg_590[0]),
        .Q(\phi_ln110_reg_364_reg_n_0_[0] ),
        .R(phi_ln110_reg_364));
  FDRE \phi_ln110_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln110_reg_590[1]),
        .Q(\phi_ln110_reg_364_reg_n_0_[1] ),
        .R(phi_ln110_reg_364));
  FDRE \phi_ln110_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln110_reg_590[2]),
        .Q(\phi_ln110_reg_364_reg_n_0_[2] ),
        .R(phi_ln110_reg_364));
  LUT1 #(
    .INIT(2'h1)) 
    \phi_ln111_1_reg_399[0]_i_1 
       (.I0(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .O(add_ln111_1_fu_572_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln111_1_reg_399[1]_i_1 
       (.I0(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .O(add_ln111_1_fu_572_p2[1]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \phi_ln111_1_reg_399[2]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .I2(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .I3(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state5),
        .O(phi_ln111_1_reg_399));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \phi_ln111_1_reg_399[2]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I2(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .I3(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .O(phi_ln111_1_reg_3990));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \phi_ln111_1_reg_399[2]_i_3 
       (.I0(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .I1(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .I2(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .O(add_ln111_1_fu_572_p2[2]));
  FDRE \phi_ln111_1_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln111_1_reg_3990),
        .D(add_ln111_1_fu_572_p2[0]),
        .Q(\phi_ln111_1_reg_399_reg_n_0_[0] ),
        .R(phi_ln111_1_reg_399));
  FDRE \phi_ln111_1_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln111_1_reg_3990),
        .D(add_ln111_1_fu_572_p2[1]),
        .Q(\phi_ln111_1_reg_399_reg_n_0_[1] ),
        .R(phi_ln111_1_reg_399));
  FDRE \phi_ln111_1_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln111_1_reg_3990),
        .D(add_ln111_1_fu_572_p2[2]),
        .Q(\phi_ln111_1_reg_399_reg_n_0_[2] ),
        .R(phi_ln111_1_reg_399));
  LUT4 #(
    .INIT(16'h0080)) 
    \phi_ln111_reg_387[2]_i_1 
       (.I0(\phi_ln110_reg_364_reg_n_0_[0] ),
        .I1(\phi_ln110_reg_364_reg_n_0_[1] ),
        .I2(\phi_ln110_reg_364_reg_n_0_[2] ),
        .I3(\phi_ln110_reg_364[2]_i_3_n_0 ),
        .O(ap_NS_fsm13_out));
  LUT4 #(
    .INIT(16'h007F)) 
    \phi_ln111_reg_387[2]_i_2 
       (.I0(phi_ln111_reg_387[2]),
        .I1(phi_ln111_reg_387[0]),
        .I2(phi_ln111_reg_387[1]),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm1));
  FDRE \phi_ln111_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln111_reg_646[0]),
        .Q(phi_ln111_reg_387[0]),
        .R(ap_NS_fsm13_out));
  FDRE \phi_ln111_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln111_reg_646[1]),
        .Q(phi_ln111_reg_387[1]),
        .R(ap_NS_fsm13_out));
  FDRE \phi_ln111_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln111_reg_646[2]),
        .Q(phi_ln111_reg_387[2]),
        .R(ap_NS_fsm13_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D
   (DCT_1D_out_buf_col_1_address0,
    \output_offset_read_reg_1203_reg[2]_0 ,
    p_0_in,
    ap_enable_reg_pp0_iter1,
    DCT_1D_out_buf_col_0_d0,
    DCT_1D_out_buf_col_1_d0,
    DCT_1D_out_buf_col_2_d0,
    DCT_1D_out_buf_col_3_d0,
    DCT_1D_out_buf_col_4_d0,
    DCT_1D_out_buf_col_5_d0,
    DCT_1D_out_buf_col_6_d0,
    DCT_1D_out_buf_col_7_d0,
    \q1_reg[0] ,
    \output_offset_read_reg_1203_reg[2]_1 ,
    Q,
    \output_offset_read_reg_1203_reg[0]_0 ,
    input_1_q0,
    S,
    input_3_q0,
    p_i_17_0,
    input_0_q0,
    input_2_q0,
    input_5_q0,
    p_i_5_0,
    input_7_q0,
    p_i_37_0,
    input_4_q0,
    input_6_q0,
    ap_clk,
    ap_rst,
    grp_DCT_1D_fu_874_ap_start_reg);
  output [0:0]DCT_1D_out_buf_col_1_address0;
  output [1:0]\output_offset_read_reg_1203_reg[2]_0 ;
  output p_0_in;
  output ap_enable_reg_pp0_iter1;
  output [15:0]DCT_1D_out_buf_col_0_d0;
  output [15:0]DCT_1D_out_buf_col_1_d0;
  output [15:0]DCT_1D_out_buf_col_2_d0;
  output [15:0]DCT_1D_out_buf_col_3_d0;
  output [15:0]DCT_1D_out_buf_col_4_d0;
  output [15:0]DCT_1D_out_buf_col_5_d0;
  output [15:0]DCT_1D_out_buf_col_6_d0;
  output [15:0]DCT_1D_out_buf_col_7_d0;
  input \q1_reg[0] ;
  input [1:0]\output_offset_read_reg_1203_reg[2]_1 ;
  input [2:0]Q;
  input \output_offset_read_reg_1203_reg[0]_0 ;
  input [15:0]input_1_q0;
  input [0:0]S;
  input [15:0]input_3_q0;
  input [0:0]p_i_17_0;
  input [15:0]input_0_q0;
  input [15:0]input_2_q0;
  input [15:0]input_5_q0;
  input [0:0]p_i_5_0;
  input [15:0]input_7_q0;
  input [0:0]p_i_37_0;
  input [15:0]input_4_q0;
  input [15:0]input_6_q0;
  input ap_clk;
  input ap_rst;
  input grp_DCT_1D_fu_874_ap_start_reg;

  wire [17:0]A;
  wire [17:0]D;
  wire [15:0]DCT_1D_out_buf_col_0_d0;
  wire [0:0]DCT_1D_out_buf_col_1_address0;
  wire [15:0]DCT_1D_out_buf_col_1_d0;
  wire [15:0]DCT_1D_out_buf_col_2_d0;
  wire [15:0]DCT_1D_out_buf_col_3_d0;
  wire [15:0]DCT_1D_out_buf_col_4_d0;
  wire [15:0]DCT_1D_out_buf_col_5_d0;
  wire [15:0]DCT_1D_out_buf_col_6_d0;
  wire [15:0]DCT_1D_out_buf_col_7_d0;
  wire DCT_mac_muladd_16cud_U132_n_0;
  wire DCT_mac_muladd_16cud_U132_n_1;
  wire DCT_mac_muladd_16cud_U132_n_10;
  wire DCT_mac_muladd_16cud_U132_n_11;
  wire DCT_mac_muladd_16cud_U132_n_12;
  wire DCT_mac_muladd_16cud_U132_n_13;
  wire DCT_mac_muladd_16cud_U132_n_14;
  wire DCT_mac_muladd_16cud_U132_n_15;
  wire DCT_mac_muladd_16cud_U132_n_16;
  wire DCT_mac_muladd_16cud_U132_n_17;
  wire DCT_mac_muladd_16cud_U132_n_18;
  wire DCT_mac_muladd_16cud_U132_n_19;
  wire DCT_mac_muladd_16cud_U132_n_2;
  wire DCT_mac_muladd_16cud_U132_n_20;
  wire DCT_mac_muladd_16cud_U132_n_21;
  wire DCT_mac_muladd_16cud_U132_n_22;
  wire DCT_mac_muladd_16cud_U132_n_23;
  wire DCT_mac_muladd_16cud_U132_n_24;
  wire DCT_mac_muladd_16cud_U132_n_25;
  wire DCT_mac_muladd_16cud_U132_n_26;
  wire DCT_mac_muladd_16cud_U132_n_27;
  wire DCT_mac_muladd_16cud_U132_n_28;
  wire DCT_mac_muladd_16cud_U132_n_3;
  wire DCT_mac_muladd_16cud_U132_n_4;
  wire DCT_mac_muladd_16cud_U132_n_5;
  wire DCT_mac_muladd_16cud_U132_n_6;
  wire DCT_mac_muladd_16cud_U132_n_7;
  wire DCT_mac_muladd_16cud_U132_n_8;
  wire DCT_mac_muladd_16cud_U132_n_9;
  wire DCT_mac_muladd_16cud_U152_n_0;
  wire DCT_mac_muladd_16cud_U152_n_1;
  wire DCT_mac_muladd_16cud_U152_n_10;
  wire DCT_mac_muladd_16cud_U152_n_11;
  wire DCT_mac_muladd_16cud_U152_n_12;
  wire DCT_mac_muladd_16cud_U152_n_13;
  wire DCT_mac_muladd_16cud_U152_n_14;
  wire DCT_mac_muladd_16cud_U152_n_15;
  wire DCT_mac_muladd_16cud_U152_n_16;
  wire DCT_mac_muladd_16cud_U152_n_17;
  wire DCT_mac_muladd_16cud_U152_n_18;
  wire DCT_mac_muladd_16cud_U152_n_19;
  wire DCT_mac_muladd_16cud_U152_n_2;
  wire DCT_mac_muladd_16cud_U152_n_20;
  wire DCT_mac_muladd_16cud_U152_n_21;
  wire DCT_mac_muladd_16cud_U152_n_22;
  wire DCT_mac_muladd_16cud_U152_n_23;
  wire DCT_mac_muladd_16cud_U152_n_24;
  wire DCT_mac_muladd_16cud_U152_n_25;
  wire DCT_mac_muladd_16cud_U152_n_26;
  wire DCT_mac_muladd_16cud_U152_n_27;
  wire DCT_mac_muladd_16cud_U152_n_28;
  wire DCT_mac_muladd_16cud_U152_n_3;
  wire DCT_mac_muladd_16cud_U152_n_4;
  wire DCT_mac_muladd_16cud_U152_n_5;
  wire DCT_mac_muladd_16cud_U152_n_6;
  wire DCT_mac_muladd_16cud_U152_n_7;
  wire DCT_mac_muladd_16cud_U152_n_8;
  wire DCT_mac_muladd_16cud_U152_n_9;
  wire DCT_mac_muladd_16cud_U156_n_0;
  wire DCT_mac_muladd_16cud_U156_n_1;
  wire DCT_mac_muladd_16cud_U156_n_10;
  wire DCT_mac_muladd_16cud_U156_n_11;
  wire DCT_mac_muladd_16cud_U156_n_12;
  wire DCT_mac_muladd_16cud_U156_n_13;
  wire DCT_mac_muladd_16cud_U156_n_14;
  wire DCT_mac_muladd_16cud_U156_n_15;
  wire DCT_mac_muladd_16cud_U156_n_16;
  wire DCT_mac_muladd_16cud_U156_n_17;
  wire DCT_mac_muladd_16cud_U156_n_18;
  wire DCT_mac_muladd_16cud_U156_n_19;
  wire DCT_mac_muladd_16cud_U156_n_2;
  wire DCT_mac_muladd_16cud_U156_n_20;
  wire DCT_mac_muladd_16cud_U156_n_21;
  wire DCT_mac_muladd_16cud_U156_n_22;
  wire DCT_mac_muladd_16cud_U156_n_23;
  wire DCT_mac_muladd_16cud_U156_n_24;
  wire DCT_mac_muladd_16cud_U156_n_25;
  wire DCT_mac_muladd_16cud_U156_n_26;
  wire DCT_mac_muladd_16cud_U156_n_27;
  wire DCT_mac_muladd_16cud_U156_n_28;
  wire DCT_mac_muladd_16cud_U156_n_3;
  wire DCT_mac_muladd_16cud_U156_n_4;
  wire DCT_mac_muladd_16cud_U156_n_5;
  wire DCT_mac_muladd_16cud_U156_n_6;
  wire DCT_mac_muladd_16cud_U156_n_7;
  wire DCT_mac_muladd_16cud_U156_n_8;
  wire DCT_mac_muladd_16cud_U156_n_9;
  wire DCT_mac_muladd_16cud_U160_n_0;
  wire DCT_mac_muladd_16cud_U160_n_1;
  wire DCT_mac_muladd_16cud_U160_n_10;
  wire DCT_mac_muladd_16cud_U160_n_11;
  wire DCT_mac_muladd_16cud_U160_n_12;
  wire DCT_mac_muladd_16cud_U160_n_13;
  wire DCT_mac_muladd_16cud_U160_n_14;
  wire DCT_mac_muladd_16cud_U160_n_15;
  wire DCT_mac_muladd_16cud_U160_n_16;
  wire DCT_mac_muladd_16cud_U160_n_17;
  wire DCT_mac_muladd_16cud_U160_n_18;
  wire DCT_mac_muladd_16cud_U160_n_19;
  wire DCT_mac_muladd_16cud_U160_n_2;
  wire DCT_mac_muladd_16cud_U160_n_20;
  wire DCT_mac_muladd_16cud_U160_n_21;
  wire DCT_mac_muladd_16cud_U160_n_22;
  wire DCT_mac_muladd_16cud_U160_n_23;
  wire DCT_mac_muladd_16cud_U160_n_24;
  wire DCT_mac_muladd_16cud_U160_n_25;
  wire DCT_mac_muladd_16cud_U160_n_26;
  wire DCT_mac_muladd_16cud_U160_n_27;
  wire DCT_mac_muladd_16cud_U160_n_28;
  wire DCT_mac_muladd_16cud_U160_n_3;
  wire DCT_mac_muladd_16cud_U160_n_4;
  wire DCT_mac_muladd_16cud_U160_n_5;
  wire DCT_mac_muladd_16cud_U160_n_6;
  wire DCT_mac_muladd_16cud_U160_n_7;
  wire DCT_mac_muladd_16cud_U160_n_8;
  wire DCT_mac_muladd_16cud_U160_n_9;
  wire DCT_mac_muladd_16cud_U164_n_0;
  wire DCT_mac_muladd_16cud_U164_n_1;
  wire DCT_mac_muladd_16cud_U164_n_10;
  wire DCT_mac_muladd_16cud_U164_n_11;
  wire DCT_mac_muladd_16cud_U164_n_12;
  wire DCT_mac_muladd_16cud_U164_n_13;
  wire DCT_mac_muladd_16cud_U164_n_14;
  wire DCT_mac_muladd_16cud_U164_n_15;
  wire DCT_mac_muladd_16cud_U164_n_16;
  wire DCT_mac_muladd_16cud_U164_n_17;
  wire DCT_mac_muladd_16cud_U164_n_18;
  wire DCT_mac_muladd_16cud_U164_n_19;
  wire DCT_mac_muladd_16cud_U164_n_2;
  wire DCT_mac_muladd_16cud_U164_n_20;
  wire DCT_mac_muladd_16cud_U164_n_21;
  wire DCT_mac_muladd_16cud_U164_n_22;
  wire DCT_mac_muladd_16cud_U164_n_23;
  wire DCT_mac_muladd_16cud_U164_n_24;
  wire DCT_mac_muladd_16cud_U164_n_25;
  wire DCT_mac_muladd_16cud_U164_n_26;
  wire DCT_mac_muladd_16cud_U164_n_27;
  wire DCT_mac_muladd_16cud_U164_n_28;
  wire DCT_mac_muladd_16cud_U164_n_3;
  wire DCT_mac_muladd_16cud_U164_n_4;
  wire DCT_mac_muladd_16cud_U164_n_5;
  wire DCT_mac_muladd_16cud_U164_n_6;
  wire DCT_mac_muladd_16cud_U164_n_7;
  wire DCT_mac_muladd_16cud_U164_n_8;
  wire DCT_mac_muladd_16cud_U164_n_9;
  wire DCT_mac_muladd_16cud_U182_n_0;
  wire DCT_mac_muladd_16cud_U182_n_1;
  wire DCT_mac_muladd_16cud_U182_n_10;
  wire DCT_mac_muladd_16cud_U182_n_11;
  wire DCT_mac_muladd_16cud_U182_n_12;
  wire DCT_mac_muladd_16cud_U182_n_13;
  wire DCT_mac_muladd_16cud_U182_n_14;
  wire DCT_mac_muladd_16cud_U182_n_15;
  wire DCT_mac_muladd_16cud_U182_n_16;
  wire DCT_mac_muladd_16cud_U182_n_17;
  wire DCT_mac_muladd_16cud_U182_n_18;
  wire DCT_mac_muladd_16cud_U182_n_19;
  wire DCT_mac_muladd_16cud_U182_n_2;
  wire DCT_mac_muladd_16cud_U182_n_20;
  wire DCT_mac_muladd_16cud_U182_n_21;
  wire DCT_mac_muladd_16cud_U182_n_22;
  wire DCT_mac_muladd_16cud_U182_n_23;
  wire DCT_mac_muladd_16cud_U182_n_24;
  wire DCT_mac_muladd_16cud_U182_n_25;
  wire DCT_mac_muladd_16cud_U182_n_26;
  wire DCT_mac_muladd_16cud_U182_n_27;
  wire DCT_mac_muladd_16cud_U182_n_28;
  wire DCT_mac_muladd_16cud_U182_n_29;
  wire DCT_mac_muladd_16cud_U182_n_3;
  wire DCT_mac_muladd_16cud_U182_n_4;
  wire DCT_mac_muladd_16cud_U182_n_5;
  wire DCT_mac_muladd_16cud_U182_n_6;
  wire DCT_mac_muladd_16cud_U182_n_7;
  wire DCT_mac_muladd_16cud_U182_n_8;
  wire DCT_mac_muladd_16cud_U182_n_9;
  wire DCT_mac_muladd_16cud_U184_n_0;
  wire DCT_mac_muladd_16cud_U184_n_1;
  wire DCT_mac_muladd_16cud_U184_n_10;
  wire DCT_mac_muladd_16cud_U184_n_11;
  wire DCT_mac_muladd_16cud_U184_n_12;
  wire DCT_mac_muladd_16cud_U184_n_13;
  wire DCT_mac_muladd_16cud_U184_n_14;
  wire DCT_mac_muladd_16cud_U184_n_15;
  wire DCT_mac_muladd_16cud_U184_n_16;
  wire DCT_mac_muladd_16cud_U184_n_17;
  wire DCT_mac_muladd_16cud_U184_n_18;
  wire DCT_mac_muladd_16cud_U184_n_19;
  wire DCT_mac_muladd_16cud_U184_n_2;
  wire DCT_mac_muladd_16cud_U184_n_20;
  wire DCT_mac_muladd_16cud_U184_n_21;
  wire DCT_mac_muladd_16cud_U184_n_22;
  wire DCT_mac_muladd_16cud_U184_n_23;
  wire DCT_mac_muladd_16cud_U184_n_24;
  wire DCT_mac_muladd_16cud_U184_n_25;
  wire DCT_mac_muladd_16cud_U184_n_26;
  wire DCT_mac_muladd_16cud_U184_n_27;
  wire DCT_mac_muladd_16cud_U184_n_28;
  wire DCT_mac_muladd_16cud_U184_n_3;
  wire DCT_mac_muladd_16cud_U184_n_4;
  wire DCT_mac_muladd_16cud_U184_n_5;
  wire DCT_mac_muladd_16cud_U184_n_6;
  wire DCT_mac_muladd_16cud_U184_n_7;
  wire DCT_mac_muladd_16cud_U184_n_8;
  wire DCT_mac_muladd_16cud_U184_n_9;
  wire DCT_mac_muladd_16fYi_U135_n_0;
  wire DCT_mac_muladd_16fYi_U135_n_1;
  wire DCT_mac_muladd_16fYi_U135_n_10;
  wire DCT_mac_muladd_16fYi_U135_n_11;
  wire DCT_mac_muladd_16fYi_U135_n_12;
  wire DCT_mac_muladd_16fYi_U135_n_13;
  wire DCT_mac_muladd_16fYi_U135_n_14;
  wire DCT_mac_muladd_16fYi_U135_n_15;
  wire DCT_mac_muladd_16fYi_U135_n_16;
  wire DCT_mac_muladd_16fYi_U135_n_17;
  wire DCT_mac_muladd_16fYi_U135_n_18;
  wire DCT_mac_muladd_16fYi_U135_n_19;
  wire DCT_mac_muladd_16fYi_U135_n_2;
  wire DCT_mac_muladd_16fYi_U135_n_20;
  wire DCT_mac_muladd_16fYi_U135_n_21;
  wire DCT_mac_muladd_16fYi_U135_n_22;
  wire DCT_mac_muladd_16fYi_U135_n_23;
  wire DCT_mac_muladd_16fYi_U135_n_24;
  wire DCT_mac_muladd_16fYi_U135_n_25;
  wire DCT_mac_muladd_16fYi_U135_n_26;
  wire DCT_mac_muladd_16fYi_U135_n_27;
  wire DCT_mac_muladd_16fYi_U135_n_28;
  wire DCT_mac_muladd_16fYi_U135_n_3;
  wire DCT_mac_muladd_16fYi_U135_n_4;
  wire DCT_mac_muladd_16fYi_U135_n_5;
  wire DCT_mac_muladd_16fYi_U135_n_6;
  wire DCT_mac_muladd_16fYi_U135_n_7;
  wire DCT_mac_muladd_16fYi_U135_n_8;
  wire DCT_mac_muladd_16fYi_U135_n_9;
  wire DCT_mac_muladd_16fYi_U180_n_0;
  wire DCT_mac_muladd_16fYi_U180_n_1;
  wire DCT_mac_muladd_16fYi_U180_n_10;
  wire DCT_mac_muladd_16fYi_U180_n_11;
  wire DCT_mac_muladd_16fYi_U180_n_12;
  wire DCT_mac_muladd_16fYi_U180_n_13;
  wire DCT_mac_muladd_16fYi_U180_n_14;
  wire DCT_mac_muladd_16fYi_U180_n_15;
  wire DCT_mac_muladd_16fYi_U180_n_16;
  wire DCT_mac_muladd_16fYi_U180_n_17;
  wire DCT_mac_muladd_16fYi_U180_n_18;
  wire DCT_mac_muladd_16fYi_U180_n_19;
  wire DCT_mac_muladd_16fYi_U180_n_2;
  wire DCT_mac_muladd_16fYi_U180_n_20;
  wire DCT_mac_muladd_16fYi_U180_n_21;
  wire DCT_mac_muladd_16fYi_U180_n_22;
  wire DCT_mac_muladd_16fYi_U180_n_23;
  wire DCT_mac_muladd_16fYi_U180_n_24;
  wire DCT_mac_muladd_16fYi_U180_n_25;
  wire DCT_mac_muladd_16fYi_U180_n_26;
  wire DCT_mac_muladd_16fYi_U180_n_27;
  wire DCT_mac_muladd_16fYi_U180_n_3;
  wire DCT_mac_muladd_16fYi_U180_n_4;
  wire DCT_mac_muladd_16fYi_U180_n_5;
  wire DCT_mac_muladd_16fYi_U180_n_6;
  wire DCT_mac_muladd_16fYi_U180_n_7;
  wire DCT_mac_muladd_16fYi_U180_n_8;
  wire DCT_mac_muladd_16fYi_U180_n_9;
  wire DCT_mac_muladd_16g8j_U136_n_0;
  wire DCT_mac_muladd_16g8j_U136_n_1;
  wire DCT_mac_muladd_16g8j_U136_n_10;
  wire DCT_mac_muladd_16g8j_U136_n_11;
  wire DCT_mac_muladd_16g8j_U136_n_12;
  wire DCT_mac_muladd_16g8j_U136_n_13;
  wire DCT_mac_muladd_16g8j_U136_n_14;
  wire DCT_mac_muladd_16g8j_U136_n_15;
  wire DCT_mac_muladd_16g8j_U136_n_16;
  wire DCT_mac_muladd_16g8j_U136_n_17;
  wire DCT_mac_muladd_16g8j_U136_n_18;
  wire DCT_mac_muladd_16g8j_U136_n_19;
  wire DCT_mac_muladd_16g8j_U136_n_2;
  wire DCT_mac_muladd_16g8j_U136_n_20;
  wire DCT_mac_muladd_16g8j_U136_n_21;
  wire DCT_mac_muladd_16g8j_U136_n_22;
  wire DCT_mac_muladd_16g8j_U136_n_23;
  wire DCT_mac_muladd_16g8j_U136_n_24;
  wire DCT_mac_muladd_16g8j_U136_n_25;
  wire DCT_mac_muladd_16g8j_U136_n_26;
  wire DCT_mac_muladd_16g8j_U136_n_27;
  wire DCT_mac_muladd_16g8j_U136_n_3;
  wire DCT_mac_muladd_16g8j_U136_n_4;
  wire DCT_mac_muladd_16g8j_U136_n_5;
  wire DCT_mac_muladd_16g8j_U136_n_6;
  wire DCT_mac_muladd_16g8j_U136_n_7;
  wire DCT_mac_muladd_16g8j_U136_n_8;
  wire DCT_mac_muladd_16g8j_U136_n_9;
  wire [27:0]\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 ;
  wire [28:0]\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 ;
  wire DCT_mac_muladd_16ibs_U138_n_28;
  wire DCT_mac_muladd_16ibs_U138_n_29;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ;
  wire DCT_mac_muladd_16kbM_U141_n_0;
  wire DCT_mac_muladd_16kbM_U141_n_1;
  wire DCT_mac_muladd_16kbM_U141_n_10;
  wire DCT_mac_muladd_16kbM_U141_n_11;
  wire DCT_mac_muladd_16kbM_U141_n_12;
  wire DCT_mac_muladd_16kbM_U141_n_13;
  wire DCT_mac_muladd_16kbM_U141_n_14;
  wire DCT_mac_muladd_16kbM_U141_n_15;
  wire DCT_mac_muladd_16kbM_U141_n_16;
  wire DCT_mac_muladd_16kbM_U141_n_17;
  wire DCT_mac_muladd_16kbM_U141_n_18;
  wire DCT_mac_muladd_16kbM_U141_n_19;
  wire DCT_mac_muladd_16kbM_U141_n_2;
  wire DCT_mac_muladd_16kbM_U141_n_20;
  wire DCT_mac_muladd_16kbM_U141_n_21;
  wire DCT_mac_muladd_16kbM_U141_n_22;
  wire DCT_mac_muladd_16kbM_U141_n_23;
  wire DCT_mac_muladd_16kbM_U141_n_24;
  wire DCT_mac_muladd_16kbM_U141_n_25;
  wire DCT_mac_muladd_16kbM_U141_n_26;
  wire DCT_mac_muladd_16kbM_U141_n_27;
  wire DCT_mac_muladd_16kbM_U141_n_28;
  wire DCT_mac_muladd_16kbM_U141_n_3;
  wire DCT_mac_muladd_16kbM_U141_n_4;
  wire DCT_mac_muladd_16kbM_U141_n_5;
  wire DCT_mac_muladd_16kbM_U141_n_6;
  wire DCT_mac_muladd_16kbM_U141_n_7;
  wire DCT_mac_muladd_16kbM_U141_n_8;
  wire DCT_mac_muladd_16kbM_U141_n_9;
  wire DCT_mac_muladd_16kbM_U172_n_0;
  wire DCT_mac_muladd_16kbM_U172_n_1;
  wire DCT_mac_muladd_16kbM_U172_n_10;
  wire DCT_mac_muladd_16kbM_U172_n_11;
  wire DCT_mac_muladd_16kbM_U172_n_12;
  wire DCT_mac_muladd_16kbM_U172_n_13;
  wire DCT_mac_muladd_16kbM_U172_n_14;
  wire DCT_mac_muladd_16kbM_U172_n_15;
  wire DCT_mac_muladd_16kbM_U172_n_16;
  wire DCT_mac_muladd_16kbM_U172_n_17;
  wire DCT_mac_muladd_16kbM_U172_n_18;
  wire DCT_mac_muladd_16kbM_U172_n_19;
  wire DCT_mac_muladd_16kbM_U172_n_2;
  wire DCT_mac_muladd_16kbM_U172_n_20;
  wire DCT_mac_muladd_16kbM_U172_n_21;
  wire DCT_mac_muladd_16kbM_U172_n_22;
  wire DCT_mac_muladd_16kbM_U172_n_23;
  wire DCT_mac_muladd_16kbM_U172_n_24;
  wire DCT_mac_muladd_16kbM_U172_n_25;
  wire DCT_mac_muladd_16kbM_U172_n_26;
  wire DCT_mac_muladd_16kbM_U172_n_27;
  wire DCT_mac_muladd_16kbM_U172_n_28;
  wire DCT_mac_muladd_16kbM_U172_n_3;
  wire DCT_mac_muladd_16kbM_U172_n_4;
  wire DCT_mac_muladd_16kbM_U172_n_5;
  wire DCT_mac_muladd_16kbM_U172_n_6;
  wire DCT_mac_muladd_16kbM_U172_n_7;
  wire DCT_mac_muladd_16kbM_U172_n_8;
  wire DCT_mac_muladd_16kbM_U172_n_9;
  wire DCT_mac_muladd_16lbW_U142_n_0;
  wire DCT_mac_muladd_16lbW_U142_n_1;
  wire DCT_mac_muladd_16lbW_U142_n_10;
  wire DCT_mac_muladd_16lbW_U142_n_11;
  wire DCT_mac_muladd_16lbW_U142_n_12;
  wire DCT_mac_muladd_16lbW_U142_n_13;
  wire DCT_mac_muladd_16lbW_U142_n_14;
  wire DCT_mac_muladd_16lbW_U142_n_15;
  wire DCT_mac_muladd_16lbW_U142_n_16;
  wire DCT_mac_muladd_16lbW_U142_n_17;
  wire DCT_mac_muladd_16lbW_U142_n_18;
  wire DCT_mac_muladd_16lbW_U142_n_19;
  wire DCT_mac_muladd_16lbW_U142_n_2;
  wire DCT_mac_muladd_16lbW_U142_n_20;
  wire DCT_mac_muladd_16lbW_U142_n_21;
  wire DCT_mac_muladd_16lbW_U142_n_22;
  wire DCT_mac_muladd_16lbW_U142_n_23;
  wire DCT_mac_muladd_16lbW_U142_n_24;
  wire DCT_mac_muladd_16lbW_U142_n_25;
  wire DCT_mac_muladd_16lbW_U142_n_26;
  wire DCT_mac_muladd_16lbW_U142_n_27;
  wire DCT_mac_muladd_16lbW_U142_n_28;
  wire DCT_mac_muladd_16lbW_U142_n_3;
  wire DCT_mac_muladd_16lbW_U142_n_4;
  wire DCT_mac_muladd_16lbW_U142_n_5;
  wire DCT_mac_muladd_16lbW_U142_n_6;
  wire DCT_mac_muladd_16lbW_U142_n_7;
  wire DCT_mac_muladd_16lbW_U142_n_8;
  wire DCT_mac_muladd_16lbW_U142_n_9;
  wire DCT_mac_muladd_16lbW_U145_n_0;
  wire DCT_mac_muladd_16lbW_U145_n_1;
  wire DCT_mac_muladd_16lbW_U145_n_10;
  wire DCT_mac_muladd_16lbW_U145_n_11;
  wire DCT_mac_muladd_16lbW_U145_n_12;
  wire DCT_mac_muladd_16lbW_U145_n_13;
  wire DCT_mac_muladd_16lbW_U145_n_14;
  wire DCT_mac_muladd_16lbW_U145_n_15;
  wire DCT_mac_muladd_16lbW_U145_n_16;
  wire DCT_mac_muladd_16lbW_U145_n_17;
  wire DCT_mac_muladd_16lbW_U145_n_18;
  wire DCT_mac_muladd_16lbW_U145_n_19;
  wire DCT_mac_muladd_16lbW_U145_n_2;
  wire DCT_mac_muladd_16lbW_U145_n_20;
  wire DCT_mac_muladd_16lbW_U145_n_21;
  wire DCT_mac_muladd_16lbW_U145_n_22;
  wire DCT_mac_muladd_16lbW_U145_n_23;
  wire DCT_mac_muladd_16lbW_U145_n_24;
  wire DCT_mac_muladd_16lbW_U145_n_25;
  wire DCT_mac_muladd_16lbW_U145_n_26;
  wire DCT_mac_muladd_16lbW_U145_n_27;
  wire DCT_mac_muladd_16lbW_U145_n_28;
  wire DCT_mac_muladd_16lbW_U145_n_3;
  wire DCT_mac_muladd_16lbW_U145_n_4;
  wire DCT_mac_muladd_16lbW_U145_n_5;
  wire DCT_mac_muladd_16lbW_U145_n_6;
  wire DCT_mac_muladd_16lbW_U145_n_7;
  wire DCT_mac_muladd_16lbW_U145_n_8;
  wire DCT_mac_muladd_16lbW_U145_n_9;
  wire DCT_mac_muladd_16lbW_U175_n_0;
  wire DCT_mac_muladd_16lbW_U175_n_1;
  wire DCT_mac_muladd_16lbW_U175_n_10;
  wire DCT_mac_muladd_16lbW_U175_n_11;
  wire DCT_mac_muladd_16lbW_U175_n_12;
  wire DCT_mac_muladd_16lbW_U175_n_13;
  wire DCT_mac_muladd_16lbW_U175_n_14;
  wire DCT_mac_muladd_16lbW_U175_n_15;
  wire DCT_mac_muladd_16lbW_U175_n_16;
  wire DCT_mac_muladd_16lbW_U175_n_17;
  wire DCT_mac_muladd_16lbW_U175_n_18;
  wire DCT_mac_muladd_16lbW_U175_n_19;
  wire DCT_mac_muladd_16lbW_U175_n_2;
  wire DCT_mac_muladd_16lbW_U175_n_20;
  wire DCT_mac_muladd_16lbW_U175_n_21;
  wire DCT_mac_muladd_16lbW_U175_n_22;
  wire DCT_mac_muladd_16lbW_U175_n_23;
  wire DCT_mac_muladd_16lbW_U175_n_24;
  wire DCT_mac_muladd_16lbW_U175_n_25;
  wire DCT_mac_muladd_16lbW_U175_n_26;
  wire DCT_mac_muladd_16lbW_U175_n_27;
  wire DCT_mac_muladd_16lbW_U175_n_28;
  wire DCT_mac_muladd_16lbW_U175_n_3;
  wire DCT_mac_muladd_16lbW_U175_n_4;
  wire DCT_mac_muladd_16lbW_U175_n_5;
  wire DCT_mac_muladd_16lbW_U175_n_6;
  wire DCT_mac_muladd_16lbW_U175_n_7;
  wire DCT_mac_muladd_16lbW_U175_n_8;
  wire DCT_mac_muladd_16lbW_U175_n_9;
  wire DCT_mac_muladd_16lbW_U176_n_0;
  wire DCT_mac_muladd_16lbW_U176_n_1;
  wire DCT_mac_muladd_16lbW_U176_n_10;
  wire DCT_mac_muladd_16lbW_U176_n_11;
  wire DCT_mac_muladd_16lbW_U176_n_12;
  wire DCT_mac_muladd_16lbW_U176_n_13;
  wire DCT_mac_muladd_16lbW_U176_n_14;
  wire DCT_mac_muladd_16lbW_U176_n_15;
  wire DCT_mac_muladd_16lbW_U176_n_16;
  wire DCT_mac_muladd_16lbW_U176_n_17;
  wire DCT_mac_muladd_16lbW_U176_n_18;
  wire DCT_mac_muladd_16lbW_U176_n_19;
  wire DCT_mac_muladd_16lbW_U176_n_2;
  wire DCT_mac_muladd_16lbW_U176_n_20;
  wire DCT_mac_muladd_16lbW_U176_n_21;
  wire DCT_mac_muladd_16lbW_U176_n_22;
  wire DCT_mac_muladd_16lbW_U176_n_23;
  wire DCT_mac_muladd_16lbW_U176_n_24;
  wire DCT_mac_muladd_16lbW_U176_n_25;
  wire DCT_mac_muladd_16lbW_U176_n_26;
  wire DCT_mac_muladd_16lbW_U176_n_27;
  wire DCT_mac_muladd_16lbW_U176_n_28;
  wire DCT_mac_muladd_16lbW_U176_n_3;
  wire DCT_mac_muladd_16lbW_U176_n_4;
  wire DCT_mac_muladd_16lbW_U176_n_5;
  wire DCT_mac_muladd_16lbW_U176_n_6;
  wire DCT_mac_muladd_16lbW_U176_n_7;
  wire DCT_mac_muladd_16lbW_U176_n_8;
  wire DCT_mac_muladd_16lbW_U176_n_9;
  wire [28:0]\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ;
  wire DCT_mac_muladd_16pcA_U149_n_0;
  wire DCT_mac_muladd_16pcA_U149_n_1;
  wire DCT_mac_muladd_16pcA_U149_n_10;
  wire DCT_mac_muladd_16pcA_U149_n_11;
  wire DCT_mac_muladd_16pcA_U149_n_12;
  wire DCT_mac_muladd_16pcA_U149_n_13;
  wire DCT_mac_muladd_16pcA_U149_n_14;
  wire DCT_mac_muladd_16pcA_U149_n_15;
  wire DCT_mac_muladd_16pcA_U149_n_16;
  wire DCT_mac_muladd_16pcA_U149_n_17;
  wire DCT_mac_muladd_16pcA_U149_n_18;
  wire DCT_mac_muladd_16pcA_U149_n_19;
  wire DCT_mac_muladd_16pcA_U149_n_2;
  wire DCT_mac_muladd_16pcA_U149_n_20;
  wire DCT_mac_muladd_16pcA_U149_n_21;
  wire DCT_mac_muladd_16pcA_U149_n_22;
  wire DCT_mac_muladd_16pcA_U149_n_23;
  wire DCT_mac_muladd_16pcA_U149_n_24;
  wire DCT_mac_muladd_16pcA_U149_n_25;
  wire DCT_mac_muladd_16pcA_U149_n_26;
  wire DCT_mac_muladd_16pcA_U149_n_27;
  wire DCT_mac_muladd_16pcA_U149_n_28;
  wire DCT_mac_muladd_16pcA_U149_n_3;
  wire DCT_mac_muladd_16pcA_U149_n_4;
  wire DCT_mac_muladd_16pcA_U149_n_5;
  wire DCT_mac_muladd_16pcA_U149_n_6;
  wire DCT_mac_muladd_16pcA_U149_n_7;
  wire DCT_mac_muladd_16pcA_U149_n_8;
  wire DCT_mac_muladd_16pcA_U149_n_9;
  wire DCT_mac_muladd_16pcA_U169_n_0;
  wire DCT_mac_muladd_16pcA_U169_n_1;
  wire DCT_mac_muladd_16pcA_U169_n_10;
  wire DCT_mac_muladd_16pcA_U169_n_11;
  wire DCT_mac_muladd_16pcA_U169_n_12;
  wire DCT_mac_muladd_16pcA_U169_n_13;
  wire DCT_mac_muladd_16pcA_U169_n_14;
  wire DCT_mac_muladd_16pcA_U169_n_15;
  wire DCT_mac_muladd_16pcA_U169_n_16;
  wire DCT_mac_muladd_16pcA_U169_n_17;
  wire DCT_mac_muladd_16pcA_U169_n_18;
  wire DCT_mac_muladd_16pcA_U169_n_19;
  wire DCT_mac_muladd_16pcA_U169_n_2;
  wire DCT_mac_muladd_16pcA_U169_n_20;
  wire DCT_mac_muladd_16pcA_U169_n_21;
  wire DCT_mac_muladd_16pcA_U169_n_22;
  wire DCT_mac_muladd_16pcA_U169_n_23;
  wire DCT_mac_muladd_16pcA_U169_n_24;
  wire DCT_mac_muladd_16pcA_U169_n_25;
  wire DCT_mac_muladd_16pcA_U169_n_26;
  wire DCT_mac_muladd_16pcA_U169_n_27;
  wire DCT_mac_muladd_16pcA_U169_n_28;
  wire DCT_mac_muladd_16pcA_U169_n_3;
  wire DCT_mac_muladd_16pcA_U169_n_4;
  wire DCT_mac_muladd_16pcA_U169_n_5;
  wire DCT_mac_muladd_16pcA_U169_n_6;
  wire DCT_mac_muladd_16pcA_U169_n_7;
  wire DCT_mac_muladd_16pcA_U169_n_8;
  wire DCT_mac_muladd_16pcA_U169_n_9;
  wire DCT_mac_muladd_16qcK_U150_n_0;
  wire DCT_mac_muladd_16qcK_U150_n_1;
  wire DCT_mac_muladd_16qcK_U150_n_10;
  wire DCT_mac_muladd_16qcK_U150_n_11;
  wire DCT_mac_muladd_16qcK_U150_n_12;
  wire DCT_mac_muladd_16qcK_U150_n_13;
  wire DCT_mac_muladd_16qcK_U150_n_14;
  wire DCT_mac_muladd_16qcK_U150_n_15;
  wire DCT_mac_muladd_16qcK_U150_n_16;
  wire DCT_mac_muladd_16qcK_U150_n_17;
  wire DCT_mac_muladd_16qcK_U150_n_18;
  wire DCT_mac_muladd_16qcK_U150_n_19;
  wire DCT_mac_muladd_16qcK_U150_n_2;
  wire DCT_mac_muladd_16qcK_U150_n_20;
  wire DCT_mac_muladd_16qcK_U150_n_21;
  wire DCT_mac_muladd_16qcK_U150_n_22;
  wire DCT_mac_muladd_16qcK_U150_n_23;
  wire DCT_mac_muladd_16qcK_U150_n_24;
  wire DCT_mac_muladd_16qcK_U150_n_25;
  wire DCT_mac_muladd_16qcK_U150_n_26;
  wire DCT_mac_muladd_16qcK_U150_n_27;
  wire DCT_mac_muladd_16qcK_U150_n_28;
  wire DCT_mac_muladd_16qcK_U150_n_3;
  wire DCT_mac_muladd_16qcK_U150_n_4;
  wire DCT_mac_muladd_16qcK_U150_n_5;
  wire DCT_mac_muladd_16qcK_U150_n_6;
  wire DCT_mac_muladd_16qcK_U150_n_7;
  wire DCT_mac_muladd_16qcK_U150_n_8;
  wire DCT_mac_muladd_16qcK_U150_n_9;
  wire DCT_mac_muladd_16qcK_U158_n_0;
  wire DCT_mac_muladd_16qcK_U158_n_1;
  wire DCT_mac_muladd_16qcK_U158_n_10;
  wire DCT_mac_muladd_16qcK_U158_n_11;
  wire DCT_mac_muladd_16qcK_U158_n_12;
  wire DCT_mac_muladd_16qcK_U158_n_13;
  wire DCT_mac_muladd_16qcK_U158_n_14;
  wire DCT_mac_muladd_16qcK_U158_n_15;
  wire DCT_mac_muladd_16qcK_U158_n_16;
  wire DCT_mac_muladd_16qcK_U158_n_17;
  wire DCT_mac_muladd_16qcK_U158_n_18;
  wire DCT_mac_muladd_16qcK_U158_n_19;
  wire DCT_mac_muladd_16qcK_U158_n_2;
  wire DCT_mac_muladd_16qcK_U158_n_20;
  wire DCT_mac_muladd_16qcK_U158_n_21;
  wire DCT_mac_muladd_16qcK_U158_n_22;
  wire DCT_mac_muladd_16qcK_U158_n_23;
  wire DCT_mac_muladd_16qcK_U158_n_24;
  wire DCT_mac_muladd_16qcK_U158_n_25;
  wire DCT_mac_muladd_16qcK_U158_n_26;
  wire DCT_mac_muladd_16qcK_U158_n_27;
  wire DCT_mac_muladd_16qcK_U158_n_28;
  wire DCT_mac_muladd_16qcK_U158_n_3;
  wire DCT_mac_muladd_16qcK_U158_n_4;
  wire DCT_mac_muladd_16qcK_U158_n_5;
  wire DCT_mac_muladd_16qcK_U158_n_6;
  wire DCT_mac_muladd_16qcK_U158_n_7;
  wire DCT_mac_muladd_16qcK_U158_n_8;
  wire DCT_mac_muladd_16qcK_U158_n_9;
  wire [28:0]\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 ;
  wire DCT_mac_muladd_16sc4_U166_n_0;
  wire DCT_mac_muladd_16sc4_U166_n_1;
  wire DCT_mac_muladd_16sc4_U166_n_10;
  wire DCT_mac_muladd_16sc4_U166_n_11;
  wire DCT_mac_muladd_16sc4_U166_n_12;
  wire DCT_mac_muladd_16sc4_U166_n_13;
  wire DCT_mac_muladd_16sc4_U166_n_14;
  wire DCT_mac_muladd_16sc4_U166_n_15;
  wire DCT_mac_muladd_16sc4_U166_n_16;
  wire DCT_mac_muladd_16sc4_U166_n_17;
  wire DCT_mac_muladd_16sc4_U166_n_18;
  wire DCT_mac_muladd_16sc4_U166_n_19;
  wire DCT_mac_muladd_16sc4_U166_n_2;
  wire DCT_mac_muladd_16sc4_U166_n_20;
  wire DCT_mac_muladd_16sc4_U166_n_21;
  wire DCT_mac_muladd_16sc4_U166_n_22;
  wire DCT_mac_muladd_16sc4_U166_n_23;
  wire DCT_mac_muladd_16sc4_U166_n_24;
  wire DCT_mac_muladd_16sc4_U166_n_25;
  wire DCT_mac_muladd_16sc4_U166_n_26;
  wire DCT_mac_muladd_16sc4_U166_n_27;
  wire DCT_mac_muladd_16sc4_U166_n_28;
  wire DCT_mac_muladd_16sc4_U166_n_3;
  wire DCT_mac_muladd_16sc4_U166_n_4;
  wire DCT_mac_muladd_16sc4_U166_n_5;
  wire DCT_mac_muladd_16sc4_U166_n_6;
  wire DCT_mac_muladd_16sc4_U166_n_7;
  wire DCT_mac_muladd_16sc4_U166_n_8;
  wire DCT_mac_muladd_16sc4_U166_n_9;
  wire [28:0]\DCT_mac_muladd_16tde_DSP48_18_U/p__0 ;
  wire [28:0]\DCT_mac_muladd_16udo_DSP48_19_U/p__0 ;
  wire [26:0]\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 ;
  wire DCT_mac_muladd_16wdI_U186_n_28;
  wire [25:0]\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire [28:0]add_ln52_101_fu_718_p2;
  wire [28:0]add_ln52_105_fu_729_p2;
  wire [28:0]add_ln52_59_fu_542_p2;
  wire [28:0]add_ln52_63_fu_553_p2;
  wire [28:0]add_ln52_66_fu_575_p2;
  wire [28:0]add_ln52_70_fu_582_p2;
  wire [28:0]add_ln52_73_fu_603_p2;
  wire [28:0]add_ln52_77_fu_610_p2;
  wire [28:0]add_ln52_80_fu_631_p2;
  wire [28:0]add_ln52_84_fu_638_p2;
  wire [28:0]add_ln52_87_fu_659_p2;
  wire [28:0]add_ln52_91_fu_666_p2;
  wire [28:0]add_ln52_94_fu_687_p2;
  wire [28:0]add_ln52_98_fu_694_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire [0:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0;
  wire grp_DCT_1D_fu_874_ap_start_reg;
  wire [0:0]grp_DCT_1D_fu_874_input_0_address0;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire [15:0]input_6_q0;
  wire [15:0]input_7_q0;
  wire \output_offset_read_reg_1203_reg[0]_0 ;
  wire [1:0]\output_offset_read_reg_1203_reg[2]_0 ;
  wire [1:0]\output_offset_read_reg_1203_reg[2]_1 ;
  wire p_0_in;
  wire p_i_100_n_0;
  wire p_i_101_n_0;
  wire p_i_102_n_0;
  wire p_i_103_n_0;
  wire p_i_104_n_0;
  wire p_i_106_n_0;
  wire p_i_107_n_0;
  wire p_i_108_n_0;
  wire p_i_109_n_0;
  wire p_i_10_n_0;
  wire p_i_110_n_0;
  wire p_i_111_n_0;
  wire p_i_112_n_0;
  wire p_i_113_n_0;
  wire p_i_114_n_0;
  wire p_i_115_n_0;
  wire p_i_116_n_0;
  wire p_i_117_n_0;
  wire p_i_118_n_0;
  wire p_i_119_n_0;
  wire p_i_11_n_0;
  wire p_i_120_n_0;
  wire p_i_12_n_0;
  wire p_i_13_n_0;
  wire p_i_14_n_0;
  wire p_i_15_n_0;
  wire p_i_16_n_0;
  wire [0:0]p_i_17_0;
  wire p_i_17_n_0;
  wire p_i_18_n_0;
  wire p_i_18_n_1;
  wire p_i_18_n_2;
  wire p_i_18_n_3;
  wire p_i_18_n_4;
  wire p_i_18_n_5;
  wire p_i_18_n_6;
  wire p_i_18_n_7;
  wire p_i_19_n_0;
  wire p_i_1_n_7;
  wire p_i_20_n_0;
  wire p_i_21_n_0;
  wire p_i_22_n_0;
  wire p_i_23_n_0;
  wire p_i_24_n_0;
  wire p_i_25_n_0;
  wire p_i_26_n_0;
  wire p_i_27_n_7;
  wire p_i_28_n_0;
  wire p_i_29_n_0;
  wire p_i_29_n_1;
  wire p_i_29_n_2;
  wire p_i_29_n_3;
  wire p_i_29_n_4;
  wire p_i_29_n_5;
  wire p_i_29_n_6;
  wire p_i_29_n_7;
  wire p_i_2_n_0;
  wire p_i_2_n_1;
  wire p_i_2_n_2;
  wire p_i_2_n_3;
  wire p_i_2_n_4;
  wire p_i_2_n_5;
  wire p_i_2_n_6;
  wire p_i_2_n_7;
  wire p_i_30_n_0;
  wire p_i_31_n_0;
  wire p_i_32_n_0;
  wire p_i_33_n_0;
  wire p_i_34_n_0;
  wire p_i_35_n_0;
  wire p_i_36_n_0;
  wire [0:0]p_i_37_0;
  wire p_i_37_n_0;
  wire p_i_38_n_0;
  wire p_i_38_n_1;
  wire p_i_38_n_2;
  wire p_i_38_n_3;
  wire p_i_38_n_4;
  wire p_i_38_n_5;
  wire p_i_38_n_6;
  wire p_i_38_n_7;
  wire p_i_39_n_0;
  wire p_i_3_n_0;
  wire p_i_3_n_1;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_3_n_4;
  wire p_i_3_n_5;
  wire p_i_3_n_6;
  wire p_i_3_n_7;
  wire p_i_40_n_0;
  wire p_i_41_n_0;
  wire p_i_42_n_0;
  wire p_i_43_n_0;
  wire p_i_44_n_0;
  wire p_i_45_n_0;
  wire p_i_46_n_0;
  wire p_i_47_n_7;
  wire p_i_48_n_0;
  wire p_i_4_n_7;
  wire p_i_50_n_0;
  wire p_i_51_n_0;
  wire p_i_52_n_0;
  wire p_i_53_n_0;
  wire p_i_54_n_0;
  wire p_i_55_n_0;
  wire p_i_56_n_0;
  wire p_i_57_n_0;
  wire p_i_57_n_1;
  wire p_i_57_n_2;
  wire p_i_57_n_3;
  wire p_i_57_n_4;
  wire p_i_57_n_5;
  wire p_i_57_n_6;
  wire p_i_57_n_7;
  wire p_i_58_n_0;
  wire p_i_59_n_0;
  wire [0:0]p_i_5_0;
  wire p_i_5_n_0;
  wire p_i_5_n_1;
  wire p_i_5_n_2;
  wire p_i_5_n_3;
  wire p_i_5_n_4;
  wire p_i_5_n_5;
  wire p_i_5_n_6;
  wire p_i_5_n_7;
  wire p_i_60_n_0;
  wire p_i_61_n_0;
  wire p_i_62_n_0;
  wire p_i_63_n_0;
  wire p_i_64_n_0;
  wire p_i_65_n_0;
  wire p_i_66_n_0;
  wire p_i_66_n_1;
  wire p_i_66_n_2;
  wire p_i_66_n_3;
  wire p_i_66_n_4;
  wire p_i_66_n_5;
  wire p_i_66_n_6;
  wire p_i_66_n_7;
  wire p_i_67_n_7;
  wire p_i_68_n_0;
  wire p_i_6_n_0;
  wire p_i_6_n_1;
  wire p_i_6_n_2;
  wire p_i_6_n_3;
  wire p_i_6_n_4;
  wire p_i_6_n_5;
  wire p_i_6_n_6;
  wire p_i_6_n_7;
  wire p_i_70_n_0;
  wire p_i_71_n_0;
  wire p_i_72_n_0;
  wire p_i_73_n_0;
  wire p_i_74_n_0;
  wire p_i_75_n_0;
  wire p_i_76_n_0;
  wire p_i_77_n_0;
  wire p_i_77_n_1;
  wire p_i_77_n_2;
  wire p_i_77_n_3;
  wire p_i_77_n_4;
  wire p_i_77_n_5;
  wire p_i_77_n_6;
  wire p_i_77_n_7;
  wire p_i_78_n_0;
  wire p_i_79_n_0;
  wire p_i_7_n_7;
  wire p_i_80_n_0;
  wire p_i_81_n_0;
  wire p_i_82_n_0;
  wire p_i_83_n_0;
  wire p_i_84_n_0;
  wire p_i_85_n_0;
  wire p_i_86_n_0;
  wire p_i_86_n_1;
  wire p_i_86_n_2;
  wire p_i_86_n_3;
  wire p_i_86_n_4;
  wire p_i_86_n_5;
  wire p_i_86_n_6;
  wire p_i_86_n_7;
  wire p_i_87_n_0;
  wire p_i_89_n_0;
  wire p_i_8_n_0;
  wire p_i_90_n_0;
  wire p_i_91_n_0;
  wire p_i_92_n_0;
  wire p_i_93_n_0;
  wire p_i_94_n_0;
  wire p_i_95_n_0;
  wire p_i_96_n_0;
  wire p_i_97_n_0;
  wire p_i_98_n_0;
  wire p_i_99_n_0;
  wire p_i_9_n_0;
  wire p_i_9_n_1;
  wire p_i_9_n_2;
  wire p_i_9_n_3;
  wire p_i_9_n_4;
  wire p_i_9_n_5;
  wire p_i_9_n_6;
  wire p_i_9_n_7;
  wire \q1_reg[0] ;
  wire ram_reg_0_7_0_0_i_10__0_n_0;
  wire ram_reg_0_7_0_0_i_10__1_n_0;
  wire ram_reg_0_7_0_0_i_10__2_n_0;
  wire ram_reg_0_7_0_0_i_10__3_n_0;
  wire ram_reg_0_7_0_0_i_10__4_n_0;
  wire ram_reg_0_7_0_0_i_10__5_n_0;
  wire ram_reg_0_7_0_0_i_10_n_0;
  wire ram_reg_0_7_0_0_i_11__0_n_0;
  wire ram_reg_0_7_0_0_i_11__1_n_0;
  wire ram_reg_0_7_0_0_i_11__2_n_0;
  wire ram_reg_0_7_0_0_i_11__3_n_0;
  wire ram_reg_0_7_0_0_i_11__4_n_0;
  wire ram_reg_0_7_0_0_i_11__5_n_0;
  wire ram_reg_0_7_0_0_i_11_n_0;
  wire ram_reg_0_7_0_0_i_12__0_n_0;
  wire ram_reg_0_7_0_0_i_12__1_n_0;
  wire ram_reg_0_7_0_0_i_12__1_n_1;
  wire ram_reg_0_7_0_0_i_12__1_n_2;
  wire ram_reg_0_7_0_0_i_12__1_n_3;
  wire ram_reg_0_7_0_0_i_12__1_n_4;
  wire ram_reg_0_7_0_0_i_12__1_n_5;
  wire ram_reg_0_7_0_0_i_12__1_n_6;
  wire ram_reg_0_7_0_0_i_12__1_n_7;
  wire ram_reg_0_7_0_0_i_12__2_n_0;
  wire ram_reg_0_7_0_0_i_12__2_n_1;
  wire ram_reg_0_7_0_0_i_12__2_n_2;
  wire ram_reg_0_7_0_0_i_12__2_n_3;
  wire ram_reg_0_7_0_0_i_12__2_n_4;
  wire ram_reg_0_7_0_0_i_12__2_n_5;
  wire ram_reg_0_7_0_0_i_12__2_n_6;
  wire ram_reg_0_7_0_0_i_12__2_n_7;
  wire ram_reg_0_7_0_0_i_12__3_n_0;
  wire ram_reg_0_7_0_0_i_12__3_n_1;
  wire ram_reg_0_7_0_0_i_12__3_n_2;
  wire ram_reg_0_7_0_0_i_12__3_n_3;
  wire ram_reg_0_7_0_0_i_12__3_n_4;
  wire ram_reg_0_7_0_0_i_12__3_n_5;
  wire ram_reg_0_7_0_0_i_12__3_n_6;
  wire ram_reg_0_7_0_0_i_12__3_n_7;
  wire ram_reg_0_7_0_0_i_12__4_n_0;
  wire ram_reg_0_7_0_0_i_12__4_n_1;
  wire ram_reg_0_7_0_0_i_12__4_n_2;
  wire ram_reg_0_7_0_0_i_12__4_n_3;
  wire ram_reg_0_7_0_0_i_12__4_n_4;
  wire ram_reg_0_7_0_0_i_12__4_n_5;
  wire ram_reg_0_7_0_0_i_12__4_n_6;
  wire ram_reg_0_7_0_0_i_12__4_n_7;
  wire ram_reg_0_7_0_0_i_12__5_n_0;
  wire ram_reg_0_7_0_0_i_12__5_n_1;
  wire ram_reg_0_7_0_0_i_12__5_n_2;
  wire ram_reg_0_7_0_0_i_12__5_n_3;
  wire ram_reg_0_7_0_0_i_12__5_n_4;
  wire ram_reg_0_7_0_0_i_12__5_n_5;
  wire ram_reg_0_7_0_0_i_12__5_n_6;
  wire ram_reg_0_7_0_0_i_12__5_n_7;
  wire ram_reg_0_7_0_0_i_12_n_0;
  wire ram_reg_0_7_0_0_i_12_n_1;
  wire ram_reg_0_7_0_0_i_12_n_2;
  wire ram_reg_0_7_0_0_i_12_n_3;
  wire ram_reg_0_7_0_0_i_12_n_4;
  wire ram_reg_0_7_0_0_i_12_n_5;
  wire ram_reg_0_7_0_0_i_12_n_6;
  wire ram_reg_0_7_0_0_i_12_n_7;
  wire ram_reg_0_7_0_0_i_13__0_n_0;
  wire ram_reg_0_7_0_0_i_13__0_n_1;
  wire ram_reg_0_7_0_0_i_13__0_n_2;
  wire ram_reg_0_7_0_0_i_13__0_n_3;
  wire ram_reg_0_7_0_0_i_13__0_n_4;
  wire ram_reg_0_7_0_0_i_13__0_n_5;
  wire ram_reg_0_7_0_0_i_13__0_n_6;
  wire ram_reg_0_7_0_0_i_13__0_n_7;
  wire ram_reg_0_7_0_0_i_13__1_n_0;
  wire ram_reg_0_7_0_0_i_13__2_n_0;
  wire ram_reg_0_7_0_0_i_13__3_n_0;
  wire ram_reg_0_7_0_0_i_13__4_n_0;
  wire ram_reg_0_7_0_0_i_13__5_n_0;
  wire ram_reg_0_7_0_0_i_13_n_0;
  wire ram_reg_0_7_0_0_i_14__0_n_0;
  wire ram_reg_0_7_0_0_i_14__1_n_0;
  wire ram_reg_0_7_0_0_i_14__2_n_0;
  wire ram_reg_0_7_0_0_i_14__3_n_0;
  wire ram_reg_0_7_0_0_i_14__4_n_0;
  wire ram_reg_0_7_0_0_i_14__5_n_0;
  wire ram_reg_0_7_0_0_i_14_n_0;
  wire ram_reg_0_7_0_0_i_15__0_n_0;
  wire ram_reg_0_7_0_0_i_15__1_n_0;
  wire ram_reg_0_7_0_0_i_15__2_n_0;
  wire ram_reg_0_7_0_0_i_15__3_n_0;
  wire ram_reg_0_7_0_0_i_15__4_n_0;
  wire ram_reg_0_7_0_0_i_15__5_n_0;
  wire ram_reg_0_7_0_0_i_15_n_0;
  wire ram_reg_0_7_0_0_i_16__0_n_0;
  wire ram_reg_0_7_0_0_i_16__1_n_0;
  wire ram_reg_0_7_0_0_i_16__2_n_0;
  wire ram_reg_0_7_0_0_i_16__3_n_0;
  wire ram_reg_0_7_0_0_i_16__4_n_0;
  wire ram_reg_0_7_0_0_i_16__5_n_0;
  wire ram_reg_0_7_0_0_i_16_n_0;
  wire ram_reg_0_7_0_0_i_17__0_n_0;
  wire ram_reg_0_7_0_0_i_17__1_n_0;
  wire ram_reg_0_7_0_0_i_17__2_n_0;
  wire ram_reg_0_7_0_0_i_17__3_n_0;
  wire ram_reg_0_7_0_0_i_17__4_n_0;
  wire ram_reg_0_7_0_0_i_17__5_n_0;
  wire ram_reg_0_7_0_0_i_17_n_0;
  wire ram_reg_0_7_0_0_i_18__0_n_0;
  wire ram_reg_0_7_0_0_i_18__1_n_0;
  wire ram_reg_0_7_0_0_i_18__2_n_0;
  wire ram_reg_0_7_0_0_i_18__3_n_0;
  wire ram_reg_0_7_0_0_i_18__4_n_0;
  wire ram_reg_0_7_0_0_i_18__5_n_0;
  wire ram_reg_0_7_0_0_i_18_n_0;
  wire ram_reg_0_7_0_0_i_19__0_n_0;
  wire ram_reg_0_7_0_0_i_19__1_n_0;
  wire ram_reg_0_7_0_0_i_19__2_n_0;
  wire ram_reg_0_7_0_0_i_19__3_n_0;
  wire ram_reg_0_7_0_0_i_19__4_n_0;
  wire ram_reg_0_7_0_0_i_19__5_n_0;
  wire ram_reg_0_7_0_0_i_19_n_0;
  wire ram_reg_0_7_0_0_i_1__0__0_n_0;
  wire ram_reg_0_7_0_0_i_1__0__0_n_1;
  wire ram_reg_0_7_0_0_i_1__0__0_n_2;
  wire ram_reg_0_7_0_0_i_1__0__0_n_3;
  wire ram_reg_0_7_0_0_i_1__0__0_n_4;
  wire ram_reg_0_7_0_0_i_1__0__0_n_5;
  wire ram_reg_0_7_0_0_i_1__0__0_n_6;
  wire ram_reg_0_7_0_0_i_1__0__0_n_7;
  wire ram_reg_0_7_0_0_i_1__0_n_0;
  wire ram_reg_0_7_0_0_i_1__0_n_1;
  wire ram_reg_0_7_0_0_i_1__0_n_2;
  wire ram_reg_0_7_0_0_i_1__0_n_3;
  wire ram_reg_0_7_0_0_i_1__0_n_4;
  wire ram_reg_0_7_0_0_i_1__0_n_5;
  wire ram_reg_0_7_0_0_i_1__0_n_6;
  wire ram_reg_0_7_0_0_i_1__0_n_7;
  wire ram_reg_0_7_0_0_i_1__1_n_0;
  wire ram_reg_0_7_0_0_i_1__1_n_1;
  wire ram_reg_0_7_0_0_i_1__1_n_2;
  wire ram_reg_0_7_0_0_i_1__1_n_3;
  wire ram_reg_0_7_0_0_i_1__1_n_4;
  wire ram_reg_0_7_0_0_i_1__1_n_5;
  wire ram_reg_0_7_0_0_i_1__1_n_6;
  wire ram_reg_0_7_0_0_i_1__1_n_7;
  wire ram_reg_0_7_0_0_i_1__2_n_0;
  wire ram_reg_0_7_0_0_i_1__2_n_1;
  wire ram_reg_0_7_0_0_i_1__2_n_2;
  wire ram_reg_0_7_0_0_i_1__2_n_3;
  wire ram_reg_0_7_0_0_i_1__2_n_4;
  wire ram_reg_0_7_0_0_i_1__2_n_5;
  wire ram_reg_0_7_0_0_i_1__2_n_6;
  wire ram_reg_0_7_0_0_i_1__2_n_7;
  wire ram_reg_0_7_0_0_i_1__3_n_0;
  wire ram_reg_0_7_0_0_i_1__3_n_1;
  wire ram_reg_0_7_0_0_i_1__3_n_2;
  wire ram_reg_0_7_0_0_i_1__3_n_3;
  wire ram_reg_0_7_0_0_i_1__3_n_4;
  wire ram_reg_0_7_0_0_i_1__3_n_5;
  wire ram_reg_0_7_0_0_i_1__3_n_6;
  wire ram_reg_0_7_0_0_i_1__3_n_7;
  wire ram_reg_0_7_0_0_i_1__4_n_0;
  wire ram_reg_0_7_0_0_i_1__4_n_1;
  wire ram_reg_0_7_0_0_i_1__4_n_2;
  wire ram_reg_0_7_0_0_i_1__4_n_3;
  wire ram_reg_0_7_0_0_i_1__4_n_4;
  wire ram_reg_0_7_0_0_i_1__4_n_5;
  wire ram_reg_0_7_0_0_i_1__4_n_6;
  wire ram_reg_0_7_0_0_i_1__4_n_7;
  wire ram_reg_0_7_0_0_i_1__5_n_0;
  wire ram_reg_0_7_0_0_i_1__5_n_1;
  wire ram_reg_0_7_0_0_i_1__5_n_2;
  wire ram_reg_0_7_0_0_i_1__5_n_3;
  wire ram_reg_0_7_0_0_i_1__5_n_4;
  wire ram_reg_0_7_0_0_i_1__5_n_5;
  wire ram_reg_0_7_0_0_i_1__5_n_6;
  wire ram_reg_0_7_0_0_i_1__5_n_7;
  wire ram_reg_0_7_0_0_i_20__0_n_0;
  wire ram_reg_0_7_0_0_i_20__1_n_0;
  wire ram_reg_0_7_0_0_i_20__2_n_0;
  wire ram_reg_0_7_0_0_i_20__3_n_0;
  wire ram_reg_0_7_0_0_i_20__4_n_0;
  wire ram_reg_0_7_0_0_i_20__5_n_0;
  wire ram_reg_0_7_0_0_i_20_n_0;
  wire ram_reg_0_7_0_0_i_21__0_n_0;
  wire ram_reg_0_7_0_0_i_21__1_n_0;
  wire ram_reg_0_7_0_0_i_21__2_n_0;
  wire ram_reg_0_7_0_0_i_21__3_n_0;
  wire ram_reg_0_7_0_0_i_21__4_n_0;
  wire ram_reg_0_7_0_0_i_21__5_n_0;
  wire ram_reg_0_7_0_0_i_21_n_0;
  wire ram_reg_0_7_0_0_i_22__0_n_0;
  wire ram_reg_0_7_0_0_i_22__1_n_0;
  wire ram_reg_0_7_0_0_i_22__2_n_0;
  wire ram_reg_0_7_0_0_i_22__3_n_0;
  wire ram_reg_0_7_0_0_i_22__4_n_0;
  wire ram_reg_0_7_0_0_i_22__5_n_0;
  wire ram_reg_0_7_0_0_i_22_n_0;
  wire ram_reg_0_7_0_0_i_23__0_n_0;
  wire ram_reg_0_7_0_0_i_23__1_n_0;
  wire ram_reg_0_7_0_0_i_23__2_n_0;
  wire ram_reg_0_7_0_0_i_23__3_n_0;
  wire ram_reg_0_7_0_0_i_23__4_n_0;
  wire ram_reg_0_7_0_0_i_23__5_n_0;
  wire ram_reg_0_7_0_0_i_23_n_0;
  wire ram_reg_0_7_0_0_i_24__0_n_0;
  wire ram_reg_0_7_0_0_i_24__1_n_0;
  wire ram_reg_0_7_0_0_i_24__2_n_0;
  wire ram_reg_0_7_0_0_i_24__3_n_0;
  wire ram_reg_0_7_0_0_i_24__4_n_0;
  wire ram_reg_0_7_0_0_i_24__5_n_0;
  wire ram_reg_0_7_0_0_i_24_n_0;
  wire ram_reg_0_7_0_0_i_25__0_n_0;
  wire ram_reg_0_7_0_0_i_25__1_n_0;
  wire ram_reg_0_7_0_0_i_25__2_n_0;
  wire ram_reg_0_7_0_0_i_25__3_n_0;
  wire ram_reg_0_7_0_0_i_25__4_n_0;
  wire ram_reg_0_7_0_0_i_25__5_n_0;
  wire ram_reg_0_7_0_0_i_25_n_0;
  wire ram_reg_0_7_0_0_i_26__0_n_0;
  wire ram_reg_0_7_0_0_i_26__1_n_0;
  wire ram_reg_0_7_0_0_i_26__2_n_0;
  wire ram_reg_0_7_0_0_i_26__3_n_0;
  wire ram_reg_0_7_0_0_i_26__4_n_0;
  wire ram_reg_0_7_0_0_i_26__5_n_0;
  wire ram_reg_0_7_0_0_i_26_n_0;
  wire ram_reg_0_7_0_0_i_27__0_n_0;
  wire ram_reg_0_7_0_0_i_27__1_n_0;
  wire ram_reg_0_7_0_0_i_27__2_n_0;
  wire ram_reg_0_7_0_0_i_27__3_n_0;
  wire ram_reg_0_7_0_0_i_27__4_n_0;
  wire ram_reg_0_7_0_0_i_27__5_n_0;
  wire ram_reg_0_7_0_0_i_27_n_0;
  wire ram_reg_0_7_0_0_i_28__0_n_0;
  wire ram_reg_0_7_0_0_i_28__1_n_0;
  wire ram_reg_0_7_0_0_i_28__2_n_0;
  wire ram_reg_0_7_0_0_i_28__3_n_0;
  wire ram_reg_0_7_0_0_i_28__4_n_0;
  wire ram_reg_0_7_0_0_i_28__5_n_0;
  wire ram_reg_0_7_0_0_i_28_n_0;
  wire ram_reg_0_7_0_0_i_29__0_n_0;
  wire ram_reg_0_7_0_0_i_29__1_n_0;
  wire ram_reg_0_7_0_0_i_29__1_n_1;
  wire ram_reg_0_7_0_0_i_29__1_n_2;
  wire ram_reg_0_7_0_0_i_29__1_n_3;
  wire ram_reg_0_7_0_0_i_29__1_n_4;
  wire ram_reg_0_7_0_0_i_29__1_n_5;
  wire ram_reg_0_7_0_0_i_29__1_n_6;
  wire ram_reg_0_7_0_0_i_29__1_n_7;
  wire ram_reg_0_7_0_0_i_29__2_n_0;
  wire ram_reg_0_7_0_0_i_29__2_n_1;
  wire ram_reg_0_7_0_0_i_29__2_n_2;
  wire ram_reg_0_7_0_0_i_29__2_n_3;
  wire ram_reg_0_7_0_0_i_29__2_n_4;
  wire ram_reg_0_7_0_0_i_29__2_n_5;
  wire ram_reg_0_7_0_0_i_29__2_n_6;
  wire ram_reg_0_7_0_0_i_29__2_n_7;
  wire ram_reg_0_7_0_0_i_29__3_n_0;
  wire ram_reg_0_7_0_0_i_29__3_n_1;
  wire ram_reg_0_7_0_0_i_29__3_n_2;
  wire ram_reg_0_7_0_0_i_29__3_n_3;
  wire ram_reg_0_7_0_0_i_29__3_n_4;
  wire ram_reg_0_7_0_0_i_29__3_n_5;
  wire ram_reg_0_7_0_0_i_29__3_n_6;
  wire ram_reg_0_7_0_0_i_29__3_n_7;
  wire ram_reg_0_7_0_0_i_29__4_n_0;
  wire ram_reg_0_7_0_0_i_29__4_n_1;
  wire ram_reg_0_7_0_0_i_29__4_n_2;
  wire ram_reg_0_7_0_0_i_29__4_n_3;
  wire ram_reg_0_7_0_0_i_29__4_n_4;
  wire ram_reg_0_7_0_0_i_29__4_n_5;
  wire ram_reg_0_7_0_0_i_29__4_n_6;
  wire ram_reg_0_7_0_0_i_29__4_n_7;
  wire ram_reg_0_7_0_0_i_29__5_n_0;
  wire ram_reg_0_7_0_0_i_29__5_n_1;
  wire ram_reg_0_7_0_0_i_29__5_n_2;
  wire ram_reg_0_7_0_0_i_29__5_n_3;
  wire ram_reg_0_7_0_0_i_29__5_n_4;
  wire ram_reg_0_7_0_0_i_29__5_n_5;
  wire ram_reg_0_7_0_0_i_29__5_n_6;
  wire ram_reg_0_7_0_0_i_29__5_n_7;
  wire ram_reg_0_7_0_0_i_29_n_0;
  wire ram_reg_0_7_0_0_i_29_n_1;
  wire ram_reg_0_7_0_0_i_29_n_2;
  wire ram_reg_0_7_0_0_i_29_n_3;
  wire ram_reg_0_7_0_0_i_29_n_4;
  wire ram_reg_0_7_0_0_i_29_n_5;
  wire ram_reg_0_7_0_0_i_29_n_6;
  wire ram_reg_0_7_0_0_i_29_n_7;
  wire ram_reg_0_7_0_0_i_2__0__0_n_0;
  wire ram_reg_0_7_0_0_i_2__0__0_n_1;
  wire ram_reg_0_7_0_0_i_2__0__0_n_2;
  wire ram_reg_0_7_0_0_i_2__0__0_n_3;
  wire ram_reg_0_7_0_0_i_2__0__0_n_4;
  wire ram_reg_0_7_0_0_i_2__0__0_n_5;
  wire ram_reg_0_7_0_0_i_2__0__0_n_6;
  wire ram_reg_0_7_0_0_i_2__0__0_n_7;
  wire ram_reg_0_7_0_0_i_2__0_n_0;
  wire ram_reg_0_7_0_0_i_2__0_n_1;
  wire ram_reg_0_7_0_0_i_2__0_n_2;
  wire ram_reg_0_7_0_0_i_2__0_n_3;
  wire ram_reg_0_7_0_0_i_2__0_n_4;
  wire ram_reg_0_7_0_0_i_2__0_n_5;
  wire ram_reg_0_7_0_0_i_2__0_n_6;
  wire ram_reg_0_7_0_0_i_2__0_n_7;
  wire ram_reg_0_7_0_0_i_2__1_n_0;
  wire ram_reg_0_7_0_0_i_2__1_n_1;
  wire ram_reg_0_7_0_0_i_2__1_n_2;
  wire ram_reg_0_7_0_0_i_2__1_n_3;
  wire ram_reg_0_7_0_0_i_2__1_n_4;
  wire ram_reg_0_7_0_0_i_2__1_n_5;
  wire ram_reg_0_7_0_0_i_2__1_n_6;
  wire ram_reg_0_7_0_0_i_2__1_n_7;
  wire ram_reg_0_7_0_0_i_2__2_n_0;
  wire ram_reg_0_7_0_0_i_2__2_n_1;
  wire ram_reg_0_7_0_0_i_2__2_n_2;
  wire ram_reg_0_7_0_0_i_2__2_n_3;
  wire ram_reg_0_7_0_0_i_2__2_n_4;
  wire ram_reg_0_7_0_0_i_2__2_n_5;
  wire ram_reg_0_7_0_0_i_2__2_n_6;
  wire ram_reg_0_7_0_0_i_2__2_n_7;
  wire ram_reg_0_7_0_0_i_2__3_n_0;
  wire ram_reg_0_7_0_0_i_2__3_n_1;
  wire ram_reg_0_7_0_0_i_2__3_n_2;
  wire ram_reg_0_7_0_0_i_2__3_n_3;
  wire ram_reg_0_7_0_0_i_2__3_n_4;
  wire ram_reg_0_7_0_0_i_2__3_n_5;
  wire ram_reg_0_7_0_0_i_2__3_n_6;
  wire ram_reg_0_7_0_0_i_2__3_n_7;
  wire ram_reg_0_7_0_0_i_2__4_n_0;
  wire ram_reg_0_7_0_0_i_2__4_n_1;
  wire ram_reg_0_7_0_0_i_2__4_n_2;
  wire ram_reg_0_7_0_0_i_2__4_n_3;
  wire ram_reg_0_7_0_0_i_2__4_n_4;
  wire ram_reg_0_7_0_0_i_2__4_n_5;
  wire ram_reg_0_7_0_0_i_2__4_n_6;
  wire ram_reg_0_7_0_0_i_2__4_n_7;
  wire ram_reg_0_7_0_0_i_30__0_n_0;
  wire ram_reg_0_7_0_0_i_30__0_n_1;
  wire ram_reg_0_7_0_0_i_30__0_n_2;
  wire ram_reg_0_7_0_0_i_30__0_n_3;
  wire ram_reg_0_7_0_0_i_30__0_n_4;
  wire ram_reg_0_7_0_0_i_30__0_n_5;
  wire ram_reg_0_7_0_0_i_30__0_n_6;
  wire ram_reg_0_7_0_0_i_30__0_n_7;
  wire ram_reg_0_7_0_0_i_30__1_n_0;
  wire ram_reg_0_7_0_0_i_30__2_n_0;
  wire ram_reg_0_7_0_0_i_30__3_n_0;
  wire ram_reg_0_7_0_0_i_30__4_n_0;
  wire ram_reg_0_7_0_0_i_30__5_n_0;
  wire ram_reg_0_7_0_0_i_30_n_0;
  wire ram_reg_0_7_0_0_i_31__0_n_0;
  wire ram_reg_0_7_0_0_i_31__1_n_0;
  wire ram_reg_0_7_0_0_i_31__2_n_0;
  wire ram_reg_0_7_0_0_i_31__3_n_0;
  wire ram_reg_0_7_0_0_i_31__4_n_0;
  wire ram_reg_0_7_0_0_i_31__5_n_0;
  wire ram_reg_0_7_0_0_i_31_n_0;
  wire ram_reg_0_7_0_0_i_32__0_n_0;
  wire ram_reg_0_7_0_0_i_32__1_n_0;
  wire ram_reg_0_7_0_0_i_32__2_n_0;
  wire ram_reg_0_7_0_0_i_32__3_n_0;
  wire ram_reg_0_7_0_0_i_32__4_n_0;
  wire ram_reg_0_7_0_0_i_32__5_n_0;
  wire ram_reg_0_7_0_0_i_32_n_0;
  wire ram_reg_0_7_0_0_i_33__0_n_0;
  wire ram_reg_0_7_0_0_i_33__1_n_0;
  wire ram_reg_0_7_0_0_i_33__2_n_0;
  wire ram_reg_0_7_0_0_i_33__3_n_0;
  wire ram_reg_0_7_0_0_i_33__4_n_0;
  wire ram_reg_0_7_0_0_i_33__5_n_0;
  wire ram_reg_0_7_0_0_i_33_n_0;
  wire ram_reg_0_7_0_0_i_34__0_n_0;
  wire ram_reg_0_7_0_0_i_34__1_n_0;
  wire ram_reg_0_7_0_0_i_34__2_n_0;
  wire ram_reg_0_7_0_0_i_34__3_n_0;
  wire ram_reg_0_7_0_0_i_34__4_n_0;
  wire ram_reg_0_7_0_0_i_34__5_n_0;
  wire ram_reg_0_7_0_0_i_34_n_0;
  wire ram_reg_0_7_0_0_i_35__0_n_0;
  wire ram_reg_0_7_0_0_i_35__1_n_0;
  wire ram_reg_0_7_0_0_i_35__2_n_0;
  wire ram_reg_0_7_0_0_i_35__3_n_0;
  wire ram_reg_0_7_0_0_i_35__4_n_0;
  wire ram_reg_0_7_0_0_i_35__5_n_0;
  wire ram_reg_0_7_0_0_i_35_n_0;
  wire ram_reg_0_7_0_0_i_36__0_n_0;
  wire ram_reg_0_7_0_0_i_36__1_n_0;
  wire ram_reg_0_7_0_0_i_36__2_n_0;
  wire ram_reg_0_7_0_0_i_36__3_n_0;
  wire ram_reg_0_7_0_0_i_36__4_n_0;
  wire ram_reg_0_7_0_0_i_36__5_n_0;
  wire ram_reg_0_7_0_0_i_36_n_0;
  wire ram_reg_0_7_0_0_i_37__0_n_0;
  wire ram_reg_0_7_0_0_i_37__1_n_0;
  wire ram_reg_0_7_0_0_i_37__2_n_0;
  wire ram_reg_0_7_0_0_i_37__3_n_0;
  wire ram_reg_0_7_0_0_i_37__4_n_0;
  wire ram_reg_0_7_0_0_i_37__5_n_0;
  wire ram_reg_0_7_0_0_i_37_n_0;
  wire ram_reg_0_7_0_0_i_38__0_n_0;
  wire ram_reg_0_7_0_0_i_38__1_n_0;
  wire ram_reg_0_7_0_0_i_38__1_n_1;
  wire ram_reg_0_7_0_0_i_38__1_n_2;
  wire ram_reg_0_7_0_0_i_38__1_n_3;
  wire ram_reg_0_7_0_0_i_38__1_n_4;
  wire ram_reg_0_7_0_0_i_38__1_n_5;
  wire ram_reg_0_7_0_0_i_38__1_n_6;
  wire ram_reg_0_7_0_0_i_38__1_n_7;
  wire ram_reg_0_7_0_0_i_38__2_n_0;
  wire ram_reg_0_7_0_0_i_38__2_n_1;
  wire ram_reg_0_7_0_0_i_38__2_n_2;
  wire ram_reg_0_7_0_0_i_38__2_n_3;
  wire ram_reg_0_7_0_0_i_38__2_n_4;
  wire ram_reg_0_7_0_0_i_38__2_n_5;
  wire ram_reg_0_7_0_0_i_38__2_n_6;
  wire ram_reg_0_7_0_0_i_38__2_n_7;
  wire ram_reg_0_7_0_0_i_38__3_n_0;
  wire ram_reg_0_7_0_0_i_38__3_n_1;
  wire ram_reg_0_7_0_0_i_38__3_n_2;
  wire ram_reg_0_7_0_0_i_38__3_n_3;
  wire ram_reg_0_7_0_0_i_38__3_n_4;
  wire ram_reg_0_7_0_0_i_38__3_n_5;
  wire ram_reg_0_7_0_0_i_38__3_n_6;
  wire ram_reg_0_7_0_0_i_38__3_n_7;
  wire ram_reg_0_7_0_0_i_38__4_n_0;
  wire ram_reg_0_7_0_0_i_38__4_n_1;
  wire ram_reg_0_7_0_0_i_38__4_n_2;
  wire ram_reg_0_7_0_0_i_38__4_n_3;
  wire ram_reg_0_7_0_0_i_38__4_n_4;
  wire ram_reg_0_7_0_0_i_38__4_n_5;
  wire ram_reg_0_7_0_0_i_38__4_n_6;
  wire ram_reg_0_7_0_0_i_38__4_n_7;
  wire ram_reg_0_7_0_0_i_38__5_n_0;
  wire ram_reg_0_7_0_0_i_38__5_n_1;
  wire ram_reg_0_7_0_0_i_38__5_n_2;
  wire ram_reg_0_7_0_0_i_38__5_n_3;
  wire ram_reg_0_7_0_0_i_38__5_n_4;
  wire ram_reg_0_7_0_0_i_38__5_n_5;
  wire ram_reg_0_7_0_0_i_38__5_n_6;
  wire ram_reg_0_7_0_0_i_38__5_n_7;
  wire ram_reg_0_7_0_0_i_38_n_0;
  wire ram_reg_0_7_0_0_i_38_n_1;
  wire ram_reg_0_7_0_0_i_38_n_2;
  wire ram_reg_0_7_0_0_i_38_n_3;
  wire ram_reg_0_7_0_0_i_38_n_4;
  wire ram_reg_0_7_0_0_i_38_n_5;
  wire ram_reg_0_7_0_0_i_38_n_6;
  wire ram_reg_0_7_0_0_i_38_n_7;
  wire ram_reg_0_7_0_0_i_39__0_n_0;
  wire ram_reg_0_7_0_0_i_39__0_n_1;
  wire ram_reg_0_7_0_0_i_39__0_n_2;
  wire ram_reg_0_7_0_0_i_39__0_n_3;
  wire ram_reg_0_7_0_0_i_39__0_n_4;
  wire ram_reg_0_7_0_0_i_39__0_n_5;
  wire ram_reg_0_7_0_0_i_39__0_n_6;
  wire ram_reg_0_7_0_0_i_39__0_n_7;
  wire ram_reg_0_7_0_0_i_39__1_n_0;
  wire ram_reg_0_7_0_0_i_39__2_n_0;
  wire ram_reg_0_7_0_0_i_39__3_n_0;
  wire ram_reg_0_7_0_0_i_39__4_n_0;
  wire ram_reg_0_7_0_0_i_39__5_n_0;
  wire ram_reg_0_7_0_0_i_39_n_0;
  wire ram_reg_0_7_0_0_i_3__0_n_0;
  wire ram_reg_0_7_0_0_i_3__0_n_1;
  wire ram_reg_0_7_0_0_i_3__0_n_2;
  wire ram_reg_0_7_0_0_i_3__0_n_3;
  wire ram_reg_0_7_0_0_i_3__0_n_4;
  wire ram_reg_0_7_0_0_i_3__0_n_5;
  wire ram_reg_0_7_0_0_i_3__0_n_6;
  wire ram_reg_0_7_0_0_i_3__0_n_7;
  wire ram_reg_0_7_0_0_i_3__1_n_0;
  wire ram_reg_0_7_0_0_i_3__1_n_1;
  wire ram_reg_0_7_0_0_i_3__1_n_2;
  wire ram_reg_0_7_0_0_i_3__1_n_3;
  wire ram_reg_0_7_0_0_i_3__1_n_4;
  wire ram_reg_0_7_0_0_i_3__1_n_5;
  wire ram_reg_0_7_0_0_i_3__1_n_6;
  wire ram_reg_0_7_0_0_i_3__1_n_7;
  wire ram_reg_0_7_0_0_i_3__2_n_0;
  wire ram_reg_0_7_0_0_i_3__2_n_1;
  wire ram_reg_0_7_0_0_i_3__2_n_2;
  wire ram_reg_0_7_0_0_i_3__2_n_3;
  wire ram_reg_0_7_0_0_i_3__2_n_4;
  wire ram_reg_0_7_0_0_i_3__2_n_5;
  wire ram_reg_0_7_0_0_i_3__2_n_6;
  wire ram_reg_0_7_0_0_i_3__2_n_7;
  wire ram_reg_0_7_0_0_i_3__3_n_0;
  wire ram_reg_0_7_0_0_i_3__3_n_1;
  wire ram_reg_0_7_0_0_i_3__3_n_2;
  wire ram_reg_0_7_0_0_i_3__3_n_3;
  wire ram_reg_0_7_0_0_i_3__3_n_4;
  wire ram_reg_0_7_0_0_i_3__3_n_5;
  wire ram_reg_0_7_0_0_i_3__3_n_6;
  wire ram_reg_0_7_0_0_i_3__3_n_7;
  wire ram_reg_0_7_0_0_i_3__4_n_0;
  wire ram_reg_0_7_0_0_i_3__4_n_1;
  wire ram_reg_0_7_0_0_i_3__4_n_2;
  wire ram_reg_0_7_0_0_i_3__4_n_3;
  wire ram_reg_0_7_0_0_i_3__4_n_4;
  wire ram_reg_0_7_0_0_i_3__4_n_5;
  wire ram_reg_0_7_0_0_i_3__4_n_6;
  wire ram_reg_0_7_0_0_i_3__4_n_7;
  wire ram_reg_0_7_0_0_i_3__5_n_0;
  wire ram_reg_0_7_0_0_i_3__5_n_1;
  wire ram_reg_0_7_0_0_i_3__5_n_2;
  wire ram_reg_0_7_0_0_i_3__5_n_3;
  wire ram_reg_0_7_0_0_i_3__5_n_4;
  wire ram_reg_0_7_0_0_i_3__5_n_5;
  wire ram_reg_0_7_0_0_i_3__5_n_6;
  wire ram_reg_0_7_0_0_i_3__5_n_7;
  wire ram_reg_0_7_0_0_i_3_n_0;
  wire ram_reg_0_7_0_0_i_3_n_1;
  wire ram_reg_0_7_0_0_i_3_n_2;
  wire ram_reg_0_7_0_0_i_3_n_3;
  wire ram_reg_0_7_0_0_i_3_n_4;
  wire ram_reg_0_7_0_0_i_3_n_5;
  wire ram_reg_0_7_0_0_i_3_n_6;
  wire ram_reg_0_7_0_0_i_3_n_7;
  wire ram_reg_0_7_0_0_i_40__0_n_0;
  wire ram_reg_0_7_0_0_i_40__1_n_0;
  wire ram_reg_0_7_0_0_i_40__2_n_0;
  wire ram_reg_0_7_0_0_i_40__3_n_0;
  wire ram_reg_0_7_0_0_i_40__4_n_0;
  wire ram_reg_0_7_0_0_i_40__5_n_0;
  wire ram_reg_0_7_0_0_i_40_n_0;
  wire ram_reg_0_7_0_0_i_41__0_n_0;
  wire ram_reg_0_7_0_0_i_41__1_n_0;
  wire ram_reg_0_7_0_0_i_41__2_n_0;
  wire ram_reg_0_7_0_0_i_41__3_n_0;
  wire ram_reg_0_7_0_0_i_41__4_n_0;
  wire ram_reg_0_7_0_0_i_41__5_n_0;
  wire ram_reg_0_7_0_0_i_41_n_0;
  wire ram_reg_0_7_0_0_i_42__0_n_0;
  wire ram_reg_0_7_0_0_i_42__1_n_0;
  wire ram_reg_0_7_0_0_i_42__2_n_0;
  wire ram_reg_0_7_0_0_i_42__3_n_0;
  wire ram_reg_0_7_0_0_i_42__4_n_0;
  wire ram_reg_0_7_0_0_i_42__5_n_0;
  wire ram_reg_0_7_0_0_i_42_n_0;
  wire ram_reg_0_7_0_0_i_43__0_n_0;
  wire ram_reg_0_7_0_0_i_43__1_n_0;
  wire ram_reg_0_7_0_0_i_43__2_n_0;
  wire ram_reg_0_7_0_0_i_43__3_n_0;
  wire ram_reg_0_7_0_0_i_43__4_n_0;
  wire ram_reg_0_7_0_0_i_43__5_n_0;
  wire ram_reg_0_7_0_0_i_43_n_0;
  wire ram_reg_0_7_0_0_i_44__0_n_0;
  wire ram_reg_0_7_0_0_i_44__1_n_0;
  wire ram_reg_0_7_0_0_i_44__2_n_0;
  wire ram_reg_0_7_0_0_i_44__3_n_0;
  wire ram_reg_0_7_0_0_i_44__4_n_0;
  wire ram_reg_0_7_0_0_i_44__5_n_0;
  wire ram_reg_0_7_0_0_i_44_n_0;
  wire ram_reg_0_7_0_0_i_45__0_n_0;
  wire ram_reg_0_7_0_0_i_45__1_n_0;
  wire ram_reg_0_7_0_0_i_45__2_n_0;
  wire ram_reg_0_7_0_0_i_45__3_n_0;
  wire ram_reg_0_7_0_0_i_45__4_n_0;
  wire ram_reg_0_7_0_0_i_45__5_n_0;
  wire ram_reg_0_7_0_0_i_45_n_0;
  wire ram_reg_0_7_0_0_i_46__0_n_0;
  wire ram_reg_0_7_0_0_i_46__1_n_0;
  wire ram_reg_0_7_0_0_i_46__2_n_0;
  wire ram_reg_0_7_0_0_i_46__3_n_0;
  wire ram_reg_0_7_0_0_i_46__4_n_0;
  wire ram_reg_0_7_0_0_i_46__5_n_0;
  wire ram_reg_0_7_0_0_i_46_n_0;
  wire ram_reg_0_7_0_0_i_47__0_n_0;
  wire ram_reg_0_7_0_0_i_47__1_n_0;
  wire ram_reg_0_7_0_0_i_47__2_n_0;
  wire ram_reg_0_7_0_0_i_47__3_n_0;
  wire ram_reg_0_7_0_0_i_47__4_n_0;
  wire ram_reg_0_7_0_0_i_47__5_n_0;
  wire ram_reg_0_7_0_0_i_47_n_0;
  wire ram_reg_0_7_0_0_i_48__0_n_0;
  wire ram_reg_0_7_0_0_i_48__1_n_0;
  wire ram_reg_0_7_0_0_i_48__2_n_0;
  wire ram_reg_0_7_0_0_i_48__3_n_0;
  wire ram_reg_0_7_0_0_i_48__4_n_0;
  wire ram_reg_0_7_0_0_i_48__5_n_0;
  wire ram_reg_0_7_0_0_i_48_n_0;
  wire ram_reg_0_7_0_0_i_49__0_n_0;
  wire ram_reg_0_7_0_0_i_49__1_n_0;
  wire ram_reg_0_7_0_0_i_49__2_n_0;
  wire ram_reg_0_7_0_0_i_49__3_n_0;
  wire ram_reg_0_7_0_0_i_49__4_n_0;
  wire ram_reg_0_7_0_0_i_49__5_n_0;
  wire ram_reg_0_7_0_0_i_49_n_0;
  wire ram_reg_0_7_0_0_i_4__0_n_0;
  wire ram_reg_0_7_0_0_i_4__0_n_1;
  wire ram_reg_0_7_0_0_i_4__0_n_2;
  wire ram_reg_0_7_0_0_i_4__0_n_3;
  wire ram_reg_0_7_0_0_i_4__0_n_4;
  wire ram_reg_0_7_0_0_i_4__0_n_5;
  wire ram_reg_0_7_0_0_i_4__0_n_6;
  wire ram_reg_0_7_0_0_i_4__0_n_7;
  wire ram_reg_0_7_0_0_i_4__1_n_0;
  wire ram_reg_0_7_0_0_i_4__2_n_0;
  wire ram_reg_0_7_0_0_i_4__3_n_0;
  wire ram_reg_0_7_0_0_i_4__4_n_0;
  wire ram_reg_0_7_0_0_i_4__5_n_0;
  wire ram_reg_0_7_0_0_i_4_n_0;
  wire ram_reg_0_7_0_0_i_50__0_n_0;
  wire ram_reg_0_7_0_0_i_50__1_n_0;
  wire ram_reg_0_7_0_0_i_50__2_n_0;
  wire ram_reg_0_7_0_0_i_50__3_n_0;
  wire ram_reg_0_7_0_0_i_50__4_n_0;
  wire ram_reg_0_7_0_0_i_50__5_n_0;
  wire ram_reg_0_7_0_0_i_50_n_0;
  wire ram_reg_0_7_0_0_i_51__0_n_0;
  wire ram_reg_0_7_0_0_i_51__1_n_0;
  wire ram_reg_0_7_0_0_i_51__2_n_0;
  wire ram_reg_0_7_0_0_i_51__3_n_0;
  wire ram_reg_0_7_0_0_i_51__4_n_0;
  wire ram_reg_0_7_0_0_i_51__5_n_0;
  wire ram_reg_0_7_0_0_i_51_n_0;
  wire ram_reg_0_7_0_0_i_52__0_n_0;
  wire ram_reg_0_7_0_0_i_52__1_n_0;
  wire ram_reg_0_7_0_0_i_52__2_n_0;
  wire ram_reg_0_7_0_0_i_52__3_n_0;
  wire ram_reg_0_7_0_0_i_52__4_n_0;
  wire ram_reg_0_7_0_0_i_52__5_n_0;
  wire ram_reg_0_7_0_0_i_52_n_0;
  wire ram_reg_0_7_0_0_i_53__0_n_0;
  wire ram_reg_0_7_0_0_i_53__1_n_0;
  wire ram_reg_0_7_0_0_i_53__2_n_0;
  wire ram_reg_0_7_0_0_i_53__3_n_0;
  wire ram_reg_0_7_0_0_i_53__4_n_0;
  wire ram_reg_0_7_0_0_i_53__5_n_0;
  wire ram_reg_0_7_0_0_i_53_n_0;
  wire ram_reg_0_7_0_0_i_54__0_n_0;
  wire ram_reg_0_7_0_0_i_54__1_n_0;
  wire ram_reg_0_7_0_0_i_54__2_n_0;
  wire ram_reg_0_7_0_0_i_54__3_n_0;
  wire ram_reg_0_7_0_0_i_54__4_n_0;
  wire ram_reg_0_7_0_0_i_54__5_n_0;
  wire ram_reg_0_7_0_0_i_54_n_0;
  wire ram_reg_0_7_0_0_i_55_n_0;
  wire ram_reg_0_7_0_0_i_5__0_n_0;
  wire ram_reg_0_7_0_0_i_5__1_n_0;
  wire ram_reg_0_7_0_0_i_5__2_n_0;
  wire ram_reg_0_7_0_0_i_5__3_n_0;
  wire ram_reg_0_7_0_0_i_5__4_n_0;
  wire ram_reg_0_7_0_0_i_5__5_n_0;
  wire ram_reg_0_7_0_0_i_5_n_0;
  wire ram_reg_0_7_0_0_i_6__0_n_0;
  wire ram_reg_0_7_0_0_i_6__1_n_0;
  wire ram_reg_0_7_0_0_i_6__2_n_0;
  wire ram_reg_0_7_0_0_i_6__3_n_0;
  wire ram_reg_0_7_0_0_i_6__4_n_0;
  wire ram_reg_0_7_0_0_i_6__5_n_0;
  wire ram_reg_0_7_0_0_i_6_n_0;
  wire ram_reg_0_7_0_0_i_7__0_n_0;
  wire ram_reg_0_7_0_0_i_7__1_n_0;
  wire ram_reg_0_7_0_0_i_7__2_n_0;
  wire ram_reg_0_7_0_0_i_7__3_n_0;
  wire ram_reg_0_7_0_0_i_7__4_n_0;
  wire ram_reg_0_7_0_0_i_7__5_n_0;
  wire ram_reg_0_7_0_0_i_7_n_0;
  wire ram_reg_0_7_0_0_i_8__0_n_0;
  wire ram_reg_0_7_0_0_i_8__1_n_0;
  wire ram_reg_0_7_0_0_i_8__2_n_0;
  wire ram_reg_0_7_0_0_i_8__3_n_0;
  wire ram_reg_0_7_0_0_i_8__4_n_0;
  wire ram_reg_0_7_0_0_i_8__5_n_0;
  wire ram_reg_0_7_0_0_i_8_n_0;
  wire ram_reg_0_7_0_0_i_9__0_n_0;
  wire ram_reg_0_7_0_0_i_9__1_n_0;
  wire ram_reg_0_7_0_0_i_9__2_n_0;
  wire ram_reg_0_7_0_0_i_9__3_n_0;
  wire ram_reg_0_7_0_0_i_9__4_n_0;
  wire ram_reg_0_7_0_0_i_9__5_n_0;
  wire ram_reg_0_7_0_0_i_9_n_0;
  wire ram_reg_0_7_11_11_i_10__0__0_n_0;
  wire ram_reg_0_7_11_11_i_10__0_n_0;
  wire ram_reg_0_7_11_11_i_10__1_n_0;
  wire ram_reg_0_7_11_11_i_10__2_n_0;
  wire ram_reg_0_7_11_11_i_10__3_n_0;
  wire ram_reg_0_7_11_11_i_10__4_n_0;
  wire ram_reg_0_7_11_11_i_11__0_n_0;
  wire ram_reg_0_7_11_11_i_11__1_n_0;
  wire ram_reg_0_7_11_11_i_11__2_n_0;
  wire ram_reg_0_7_11_11_i_11__3_n_0;
  wire ram_reg_0_7_11_11_i_11__4_n_0;
  wire ram_reg_0_7_11_11_i_11__5_n_0;
  wire ram_reg_0_7_11_11_i_11_n_0;
  wire ram_reg_0_7_11_11_i_12__0_n_0;
  wire ram_reg_0_7_11_11_i_12__1_n_0;
  wire ram_reg_0_7_11_11_i_12__2_n_0;
  wire ram_reg_0_7_11_11_i_12__3_n_0;
  wire ram_reg_0_7_11_11_i_12__4_n_0;
  wire ram_reg_0_7_11_11_i_12__5_n_0;
  wire ram_reg_0_7_11_11_i_12_n_0;
  wire ram_reg_0_7_11_11_i_13__0_n_4;
  wire ram_reg_0_7_11_11_i_13__0_n_5;
  wire ram_reg_0_7_11_11_i_13__0_n_6;
  wire ram_reg_0_7_11_11_i_13__0_n_7;
  wire ram_reg_0_7_11_11_i_13__1_n_4;
  wire ram_reg_0_7_11_11_i_13__1_n_5;
  wire ram_reg_0_7_11_11_i_13__1_n_6;
  wire ram_reg_0_7_11_11_i_13__1_n_7;
  wire ram_reg_0_7_11_11_i_13__2_n_4;
  wire ram_reg_0_7_11_11_i_13__2_n_5;
  wire ram_reg_0_7_11_11_i_13__2_n_6;
  wire ram_reg_0_7_11_11_i_13__2_n_7;
  wire ram_reg_0_7_11_11_i_13__3_n_4;
  wire ram_reg_0_7_11_11_i_13__3_n_5;
  wire ram_reg_0_7_11_11_i_13__3_n_6;
  wire ram_reg_0_7_11_11_i_13__3_n_7;
  wire ram_reg_0_7_11_11_i_13__4_n_4;
  wire ram_reg_0_7_11_11_i_13__4_n_5;
  wire ram_reg_0_7_11_11_i_13__4_n_6;
  wire ram_reg_0_7_11_11_i_13__4_n_7;
  wire ram_reg_0_7_11_11_i_13__5_n_0;
  wire ram_reg_0_7_11_11_i_13_n_4;
  wire ram_reg_0_7_11_11_i_13_n_5;
  wire ram_reg_0_7_11_11_i_13_n_6;
  wire ram_reg_0_7_11_11_i_13_n_7;
  wire ram_reg_0_7_11_11_i_14__0_n_0;
  wire ram_reg_0_7_11_11_i_14__1_n_0;
  wire ram_reg_0_7_11_11_i_14__2_n_0;
  wire ram_reg_0_7_11_11_i_14__3_n_0;
  wire ram_reg_0_7_11_11_i_14__4_n_0;
  wire ram_reg_0_7_11_11_i_14__5_n_4;
  wire ram_reg_0_7_11_11_i_14__5_n_5;
  wire ram_reg_0_7_11_11_i_14__5_n_6;
  wire ram_reg_0_7_11_11_i_14__5_n_7;
  wire ram_reg_0_7_11_11_i_14_n_0;
  wire ram_reg_0_7_11_11_i_15__0__0_n_0;
  wire ram_reg_0_7_11_11_i_15__1__0_n_0;
  wire ram_reg_0_7_11_11_i_15__1_n_0;
  wire ram_reg_0_7_11_11_i_15__2_n_0;
  wire ram_reg_0_7_11_11_i_15__3_n_0;
  wire ram_reg_0_7_11_11_i_16__0__0_n_0;
  wire ram_reg_0_7_11_11_i_16__0_n_0;
  wire ram_reg_0_7_11_11_i_16__1_n_0;
  wire ram_reg_0_7_11_11_i_16__2_n_0;
  wire ram_reg_0_7_11_11_i_16__3_n_0;
  wire ram_reg_0_7_11_11_i_16__4_n_0;
  wire ram_reg_0_7_11_11_i_17__0_n_0;
  wire ram_reg_0_7_11_11_i_17__1_n_0;
  wire ram_reg_0_7_11_11_i_17__2_n_0;
  wire ram_reg_0_7_11_11_i_17__3_n_0;
  wire ram_reg_0_7_11_11_i_17__4_n_0;
  wire ram_reg_0_7_11_11_i_17__5_n_0;
  wire ram_reg_0_7_11_11_i_17_n_0;
  wire ram_reg_0_7_11_11_i_18__0_n_0;
  wire ram_reg_0_7_11_11_i_18__1_n_0;
  wire ram_reg_0_7_11_11_i_18__2_n_0;
  wire ram_reg_0_7_11_11_i_18__3_n_0;
  wire ram_reg_0_7_11_11_i_18__4_n_0;
  wire ram_reg_0_7_11_11_i_18__5_n_0;
  wire ram_reg_0_7_11_11_i_18_n_0;
  wire ram_reg_0_7_11_11_i_19__0_n_0;
  wire ram_reg_0_7_11_11_i_19_n_0;
  wire ram_reg_0_7_11_11_i_1__0_n_4;
  wire ram_reg_0_7_11_11_i_1__0_n_5;
  wire ram_reg_0_7_11_11_i_1__0_n_6;
  wire ram_reg_0_7_11_11_i_1__0_n_7;
  wire ram_reg_0_7_11_11_i_1__1_n_4;
  wire ram_reg_0_7_11_11_i_1__1_n_5;
  wire ram_reg_0_7_11_11_i_1__1_n_6;
  wire ram_reg_0_7_11_11_i_1__1_n_7;
  wire ram_reg_0_7_11_11_i_1__2_n_4;
  wire ram_reg_0_7_11_11_i_1__2_n_5;
  wire ram_reg_0_7_11_11_i_1__2_n_6;
  wire ram_reg_0_7_11_11_i_1__2_n_7;
  wire ram_reg_0_7_11_11_i_1__3_n_4;
  wire ram_reg_0_7_11_11_i_1__3_n_5;
  wire ram_reg_0_7_11_11_i_1__3_n_6;
  wire ram_reg_0_7_11_11_i_1__3_n_7;
  wire ram_reg_0_7_11_11_i_1__4_n_4;
  wire ram_reg_0_7_11_11_i_1__4_n_5;
  wire ram_reg_0_7_11_11_i_1__4_n_6;
  wire ram_reg_0_7_11_11_i_1__4_n_7;
  wire ram_reg_0_7_11_11_i_1__5_n_4;
  wire ram_reg_0_7_11_11_i_1__5_n_5;
  wire ram_reg_0_7_11_11_i_1__5_n_6;
  wire ram_reg_0_7_11_11_i_1__5_n_7;
  wire ram_reg_0_7_11_11_i_1_n_4;
  wire ram_reg_0_7_11_11_i_1_n_5;
  wire ram_reg_0_7_11_11_i_1_n_6;
  wire ram_reg_0_7_11_11_i_1_n_7;
  wire ram_reg_0_7_11_11_i_2__0_n_4;
  wire ram_reg_0_7_11_11_i_2__0_n_5;
  wire ram_reg_0_7_11_11_i_2__0_n_6;
  wire ram_reg_0_7_11_11_i_2__0_n_7;
  wire ram_reg_0_7_11_11_i_2__1_n_4;
  wire ram_reg_0_7_11_11_i_2__1_n_5;
  wire ram_reg_0_7_11_11_i_2__1_n_6;
  wire ram_reg_0_7_11_11_i_2__1_n_7;
  wire ram_reg_0_7_11_11_i_2__2_n_4;
  wire ram_reg_0_7_11_11_i_2__2_n_5;
  wire ram_reg_0_7_11_11_i_2__2_n_6;
  wire ram_reg_0_7_11_11_i_2__2_n_7;
  wire ram_reg_0_7_11_11_i_2__3_n_4;
  wire ram_reg_0_7_11_11_i_2__3_n_5;
  wire ram_reg_0_7_11_11_i_2__3_n_6;
  wire ram_reg_0_7_11_11_i_2__3_n_7;
  wire ram_reg_0_7_11_11_i_2__4_n_4;
  wire ram_reg_0_7_11_11_i_2__4_n_5;
  wire ram_reg_0_7_11_11_i_2__4_n_6;
  wire ram_reg_0_7_11_11_i_2__4_n_7;
  wire ram_reg_0_7_11_11_i_2__5_n_4;
  wire ram_reg_0_7_11_11_i_2__5_n_5;
  wire ram_reg_0_7_11_11_i_2__5_n_6;
  wire ram_reg_0_7_11_11_i_2__5_n_7;
  wire ram_reg_0_7_11_11_i_2_n_4;
  wire ram_reg_0_7_11_11_i_2_n_5;
  wire ram_reg_0_7_11_11_i_2_n_6;
  wire ram_reg_0_7_11_11_i_2_n_7;
  wire ram_reg_0_7_11_11_i_3__0_n_0;
  wire ram_reg_0_7_11_11_i_3__1_n_0;
  wire ram_reg_0_7_11_11_i_3__2_n_0;
  wire ram_reg_0_7_11_11_i_3__3_n_0;
  wire ram_reg_0_7_11_11_i_3__4_n_0;
  wire ram_reg_0_7_11_11_i_3__5_n_0;
  wire ram_reg_0_7_11_11_i_3_n_0;
  wire ram_reg_0_7_11_11_i_4__0_n_0;
  wire ram_reg_0_7_11_11_i_4__1_n_0;
  wire ram_reg_0_7_11_11_i_4__2_n_0;
  wire ram_reg_0_7_11_11_i_4__3_n_0;
  wire ram_reg_0_7_11_11_i_4__4_n_0;
  wire ram_reg_0_7_11_11_i_4__5_n_0;
  wire ram_reg_0_7_11_11_i_4_n_0;
  wire ram_reg_0_7_11_11_i_5__0_n_0;
  wire ram_reg_0_7_11_11_i_5__1_n_0;
  wire ram_reg_0_7_11_11_i_5__2_n_0;
  wire ram_reg_0_7_11_11_i_5__3_n_0;
  wire ram_reg_0_7_11_11_i_5__4_n_0;
  wire ram_reg_0_7_11_11_i_5__5_n_0;
  wire ram_reg_0_7_11_11_i_5_n_0;
  wire ram_reg_0_7_11_11_i_6__0_n_0;
  wire ram_reg_0_7_11_11_i_6__1_n_0;
  wire ram_reg_0_7_11_11_i_6__2_n_0;
  wire ram_reg_0_7_11_11_i_6__3_n_0;
  wire ram_reg_0_7_11_11_i_6__4_n_0;
  wire ram_reg_0_7_11_11_i_6__5_n_0;
  wire ram_reg_0_7_11_11_i_6_n_0;
  wire ram_reg_0_7_11_11_i_7__0_n_0;
  wire ram_reg_0_7_11_11_i_7__1_n_0;
  wire ram_reg_0_7_11_11_i_7__2_n_0;
  wire ram_reg_0_7_11_11_i_7__3_n_0;
  wire ram_reg_0_7_11_11_i_7__4_n_0;
  wire ram_reg_0_7_11_11_i_7__5_n_0;
  wire ram_reg_0_7_11_11_i_7_n_0;
  wire ram_reg_0_7_11_11_i_8__0__0_n_0;
  wire ram_reg_0_7_11_11_i_8__0_n_0;
  wire ram_reg_0_7_11_11_i_8__1_n_0;
  wire ram_reg_0_7_11_11_i_8__2_n_0;
  wire ram_reg_0_7_11_11_i_8__3_n_0;
  wire ram_reg_0_7_11_11_i_8__4_n_0;
  wire ram_reg_0_7_11_11_i_9__0__0_n_0;
  wire ram_reg_0_7_11_11_i_9__0_n_0;
  wire ram_reg_0_7_11_11_i_9__1_n_0;
  wire ram_reg_0_7_11_11_i_9__2_n_0;
  wire ram_reg_0_7_11_11_i_9__3_n_0;
  wire ram_reg_0_7_11_11_i_9__4_n_0;
  wire ram_reg_0_7_3_3_i_10__0_n_0;
  wire ram_reg_0_7_3_3_i_10__1_n_0;
  wire ram_reg_0_7_3_3_i_10__2_n_0;
  wire ram_reg_0_7_3_3_i_10__3_n_0;
  wire ram_reg_0_7_3_3_i_10__4_n_0;
  wire ram_reg_0_7_3_3_i_10__5_n_0;
  wire ram_reg_0_7_3_3_i_10_n_0;
  wire ram_reg_0_7_3_3_i_11__0_n_0;
  wire ram_reg_0_7_3_3_i_11__1_n_0;
  wire ram_reg_0_7_3_3_i_11__2_n_0;
  wire ram_reg_0_7_3_3_i_11__3_n_0;
  wire ram_reg_0_7_3_3_i_11__4_n_0;
  wire ram_reg_0_7_3_3_i_11__5_n_0;
  wire ram_reg_0_7_3_3_i_11_n_0;
  wire ram_reg_0_7_3_3_i_12__0_n_0;
  wire ram_reg_0_7_3_3_i_12__1_n_0;
  wire ram_reg_0_7_3_3_i_12__2_n_0;
  wire ram_reg_0_7_3_3_i_12__3_n_0;
  wire ram_reg_0_7_3_3_i_12__4_n_0;
  wire ram_reg_0_7_3_3_i_12__5_n_0;
  wire ram_reg_0_7_3_3_i_12_n_0;
  wire ram_reg_0_7_3_3_i_13__0_n_0;
  wire ram_reg_0_7_3_3_i_13__1_n_0;
  wire ram_reg_0_7_3_3_i_13__2_n_0;
  wire ram_reg_0_7_3_3_i_13__3_n_0;
  wire ram_reg_0_7_3_3_i_13__4_n_0;
  wire ram_reg_0_7_3_3_i_13__5_n_0;
  wire ram_reg_0_7_3_3_i_13_n_0;
  wire ram_reg_0_7_3_3_i_14__0_n_0;
  wire ram_reg_0_7_3_3_i_14__1_n_0;
  wire ram_reg_0_7_3_3_i_14__2_n_0;
  wire ram_reg_0_7_3_3_i_14__3_n_0;
  wire ram_reg_0_7_3_3_i_14__4_n_0;
  wire ram_reg_0_7_3_3_i_14__5_n_0;
  wire ram_reg_0_7_3_3_i_14_n_0;
  wire ram_reg_0_7_3_3_i_15__0_n_0;
  wire ram_reg_0_7_3_3_i_15__1_n_0;
  wire ram_reg_0_7_3_3_i_15__2_n_0;
  wire ram_reg_0_7_3_3_i_15__3_n_0;
  wire ram_reg_0_7_3_3_i_15__4_n_0;
  wire ram_reg_0_7_3_3_i_15__5_n_0;
  wire ram_reg_0_7_3_3_i_15_n_0;
  wire ram_reg_0_7_3_3_i_16__0_n_0;
  wire ram_reg_0_7_3_3_i_16__1_n_0;
  wire ram_reg_0_7_3_3_i_16__2_n_0;
  wire ram_reg_0_7_3_3_i_16__3_n_0;
  wire ram_reg_0_7_3_3_i_16__4_n_0;
  wire ram_reg_0_7_3_3_i_16__5_n_0;
  wire ram_reg_0_7_3_3_i_16_n_0;
  wire ram_reg_0_7_3_3_i_17__0_n_0;
  wire ram_reg_0_7_3_3_i_17__1_n_0;
  wire ram_reg_0_7_3_3_i_17__2_n_0;
  wire ram_reg_0_7_3_3_i_17__3_n_0;
  wire ram_reg_0_7_3_3_i_17__4_n_0;
  wire ram_reg_0_7_3_3_i_17__5_n_0;
  wire ram_reg_0_7_3_3_i_17_n_0;
  wire ram_reg_0_7_3_3_i_18__0_n_0;
  wire ram_reg_0_7_3_3_i_18__1_n_0;
  wire ram_reg_0_7_3_3_i_18__2_n_0;
  wire ram_reg_0_7_3_3_i_18__3_n_0;
  wire ram_reg_0_7_3_3_i_18__4_n_0;
  wire ram_reg_0_7_3_3_i_18__5_n_0;
  wire ram_reg_0_7_3_3_i_18_n_0;
  wire ram_reg_0_7_3_3_i_19__0_n_0;
  wire ram_reg_0_7_3_3_i_19__0_n_1;
  wire ram_reg_0_7_3_3_i_19__0_n_2;
  wire ram_reg_0_7_3_3_i_19__0_n_3;
  wire ram_reg_0_7_3_3_i_19__0_n_4;
  wire ram_reg_0_7_3_3_i_19__0_n_5;
  wire ram_reg_0_7_3_3_i_19__0_n_6;
  wire ram_reg_0_7_3_3_i_19__0_n_7;
  wire ram_reg_0_7_3_3_i_19__1_n_0;
  wire ram_reg_0_7_3_3_i_19__1_n_1;
  wire ram_reg_0_7_3_3_i_19__1_n_2;
  wire ram_reg_0_7_3_3_i_19__1_n_3;
  wire ram_reg_0_7_3_3_i_19__1_n_4;
  wire ram_reg_0_7_3_3_i_19__1_n_5;
  wire ram_reg_0_7_3_3_i_19__1_n_6;
  wire ram_reg_0_7_3_3_i_19__1_n_7;
  wire ram_reg_0_7_3_3_i_19__2_n_0;
  wire ram_reg_0_7_3_3_i_19__2_n_1;
  wire ram_reg_0_7_3_3_i_19__2_n_2;
  wire ram_reg_0_7_3_3_i_19__2_n_3;
  wire ram_reg_0_7_3_3_i_19__2_n_4;
  wire ram_reg_0_7_3_3_i_19__2_n_5;
  wire ram_reg_0_7_3_3_i_19__2_n_6;
  wire ram_reg_0_7_3_3_i_19__2_n_7;
  wire ram_reg_0_7_3_3_i_19__3_n_0;
  wire ram_reg_0_7_3_3_i_19__3_n_1;
  wire ram_reg_0_7_3_3_i_19__3_n_2;
  wire ram_reg_0_7_3_3_i_19__3_n_3;
  wire ram_reg_0_7_3_3_i_19__3_n_4;
  wire ram_reg_0_7_3_3_i_19__3_n_5;
  wire ram_reg_0_7_3_3_i_19__3_n_6;
  wire ram_reg_0_7_3_3_i_19__3_n_7;
  wire ram_reg_0_7_3_3_i_19__4_n_0;
  wire ram_reg_0_7_3_3_i_19__4_n_1;
  wire ram_reg_0_7_3_3_i_19__4_n_2;
  wire ram_reg_0_7_3_3_i_19__4_n_3;
  wire ram_reg_0_7_3_3_i_19__4_n_4;
  wire ram_reg_0_7_3_3_i_19__4_n_5;
  wire ram_reg_0_7_3_3_i_19__4_n_6;
  wire ram_reg_0_7_3_3_i_19__4_n_7;
  wire ram_reg_0_7_3_3_i_19__5_n_0;
  wire ram_reg_0_7_3_3_i_19__5_n_1;
  wire ram_reg_0_7_3_3_i_19__5_n_2;
  wire ram_reg_0_7_3_3_i_19__5_n_3;
  wire ram_reg_0_7_3_3_i_19__5_n_4;
  wire ram_reg_0_7_3_3_i_19__5_n_5;
  wire ram_reg_0_7_3_3_i_19__5_n_6;
  wire ram_reg_0_7_3_3_i_19__5_n_7;
  wire ram_reg_0_7_3_3_i_19_n_0;
  wire ram_reg_0_7_3_3_i_19_n_1;
  wire ram_reg_0_7_3_3_i_19_n_2;
  wire ram_reg_0_7_3_3_i_19_n_3;
  wire ram_reg_0_7_3_3_i_19_n_4;
  wire ram_reg_0_7_3_3_i_19_n_5;
  wire ram_reg_0_7_3_3_i_19_n_6;
  wire ram_reg_0_7_3_3_i_19_n_7;
  wire ram_reg_0_7_3_3_i_1__0_n_0;
  wire ram_reg_0_7_3_3_i_1__0_n_1;
  wire ram_reg_0_7_3_3_i_1__0_n_2;
  wire ram_reg_0_7_3_3_i_1__0_n_3;
  wire ram_reg_0_7_3_3_i_1__0_n_4;
  wire ram_reg_0_7_3_3_i_1__0_n_5;
  wire ram_reg_0_7_3_3_i_1__0_n_6;
  wire ram_reg_0_7_3_3_i_1__0_n_7;
  wire ram_reg_0_7_3_3_i_1__1_n_0;
  wire ram_reg_0_7_3_3_i_1__1_n_1;
  wire ram_reg_0_7_3_3_i_1__1_n_2;
  wire ram_reg_0_7_3_3_i_1__1_n_3;
  wire ram_reg_0_7_3_3_i_1__1_n_4;
  wire ram_reg_0_7_3_3_i_1__1_n_5;
  wire ram_reg_0_7_3_3_i_1__1_n_6;
  wire ram_reg_0_7_3_3_i_1__1_n_7;
  wire ram_reg_0_7_3_3_i_1__2_n_0;
  wire ram_reg_0_7_3_3_i_1__2_n_1;
  wire ram_reg_0_7_3_3_i_1__2_n_2;
  wire ram_reg_0_7_3_3_i_1__2_n_3;
  wire ram_reg_0_7_3_3_i_1__2_n_4;
  wire ram_reg_0_7_3_3_i_1__2_n_5;
  wire ram_reg_0_7_3_3_i_1__2_n_6;
  wire ram_reg_0_7_3_3_i_1__2_n_7;
  wire ram_reg_0_7_3_3_i_1__3_n_0;
  wire ram_reg_0_7_3_3_i_1__3_n_1;
  wire ram_reg_0_7_3_3_i_1__3_n_2;
  wire ram_reg_0_7_3_3_i_1__3_n_3;
  wire ram_reg_0_7_3_3_i_1__3_n_4;
  wire ram_reg_0_7_3_3_i_1__3_n_5;
  wire ram_reg_0_7_3_3_i_1__3_n_6;
  wire ram_reg_0_7_3_3_i_1__3_n_7;
  wire ram_reg_0_7_3_3_i_1__4_n_0;
  wire ram_reg_0_7_3_3_i_1__4_n_1;
  wire ram_reg_0_7_3_3_i_1__4_n_2;
  wire ram_reg_0_7_3_3_i_1__4_n_3;
  wire ram_reg_0_7_3_3_i_1__4_n_4;
  wire ram_reg_0_7_3_3_i_1__4_n_5;
  wire ram_reg_0_7_3_3_i_1__4_n_6;
  wire ram_reg_0_7_3_3_i_1__4_n_7;
  wire ram_reg_0_7_3_3_i_1__5_n_0;
  wire ram_reg_0_7_3_3_i_1__5_n_1;
  wire ram_reg_0_7_3_3_i_1__5_n_2;
  wire ram_reg_0_7_3_3_i_1__5_n_3;
  wire ram_reg_0_7_3_3_i_1__5_n_4;
  wire ram_reg_0_7_3_3_i_1__5_n_5;
  wire ram_reg_0_7_3_3_i_1__5_n_6;
  wire ram_reg_0_7_3_3_i_1__5_n_7;
  wire ram_reg_0_7_3_3_i_1_n_0;
  wire ram_reg_0_7_3_3_i_1_n_1;
  wire ram_reg_0_7_3_3_i_1_n_2;
  wire ram_reg_0_7_3_3_i_1_n_3;
  wire ram_reg_0_7_3_3_i_1_n_4;
  wire ram_reg_0_7_3_3_i_1_n_5;
  wire ram_reg_0_7_3_3_i_1_n_6;
  wire ram_reg_0_7_3_3_i_1_n_7;
  wire ram_reg_0_7_3_3_i_20__0_n_0;
  wire ram_reg_0_7_3_3_i_20__1_n_0;
  wire ram_reg_0_7_3_3_i_20__2_n_0;
  wire ram_reg_0_7_3_3_i_20__3_n_0;
  wire ram_reg_0_7_3_3_i_20__4_n_0;
  wire ram_reg_0_7_3_3_i_20__5_n_0;
  wire ram_reg_0_7_3_3_i_20_n_0;
  wire ram_reg_0_7_3_3_i_21__0_n_0;
  wire ram_reg_0_7_3_3_i_21__1_n_0;
  wire ram_reg_0_7_3_3_i_21__2_n_0;
  wire ram_reg_0_7_3_3_i_21__3_n_0;
  wire ram_reg_0_7_3_3_i_21__4_n_0;
  wire ram_reg_0_7_3_3_i_21__5_n_0;
  wire ram_reg_0_7_3_3_i_21_n_0;
  wire ram_reg_0_7_3_3_i_22__0_n_0;
  wire ram_reg_0_7_3_3_i_22__1_n_0;
  wire ram_reg_0_7_3_3_i_22__2_n_0;
  wire ram_reg_0_7_3_3_i_22__3_n_0;
  wire ram_reg_0_7_3_3_i_22__4_n_0;
  wire ram_reg_0_7_3_3_i_22__5_n_0;
  wire ram_reg_0_7_3_3_i_22_n_0;
  wire ram_reg_0_7_3_3_i_23__0_n_0;
  wire ram_reg_0_7_3_3_i_23__1_n_0;
  wire ram_reg_0_7_3_3_i_23__2_n_0;
  wire ram_reg_0_7_3_3_i_23__3_n_0;
  wire ram_reg_0_7_3_3_i_23__4_n_0;
  wire ram_reg_0_7_3_3_i_23__5_n_0;
  wire ram_reg_0_7_3_3_i_23_n_0;
  wire ram_reg_0_7_3_3_i_24__0_n_0;
  wire ram_reg_0_7_3_3_i_24__1_n_0;
  wire ram_reg_0_7_3_3_i_24__2_n_0;
  wire ram_reg_0_7_3_3_i_24__3_n_0;
  wire ram_reg_0_7_3_3_i_24__4_n_0;
  wire ram_reg_0_7_3_3_i_24__5_n_0;
  wire ram_reg_0_7_3_3_i_24_n_0;
  wire ram_reg_0_7_3_3_i_25__0_n_0;
  wire ram_reg_0_7_3_3_i_25__1_n_0;
  wire ram_reg_0_7_3_3_i_25__2_n_0;
  wire ram_reg_0_7_3_3_i_25__3_n_0;
  wire ram_reg_0_7_3_3_i_25__4_n_0;
  wire ram_reg_0_7_3_3_i_25__5_n_0;
  wire ram_reg_0_7_3_3_i_25_n_0;
  wire ram_reg_0_7_3_3_i_26__0_n_0;
  wire ram_reg_0_7_3_3_i_26__1_n_0;
  wire ram_reg_0_7_3_3_i_26__2_n_0;
  wire ram_reg_0_7_3_3_i_26__3_n_0;
  wire ram_reg_0_7_3_3_i_26__4_n_0;
  wire ram_reg_0_7_3_3_i_26__5_n_0;
  wire ram_reg_0_7_3_3_i_26_n_0;
  wire ram_reg_0_7_3_3_i_27__0_n_0;
  wire ram_reg_0_7_3_3_i_27__1_n_0;
  wire ram_reg_0_7_3_3_i_27__2_n_0;
  wire ram_reg_0_7_3_3_i_27__3_n_0;
  wire ram_reg_0_7_3_3_i_27__4_n_0;
  wire ram_reg_0_7_3_3_i_27__5_n_0;
  wire ram_reg_0_7_3_3_i_27_n_0;
  wire ram_reg_0_7_3_3_i_2__0_n_0;
  wire ram_reg_0_7_3_3_i_2__0_n_1;
  wire ram_reg_0_7_3_3_i_2__0_n_2;
  wire ram_reg_0_7_3_3_i_2__0_n_3;
  wire ram_reg_0_7_3_3_i_2__0_n_4;
  wire ram_reg_0_7_3_3_i_2__0_n_5;
  wire ram_reg_0_7_3_3_i_2__0_n_6;
  wire ram_reg_0_7_3_3_i_2__0_n_7;
  wire ram_reg_0_7_3_3_i_2__1_n_0;
  wire ram_reg_0_7_3_3_i_2__1_n_1;
  wire ram_reg_0_7_3_3_i_2__1_n_2;
  wire ram_reg_0_7_3_3_i_2__1_n_3;
  wire ram_reg_0_7_3_3_i_2__1_n_4;
  wire ram_reg_0_7_3_3_i_2__1_n_5;
  wire ram_reg_0_7_3_3_i_2__1_n_6;
  wire ram_reg_0_7_3_3_i_2__1_n_7;
  wire ram_reg_0_7_3_3_i_2__2_n_0;
  wire ram_reg_0_7_3_3_i_2__2_n_1;
  wire ram_reg_0_7_3_3_i_2__2_n_2;
  wire ram_reg_0_7_3_3_i_2__2_n_3;
  wire ram_reg_0_7_3_3_i_2__2_n_4;
  wire ram_reg_0_7_3_3_i_2__2_n_5;
  wire ram_reg_0_7_3_3_i_2__2_n_6;
  wire ram_reg_0_7_3_3_i_2__2_n_7;
  wire ram_reg_0_7_3_3_i_2__3_n_0;
  wire ram_reg_0_7_3_3_i_2__3_n_1;
  wire ram_reg_0_7_3_3_i_2__3_n_2;
  wire ram_reg_0_7_3_3_i_2__3_n_3;
  wire ram_reg_0_7_3_3_i_2__3_n_4;
  wire ram_reg_0_7_3_3_i_2__3_n_5;
  wire ram_reg_0_7_3_3_i_2__3_n_6;
  wire ram_reg_0_7_3_3_i_2__3_n_7;
  wire ram_reg_0_7_3_3_i_2__4_n_0;
  wire ram_reg_0_7_3_3_i_2__4_n_1;
  wire ram_reg_0_7_3_3_i_2__4_n_2;
  wire ram_reg_0_7_3_3_i_2__4_n_3;
  wire ram_reg_0_7_3_3_i_2__4_n_4;
  wire ram_reg_0_7_3_3_i_2__4_n_5;
  wire ram_reg_0_7_3_3_i_2__4_n_6;
  wire ram_reg_0_7_3_3_i_2__4_n_7;
  wire ram_reg_0_7_3_3_i_2__5_n_0;
  wire ram_reg_0_7_3_3_i_2__5_n_1;
  wire ram_reg_0_7_3_3_i_2__5_n_2;
  wire ram_reg_0_7_3_3_i_2__5_n_3;
  wire ram_reg_0_7_3_3_i_2__5_n_4;
  wire ram_reg_0_7_3_3_i_2__5_n_5;
  wire ram_reg_0_7_3_3_i_2__5_n_6;
  wire ram_reg_0_7_3_3_i_2__5_n_7;
  wire ram_reg_0_7_3_3_i_2_n_0;
  wire ram_reg_0_7_3_3_i_2_n_1;
  wire ram_reg_0_7_3_3_i_2_n_2;
  wire ram_reg_0_7_3_3_i_2_n_3;
  wire ram_reg_0_7_3_3_i_2_n_4;
  wire ram_reg_0_7_3_3_i_2_n_5;
  wire ram_reg_0_7_3_3_i_2_n_6;
  wire ram_reg_0_7_3_3_i_2_n_7;
  wire ram_reg_0_7_3_3_i_3__0_n_0;
  wire ram_reg_0_7_3_3_i_3__1_n_0;
  wire ram_reg_0_7_3_3_i_3__2_n_0;
  wire ram_reg_0_7_3_3_i_3__3_n_0;
  wire ram_reg_0_7_3_3_i_3__4_n_0;
  wire ram_reg_0_7_3_3_i_3__5_n_0;
  wire ram_reg_0_7_3_3_i_3_n_0;
  wire ram_reg_0_7_3_3_i_4__0_n_0;
  wire ram_reg_0_7_3_3_i_4__1_n_0;
  wire ram_reg_0_7_3_3_i_4__2_n_0;
  wire ram_reg_0_7_3_3_i_4__3_n_0;
  wire ram_reg_0_7_3_3_i_4__4_n_0;
  wire ram_reg_0_7_3_3_i_4__5_n_0;
  wire ram_reg_0_7_3_3_i_4_n_0;
  wire ram_reg_0_7_3_3_i_5__0_n_0;
  wire ram_reg_0_7_3_3_i_5__1_n_0;
  wire ram_reg_0_7_3_3_i_5__2_n_0;
  wire ram_reg_0_7_3_3_i_5__3_n_0;
  wire ram_reg_0_7_3_3_i_5__4_n_0;
  wire ram_reg_0_7_3_3_i_5__5_n_0;
  wire ram_reg_0_7_3_3_i_5_n_0;
  wire ram_reg_0_7_3_3_i_6__0_n_0;
  wire ram_reg_0_7_3_3_i_6__1_n_0;
  wire ram_reg_0_7_3_3_i_6__2_n_0;
  wire ram_reg_0_7_3_3_i_6__3_n_0;
  wire ram_reg_0_7_3_3_i_6__4_n_0;
  wire ram_reg_0_7_3_3_i_6__5_n_0;
  wire ram_reg_0_7_3_3_i_6_n_0;
  wire ram_reg_0_7_3_3_i_7__0_n_0;
  wire ram_reg_0_7_3_3_i_7__1_n_0;
  wire ram_reg_0_7_3_3_i_7__2_n_0;
  wire ram_reg_0_7_3_3_i_7__3_n_0;
  wire ram_reg_0_7_3_3_i_7__4_n_0;
  wire ram_reg_0_7_3_3_i_7__5_n_0;
  wire ram_reg_0_7_3_3_i_7_n_0;
  wire ram_reg_0_7_3_3_i_8__0_n_0;
  wire ram_reg_0_7_3_3_i_8__1_n_0;
  wire ram_reg_0_7_3_3_i_8__2_n_0;
  wire ram_reg_0_7_3_3_i_8__3_n_0;
  wire ram_reg_0_7_3_3_i_8__4_n_0;
  wire ram_reg_0_7_3_3_i_8__5_n_0;
  wire ram_reg_0_7_3_3_i_8_n_0;
  wire ram_reg_0_7_3_3_i_9__0_n_0;
  wire ram_reg_0_7_3_3_i_9__1_n_0;
  wire ram_reg_0_7_3_3_i_9__2_n_0;
  wire ram_reg_0_7_3_3_i_9__3_n_0;
  wire ram_reg_0_7_3_3_i_9__4_n_0;
  wire ram_reg_0_7_3_3_i_9__5_n_0;
  wire ram_reg_0_7_3_3_i_9_n_0;
  wire [15:0]sext_ln50_83_fu_471_p1;
  wire [15:0]sext_ln50_84_fu_481_p1;
  wire [15:0]sext_ln50_86_fu_501_p1;
  wire [15:0]sext_ln50_87_fu_511_p1;
  wire [7:1]NLW_p_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_p_i_1_O_UNCONNECTED;
  wire [7:1]NLW_p_i_27_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_27_O_UNCONNECTED;
  wire [7:1]NLW_p_i_4_CO_UNCONNECTED;
  wire [7:2]NLW_p_i_4_O_UNCONNECTED;
  wire [7:1]NLW_p_i_47_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_47_O_UNCONNECTED;
  wire [7:1]NLW_p_i_67_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_67_O_UNCONNECTED;
  wire [7:1]NLW_p_i_7_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_7_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__0_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__0__0_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__1_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__2_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__3_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__4_O_UNCONNECTED;
  wire [4:0]NLW_ram_reg_0_7_0_0_i_1__5_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__0_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__0__0_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__1_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__2_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__3_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_2__4_O_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_0_0_i_3__0_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13__0_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13__0_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13__1_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13__1_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13__2_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13__2_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13__3_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13__3_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_13__4_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_13__4_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_14__5_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_14__5_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__0_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__0_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__1_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__1_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__2_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__2_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__3_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__3_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__4_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__4_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_1__5_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_1__5_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__0_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__0_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__1_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__1_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__2_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__2_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__3_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__3_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__4_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__4_O_UNCONNECTED;
  wire [7:4]NLW_ram_reg_0_7_11_11_i_2__5_CO_UNCONNECTED;
  wire [7:5]NLW_ram_reg_0_7_11_11_i_2__5_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb DCT_ama_addmuladdbkb_U131
       (.A(A),
        .D(D),
        .DCT_1D_out_buf_col_0_d0(DCT_1D_out_buf_col_0_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud DCT_mac_muladd_16cud_U132
       (.P({DCT_mac_muladd_16cud_U132_n_0,DCT_mac_muladd_16cud_U132_n_1,DCT_mac_muladd_16cud_U132_n_2,DCT_mac_muladd_16cud_U132_n_3,DCT_mac_muladd_16cud_U132_n_4,DCT_mac_muladd_16cud_U132_n_5,DCT_mac_muladd_16cud_U132_n_6,DCT_mac_muladd_16cud_U132_n_7,DCT_mac_muladd_16cud_U132_n_8,DCT_mac_muladd_16cud_U132_n_9,DCT_mac_muladd_16cud_U132_n_10,DCT_mac_muladd_16cud_U132_n_11,DCT_mac_muladd_16cud_U132_n_12,DCT_mac_muladd_16cud_U132_n_13,DCT_mac_muladd_16cud_U132_n_14,DCT_mac_muladd_16cud_U132_n_15,DCT_mac_muladd_16cud_U132_n_16,DCT_mac_muladd_16cud_U132_n_17,DCT_mac_muladd_16cud_U132_n_18,DCT_mac_muladd_16cud_U132_n_19,DCT_mac_muladd_16cud_U132_n_20,DCT_mac_muladd_16cud_U132_n_21,DCT_mac_muladd_16cud_U132_n_22,DCT_mac_muladd_16cud_U132_n_23,DCT_mac_muladd_16cud_U132_n_24,DCT_mac_muladd_16cud_U132_n_25,DCT_mac_muladd_16cud_U132_n_26,DCT_mac_muladd_16cud_U132_n_27,DCT_mac_muladd_16cud_U132_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50 DCT_mac_muladd_16cud_U152
       (.P({DCT_mac_muladd_16cud_U152_n_0,DCT_mac_muladd_16cud_U152_n_1,DCT_mac_muladd_16cud_U152_n_2,DCT_mac_muladd_16cud_U152_n_3,DCT_mac_muladd_16cud_U152_n_4,DCT_mac_muladd_16cud_U152_n_5,DCT_mac_muladd_16cud_U152_n_6,DCT_mac_muladd_16cud_U152_n_7,DCT_mac_muladd_16cud_U152_n_8,DCT_mac_muladd_16cud_U152_n_9,DCT_mac_muladd_16cud_U152_n_10,DCT_mac_muladd_16cud_U152_n_11,DCT_mac_muladd_16cud_U152_n_12,DCT_mac_muladd_16cud_U152_n_13,DCT_mac_muladd_16cud_U152_n_14,DCT_mac_muladd_16cud_U152_n_15,DCT_mac_muladd_16cud_U152_n_16,DCT_mac_muladd_16cud_U152_n_17,DCT_mac_muladd_16cud_U152_n_18,DCT_mac_muladd_16cud_U152_n_19,DCT_mac_muladd_16cud_U152_n_20,DCT_mac_muladd_16cud_U152_n_21,DCT_mac_muladd_16cud_U152_n_22,DCT_mac_muladd_16cud_U152_n_23,DCT_mac_muladd_16cud_U152_n_24,DCT_mac_muladd_16cud_U152_n_25,DCT_mac_muladd_16cud_U152_n_26,DCT_mac_muladd_16cud_U152_n_27,DCT_mac_muladd_16cud_U152_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51 DCT_mac_muladd_16cud_U156
       (.P({DCT_mac_muladd_16cud_U156_n_0,DCT_mac_muladd_16cud_U156_n_1,DCT_mac_muladd_16cud_U156_n_2,DCT_mac_muladd_16cud_U156_n_3,DCT_mac_muladd_16cud_U156_n_4,DCT_mac_muladd_16cud_U156_n_5,DCT_mac_muladd_16cud_U156_n_6,DCT_mac_muladd_16cud_U156_n_7,DCT_mac_muladd_16cud_U156_n_8,DCT_mac_muladd_16cud_U156_n_9,DCT_mac_muladd_16cud_U156_n_10,DCT_mac_muladd_16cud_U156_n_11,DCT_mac_muladd_16cud_U156_n_12,DCT_mac_muladd_16cud_U156_n_13,DCT_mac_muladd_16cud_U156_n_14,DCT_mac_muladd_16cud_U156_n_15,DCT_mac_muladd_16cud_U156_n_16,DCT_mac_muladd_16cud_U156_n_17,DCT_mac_muladd_16cud_U156_n_18,DCT_mac_muladd_16cud_U156_n_19,DCT_mac_muladd_16cud_U156_n_20,DCT_mac_muladd_16cud_U156_n_21,DCT_mac_muladd_16cud_U156_n_22,DCT_mac_muladd_16cud_U156_n_23,DCT_mac_muladd_16cud_U156_n_24,DCT_mac_muladd_16cud_U156_n_25,DCT_mac_muladd_16cud_U156_n_26,DCT_mac_muladd_16cud_U156_n_27,DCT_mac_muladd_16cud_U156_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52 DCT_mac_muladd_16cud_U160
       (.P({DCT_mac_muladd_16cud_U160_n_0,DCT_mac_muladd_16cud_U160_n_1,DCT_mac_muladd_16cud_U160_n_2,DCT_mac_muladd_16cud_U160_n_3,DCT_mac_muladd_16cud_U160_n_4,DCT_mac_muladd_16cud_U160_n_5,DCT_mac_muladd_16cud_U160_n_6,DCT_mac_muladd_16cud_U160_n_7,DCT_mac_muladd_16cud_U160_n_8,DCT_mac_muladd_16cud_U160_n_9,DCT_mac_muladd_16cud_U160_n_10,DCT_mac_muladd_16cud_U160_n_11,DCT_mac_muladd_16cud_U160_n_12,DCT_mac_muladd_16cud_U160_n_13,DCT_mac_muladd_16cud_U160_n_14,DCT_mac_muladd_16cud_U160_n_15,DCT_mac_muladd_16cud_U160_n_16,DCT_mac_muladd_16cud_U160_n_17,DCT_mac_muladd_16cud_U160_n_18,DCT_mac_muladd_16cud_U160_n_19,DCT_mac_muladd_16cud_U160_n_20,DCT_mac_muladd_16cud_U160_n_21,DCT_mac_muladd_16cud_U160_n_22,DCT_mac_muladd_16cud_U160_n_23,DCT_mac_muladd_16cud_U160_n_24,DCT_mac_muladd_16cud_U160_n_25,DCT_mac_muladd_16cud_U160_n_26,DCT_mac_muladd_16cud_U160_n_27,DCT_mac_muladd_16cud_U160_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53 DCT_mac_muladd_16cud_U164
       (.P({DCT_mac_muladd_16cud_U164_n_0,DCT_mac_muladd_16cud_U164_n_1,DCT_mac_muladd_16cud_U164_n_2,DCT_mac_muladd_16cud_U164_n_3,DCT_mac_muladd_16cud_U164_n_4,DCT_mac_muladd_16cud_U164_n_5,DCT_mac_muladd_16cud_U164_n_6,DCT_mac_muladd_16cud_U164_n_7,DCT_mac_muladd_16cud_U164_n_8,DCT_mac_muladd_16cud_U164_n_9,DCT_mac_muladd_16cud_U164_n_10,DCT_mac_muladd_16cud_U164_n_11,DCT_mac_muladd_16cud_U164_n_12,DCT_mac_muladd_16cud_U164_n_13,DCT_mac_muladd_16cud_U164_n_14,DCT_mac_muladd_16cud_U164_n_15,DCT_mac_muladd_16cud_U164_n_16,DCT_mac_muladd_16cud_U164_n_17,DCT_mac_muladd_16cud_U164_n_18,DCT_mac_muladd_16cud_U164_n_19,DCT_mac_muladd_16cud_U164_n_20,DCT_mac_muladd_16cud_U164_n_21,DCT_mac_muladd_16cud_U164_n_22,DCT_mac_muladd_16cud_U164_n_23,DCT_mac_muladd_16cud_U164_n_24,DCT_mac_muladd_16cud_U164_n_25,DCT_mac_muladd_16cud_U164_n_26,DCT_mac_muladd_16cud_U164_n_27,DCT_mac_muladd_16cud_U164_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54 DCT_mac_muladd_16cud_U182
       (.P({DCT_mac_muladd_16cud_U182_n_0,DCT_mac_muladd_16cud_U182_n_1,DCT_mac_muladd_16cud_U182_n_2,DCT_mac_muladd_16cud_U182_n_3,DCT_mac_muladd_16cud_U182_n_4,DCT_mac_muladd_16cud_U182_n_5,DCT_mac_muladd_16cud_U182_n_6,DCT_mac_muladd_16cud_U182_n_7,DCT_mac_muladd_16cud_U182_n_8,DCT_mac_muladd_16cud_U182_n_9,DCT_mac_muladd_16cud_U182_n_10,DCT_mac_muladd_16cud_U182_n_11,DCT_mac_muladd_16cud_U182_n_12,DCT_mac_muladd_16cud_U182_n_13,DCT_mac_muladd_16cud_U182_n_14,DCT_mac_muladd_16cud_U182_n_15,DCT_mac_muladd_16cud_U182_n_16,DCT_mac_muladd_16cud_U182_n_17,DCT_mac_muladd_16cud_U182_n_18,DCT_mac_muladd_16cud_U182_n_19,DCT_mac_muladd_16cud_U182_n_20,DCT_mac_muladd_16cud_U182_n_21,DCT_mac_muladd_16cud_U182_n_22,DCT_mac_muladd_16cud_U182_n_23,DCT_mac_muladd_16cud_U182_n_24,DCT_mac_muladd_16cud_U182_n_25,DCT_mac_muladd_16cud_U182_n_26,DCT_mac_muladd_16cud_U182_n_27}),
        .S({DCT_mac_muladd_16cud_U182_n_28,DCT_mac_muladd_16cud_U182_n_29}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0),
        .ram_reg_0_7_11_11_i_2__5(DCT_mac_muladd_16fYi_U180_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55 DCT_mac_muladd_16cud_U184
       (.P({DCT_mac_muladd_16cud_U184_n_0,DCT_mac_muladd_16cud_U184_n_1,DCT_mac_muladd_16cud_U184_n_2,DCT_mac_muladd_16cud_U184_n_3,DCT_mac_muladd_16cud_U184_n_4,DCT_mac_muladd_16cud_U184_n_5,DCT_mac_muladd_16cud_U184_n_6,DCT_mac_muladd_16cud_U184_n_7,DCT_mac_muladd_16cud_U184_n_8,DCT_mac_muladd_16cud_U184_n_9,DCT_mac_muladd_16cud_U184_n_10,DCT_mac_muladd_16cud_U184_n_11,DCT_mac_muladd_16cud_U184_n_12,DCT_mac_muladd_16cud_U184_n_13,DCT_mac_muladd_16cud_U184_n_14,DCT_mac_muladd_16cud_U184_n_15,DCT_mac_muladd_16cud_U184_n_16,DCT_mac_muladd_16cud_U184_n_17,DCT_mac_muladd_16cud_U184_n_18,DCT_mac_muladd_16cud_U184_n_19,DCT_mac_muladd_16cud_U184_n_20,DCT_mac_muladd_16cud_U184_n_21,DCT_mac_muladd_16cud_U184_n_22,DCT_mac_muladd_16cud_U184_n_23,DCT_mac_muladd_16cud_U184_n_24,DCT_mac_muladd_16cud_U184_n_25,DCT_mac_muladd_16cud_U184_n_26,DCT_mac_muladd_16cud_U184_n_27,DCT_mac_muladd_16cud_U184_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi DCT_mac_muladd_16fYi_U135
       (.P({DCT_mac_muladd_16fYi_U135_n_0,DCT_mac_muladd_16fYi_U135_n_1,DCT_mac_muladd_16fYi_U135_n_2,DCT_mac_muladd_16fYi_U135_n_3,DCT_mac_muladd_16fYi_U135_n_4,DCT_mac_muladd_16fYi_U135_n_5,DCT_mac_muladd_16fYi_U135_n_6,DCT_mac_muladd_16fYi_U135_n_7,DCT_mac_muladd_16fYi_U135_n_8,DCT_mac_muladd_16fYi_U135_n_9,DCT_mac_muladd_16fYi_U135_n_10,DCT_mac_muladd_16fYi_U135_n_11,DCT_mac_muladd_16fYi_U135_n_12,DCT_mac_muladd_16fYi_U135_n_13,DCT_mac_muladd_16fYi_U135_n_14,DCT_mac_muladd_16fYi_U135_n_15,DCT_mac_muladd_16fYi_U135_n_16,DCT_mac_muladd_16fYi_U135_n_17,DCT_mac_muladd_16fYi_U135_n_18,DCT_mac_muladd_16fYi_U135_n_19,DCT_mac_muladd_16fYi_U135_n_20,DCT_mac_muladd_16fYi_U135_n_21,DCT_mac_muladd_16fYi_U135_n_22,DCT_mac_muladd_16fYi_U135_n_23,DCT_mac_muladd_16fYi_U135_n_24,DCT_mac_muladd_16fYi_U135_n_25,DCT_mac_muladd_16fYi_U135_n_26,DCT_mac_muladd_16fYi_U135_n_27}),
        .S(DCT_mac_muladd_16fYi_U135_n_28),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0),
        .ram_reg_0_7_11_11_i_2(DCT_mac_muladd_16cud_U132_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56 DCT_mac_muladd_16fYi_U180
       (.P({DCT_mac_muladd_16fYi_U180_n_0,DCT_mac_muladd_16fYi_U180_n_1,DCT_mac_muladd_16fYi_U180_n_2,DCT_mac_muladd_16fYi_U180_n_3,DCT_mac_muladd_16fYi_U180_n_4,DCT_mac_muladd_16fYi_U180_n_5,DCT_mac_muladd_16fYi_U180_n_6,DCT_mac_muladd_16fYi_U180_n_7,DCT_mac_muladd_16fYi_U180_n_8,DCT_mac_muladd_16fYi_U180_n_9,DCT_mac_muladd_16fYi_U180_n_10,DCT_mac_muladd_16fYi_U180_n_11,DCT_mac_muladd_16fYi_U180_n_12,DCT_mac_muladd_16fYi_U180_n_13,DCT_mac_muladd_16fYi_U180_n_14,DCT_mac_muladd_16fYi_U180_n_15,DCT_mac_muladd_16fYi_U180_n_16,DCT_mac_muladd_16fYi_U180_n_17,DCT_mac_muladd_16fYi_U180_n_18,DCT_mac_muladd_16fYi_U180_n_19,DCT_mac_muladd_16fYi_U180_n_20,DCT_mac_muladd_16fYi_U180_n_21,DCT_mac_muladd_16fYi_U180_n_22,DCT_mac_muladd_16fYi_U180_n_23,DCT_mac_muladd_16fYi_U180_n_24,DCT_mac_muladd_16fYi_U180_n_25,DCT_mac_muladd_16fYi_U180_n_26,DCT_mac_muladd_16fYi_U180_n_27}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j DCT_mac_muladd_16g8j_U136
       (.P({DCT_mac_muladd_16g8j_U136_n_0,DCT_mac_muladd_16g8j_U136_n_1,DCT_mac_muladd_16g8j_U136_n_2,DCT_mac_muladd_16g8j_U136_n_3,DCT_mac_muladd_16g8j_U136_n_4,DCT_mac_muladd_16g8j_U136_n_5,DCT_mac_muladd_16g8j_U136_n_6,DCT_mac_muladd_16g8j_U136_n_7,DCT_mac_muladd_16g8j_U136_n_8,DCT_mac_muladd_16g8j_U136_n_9,DCT_mac_muladd_16g8j_U136_n_10,DCT_mac_muladd_16g8j_U136_n_11,DCT_mac_muladd_16g8j_U136_n_12,DCT_mac_muladd_16g8j_U136_n_13,DCT_mac_muladd_16g8j_U136_n_14,DCT_mac_muladd_16g8j_U136_n_15,DCT_mac_muladd_16g8j_U136_n_16,DCT_mac_muladd_16g8j_U136_n_17,DCT_mac_muladd_16g8j_U136_n_18,DCT_mac_muladd_16g8j_U136_n_19,DCT_mac_muladd_16g8j_U136_n_20,DCT_mac_muladd_16g8j_U136_n_21,DCT_mac_muladd_16g8j_U136_n_22,DCT_mac_muladd_16g8j_U136_n_23,DCT_mac_muladd_16g8j_U136_n_24,DCT_mac_muladd_16g8j_U136_n_25,DCT_mac_muladd_16g8j_U136_n_26,DCT_mac_muladd_16g8j_U136_n_27}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs DCT_mac_muladd_16ibs_U138
       (.DSP_ALU_INST(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ),
        .P(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 ),
        .S({DCT_mac_muladd_16ibs_U138_n_28,DCT_mac_muladd_16ibs_U138_n_29}),
        .input_6_q0(input_6_q0),
        .ram_reg_0_7_11_11_i_13(DCT_mac_muladd_16g8j_U136_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57 DCT_mac_muladd_16ibs_U162
       (.DSP_ALU_INST(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ),
        .P(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 ),
        .input_6_q0(input_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC DCT_mac_muladd_16jbC_U139
       (.P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58 DCT_mac_muladd_16jbC_U155
       (.P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59 DCT_mac_muladd_16jbC_U171
       (.P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM DCT_mac_muladd_16kbM_U141
       (.P({DCT_mac_muladd_16kbM_U141_n_0,DCT_mac_muladd_16kbM_U141_n_1,DCT_mac_muladd_16kbM_U141_n_2,DCT_mac_muladd_16kbM_U141_n_3,DCT_mac_muladd_16kbM_U141_n_4,DCT_mac_muladd_16kbM_U141_n_5,DCT_mac_muladd_16kbM_U141_n_6,DCT_mac_muladd_16kbM_U141_n_7,DCT_mac_muladd_16kbM_U141_n_8,DCT_mac_muladd_16kbM_U141_n_9,DCT_mac_muladd_16kbM_U141_n_10,DCT_mac_muladd_16kbM_U141_n_11,DCT_mac_muladd_16kbM_U141_n_12,DCT_mac_muladd_16kbM_U141_n_13,DCT_mac_muladd_16kbM_U141_n_14,DCT_mac_muladd_16kbM_U141_n_15,DCT_mac_muladd_16kbM_U141_n_16,DCT_mac_muladd_16kbM_U141_n_17,DCT_mac_muladd_16kbM_U141_n_18,DCT_mac_muladd_16kbM_U141_n_19,DCT_mac_muladd_16kbM_U141_n_20,DCT_mac_muladd_16kbM_U141_n_21,DCT_mac_muladd_16kbM_U141_n_22,DCT_mac_muladd_16kbM_U141_n_23,DCT_mac_muladd_16kbM_U141_n_24,DCT_mac_muladd_16kbM_U141_n_25,DCT_mac_muladd_16kbM_U141_n_26,DCT_mac_muladd_16kbM_U141_n_27,DCT_mac_muladd_16kbM_U141_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60 DCT_mac_muladd_16kbM_U172
       (.P({DCT_mac_muladd_16kbM_U172_n_0,DCT_mac_muladd_16kbM_U172_n_1,DCT_mac_muladd_16kbM_U172_n_2,DCT_mac_muladd_16kbM_U172_n_3,DCT_mac_muladd_16kbM_U172_n_4,DCT_mac_muladd_16kbM_U172_n_5,DCT_mac_muladd_16kbM_U172_n_6,DCT_mac_muladd_16kbM_U172_n_7,DCT_mac_muladd_16kbM_U172_n_8,DCT_mac_muladd_16kbM_U172_n_9,DCT_mac_muladd_16kbM_U172_n_10,DCT_mac_muladd_16kbM_U172_n_11,DCT_mac_muladd_16kbM_U172_n_12,DCT_mac_muladd_16kbM_U172_n_13,DCT_mac_muladd_16kbM_U172_n_14,DCT_mac_muladd_16kbM_U172_n_15,DCT_mac_muladd_16kbM_U172_n_16,DCT_mac_muladd_16kbM_U172_n_17,DCT_mac_muladd_16kbM_U172_n_18,DCT_mac_muladd_16kbM_U172_n_19,DCT_mac_muladd_16kbM_U172_n_20,DCT_mac_muladd_16kbM_U172_n_21,DCT_mac_muladd_16kbM_U172_n_22,DCT_mac_muladd_16kbM_U172_n_23,DCT_mac_muladd_16kbM_U172_n_24,DCT_mac_muladd_16kbM_U172_n_25,DCT_mac_muladd_16kbM_U172_n_26,DCT_mac_muladd_16kbM_U172_n_27,DCT_mac_muladd_16kbM_U172_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW DCT_mac_muladd_16lbW_U142
       (.P({DCT_mac_muladd_16lbW_U142_n_0,DCT_mac_muladd_16lbW_U142_n_1,DCT_mac_muladd_16lbW_U142_n_2,DCT_mac_muladd_16lbW_U142_n_3,DCT_mac_muladd_16lbW_U142_n_4,DCT_mac_muladd_16lbW_U142_n_5,DCT_mac_muladd_16lbW_U142_n_6,DCT_mac_muladd_16lbW_U142_n_7,DCT_mac_muladd_16lbW_U142_n_8,DCT_mac_muladd_16lbW_U142_n_9,DCT_mac_muladd_16lbW_U142_n_10,DCT_mac_muladd_16lbW_U142_n_11,DCT_mac_muladd_16lbW_U142_n_12,DCT_mac_muladd_16lbW_U142_n_13,DCT_mac_muladd_16lbW_U142_n_14,DCT_mac_muladd_16lbW_U142_n_15,DCT_mac_muladd_16lbW_U142_n_16,DCT_mac_muladd_16lbW_U142_n_17,DCT_mac_muladd_16lbW_U142_n_18,DCT_mac_muladd_16lbW_U142_n_19,DCT_mac_muladd_16lbW_U142_n_20,DCT_mac_muladd_16lbW_U142_n_21,DCT_mac_muladd_16lbW_U142_n_22,DCT_mac_muladd_16lbW_U142_n_23,DCT_mac_muladd_16lbW_U142_n_24,DCT_mac_muladd_16lbW_U142_n_25,DCT_mac_muladd_16lbW_U142_n_26,DCT_mac_muladd_16lbW_U142_n_27,DCT_mac_muladd_16lbW_U142_n_28}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61 DCT_mac_muladd_16lbW_U145
       (.P({DCT_mac_muladd_16lbW_U145_n_0,DCT_mac_muladd_16lbW_U145_n_1,DCT_mac_muladd_16lbW_U145_n_2,DCT_mac_muladd_16lbW_U145_n_3,DCT_mac_muladd_16lbW_U145_n_4,DCT_mac_muladd_16lbW_U145_n_5,DCT_mac_muladd_16lbW_U145_n_6,DCT_mac_muladd_16lbW_U145_n_7,DCT_mac_muladd_16lbW_U145_n_8,DCT_mac_muladd_16lbW_U145_n_9,DCT_mac_muladd_16lbW_U145_n_10,DCT_mac_muladd_16lbW_U145_n_11,DCT_mac_muladd_16lbW_U145_n_12,DCT_mac_muladd_16lbW_U145_n_13,DCT_mac_muladd_16lbW_U145_n_14,DCT_mac_muladd_16lbW_U145_n_15,DCT_mac_muladd_16lbW_U145_n_16,DCT_mac_muladd_16lbW_U145_n_17,DCT_mac_muladd_16lbW_U145_n_18,DCT_mac_muladd_16lbW_U145_n_19,DCT_mac_muladd_16lbW_U145_n_20,DCT_mac_muladd_16lbW_U145_n_21,DCT_mac_muladd_16lbW_U145_n_22,DCT_mac_muladd_16lbW_U145_n_23,DCT_mac_muladd_16lbW_U145_n_24,DCT_mac_muladd_16lbW_U145_n_25,DCT_mac_muladd_16lbW_U145_n_26,DCT_mac_muladd_16lbW_U145_n_27,DCT_mac_muladd_16lbW_U145_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62 DCT_mac_muladd_16lbW_U175
       (.P({DCT_mac_muladd_16lbW_U175_n_0,DCT_mac_muladd_16lbW_U175_n_1,DCT_mac_muladd_16lbW_U175_n_2,DCT_mac_muladd_16lbW_U175_n_3,DCT_mac_muladd_16lbW_U175_n_4,DCT_mac_muladd_16lbW_U175_n_5,DCT_mac_muladd_16lbW_U175_n_6,DCT_mac_muladd_16lbW_U175_n_7,DCT_mac_muladd_16lbW_U175_n_8,DCT_mac_muladd_16lbW_U175_n_9,DCT_mac_muladd_16lbW_U175_n_10,DCT_mac_muladd_16lbW_U175_n_11,DCT_mac_muladd_16lbW_U175_n_12,DCT_mac_muladd_16lbW_U175_n_13,DCT_mac_muladd_16lbW_U175_n_14,DCT_mac_muladd_16lbW_U175_n_15,DCT_mac_muladd_16lbW_U175_n_16,DCT_mac_muladd_16lbW_U175_n_17,DCT_mac_muladd_16lbW_U175_n_18,DCT_mac_muladd_16lbW_U175_n_19,DCT_mac_muladd_16lbW_U175_n_20,DCT_mac_muladd_16lbW_U175_n_21,DCT_mac_muladd_16lbW_U175_n_22,DCT_mac_muladd_16lbW_U175_n_23,DCT_mac_muladd_16lbW_U175_n_24,DCT_mac_muladd_16lbW_U175_n_25,DCT_mac_muladd_16lbW_U175_n_26,DCT_mac_muladd_16lbW_U175_n_27,DCT_mac_muladd_16lbW_U175_n_28}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63 DCT_mac_muladd_16lbW_U176
       (.P({DCT_mac_muladd_16lbW_U176_n_0,DCT_mac_muladd_16lbW_U176_n_1,DCT_mac_muladd_16lbW_U176_n_2,DCT_mac_muladd_16lbW_U176_n_3,DCT_mac_muladd_16lbW_U176_n_4,DCT_mac_muladd_16lbW_U176_n_5,DCT_mac_muladd_16lbW_U176_n_6,DCT_mac_muladd_16lbW_U176_n_7,DCT_mac_muladd_16lbW_U176_n_8,DCT_mac_muladd_16lbW_U176_n_9,DCT_mac_muladd_16lbW_U176_n_10,DCT_mac_muladd_16lbW_U176_n_11,DCT_mac_muladd_16lbW_U176_n_12,DCT_mac_muladd_16lbW_U176_n_13,DCT_mac_muladd_16lbW_U176_n_14,DCT_mac_muladd_16lbW_U176_n_15,DCT_mac_muladd_16lbW_U176_n_16,DCT_mac_muladd_16lbW_U176_n_17,DCT_mac_muladd_16lbW_U176_n_18,DCT_mac_muladd_16lbW_U176_n_19,DCT_mac_muladd_16lbW_U176_n_20,DCT_mac_muladd_16lbW_U176_n_21,DCT_mac_muladd_16lbW_U176_n_22,DCT_mac_muladd_16lbW_U176_n_23,DCT_mac_muladd_16lbW_U176_n_24,DCT_mac_muladd_16lbW_U176_n_25,DCT_mac_muladd_16lbW_U176_n_26,DCT_mac_muladd_16lbW_U176_n_27,DCT_mac_muladd_16lbW_U176_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg DCT_mac_muladd_16ncg_U146
       (.DSP_ALU_INST(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ),
        .P(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 ),
        .input_6_q0(input_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq DCT_mac_muladd_16ocq_U147
       (.P(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64 DCT_mac_muladd_16ocq_U163
       (.P(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA DCT_mac_muladd_16pcA_U149
       (.P({DCT_mac_muladd_16pcA_U149_n_0,DCT_mac_muladd_16pcA_U149_n_1,DCT_mac_muladd_16pcA_U149_n_2,DCT_mac_muladd_16pcA_U149_n_3,DCT_mac_muladd_16pcA_U149_n_4,DCT_mac_muladd_16pcA_U149_n_5,DCT_mac_muladd_16pcA_U149_n_6,DCT_mac_muladd_16pcA_U149_n_7,DCT_mac_muladd_16pcA_U149_n_8,DCT_mac_muladd_16pcA_U149_n_9,DCT_mac_muladd_16pcA_U149_n_10,DCT_mac_muladd_16pcA_U149_n_11,DCT_mac_muladd_16pcA_U149_n_12,DCT_mac_muladd_16pcA_U149_n_13,DCT_mac_muladd_16pcA_U149_n_14,DCT_mac_muladd_16pcA_U149_n_15,DCT_mac_muladd_16pcA_U149_n_16,DCT_mac_muladd_16pcA_U149_n_17,DCT_mac_muladd_16pcA_U149_n_18,DCT_mac_muladd_16pcA_U149_n_19,DCT_mac_muladd_16pcA_U149_n_20,DCT_mac_muladd_16pcA_U149_n_21,DCT_mac_muladd_16pcA_U149_n_22,DCT_mac_muladd_16pcA_U149_n_23,DCT_mac_muladd_16pcA_U149_n_24,DCT_mac_muladd_16pcA_U149_n_25,DCT_mac_muladd_16pcA_U149_n_26,DCT_mac_muladd_16pcA_U149_n_27,DCT_mac_muladd_16pcA_U149_n_28}),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65 DCT_mac_muladd_16pcA_U169
       (.P({DCT_mac_muladd_16pcA_U169_n_0,DCT_mac_muladd_16pcA_U169_n_1,DCT_mac_muladd_16pcA_U169_n_2,DCT_mac_muladd_16pcA_U169_n_3,DCT_mac_muladd_16pcA_U169_n_4,DCT_mac_muladd_16pcA_U169_n_5,DCT_mac_muladd_16pcA_U169_n_6,DCT_mac_muladd_16pcA_U169_n_7,DCT_mac_muladd_16pcA_U169_n_8,DCT_mac_muladd_16pcA_U169_n_9,DCT_mac_muladd_16pcA_U169_n_10,DCT_mac_muladd_16pcA_U169_n_11,DCT_mac_muladd_16pcA_U169_n_12,DCT_mac_muladd_16pcA_U169_n_13,DCT_mac_muladd_16pcA_U169_n_14,DCT_mac_muladd_16pcA_U169_n_15,DCT_mac_muladd_16pcA_U169_n_16,DCT_mac_muladd_16pcA_U169_n_17,DCT_mac_muladd_16pcA_U169_n_18,DCT_mac_muladd_16pcA_U169_n_19,DCT_mac_muladd_16pcA_U169_n_20,DCT_mac_muladd_16pcA_U169_n_21,DCT_mac_muladd_16pcA_U169_n_22,DCT_mac_muladd_16pcA_U169_n_23,DCT_mac_muladd_16pcA_U169_n_24,DCT_mac_muladd_16pcA_U169_n_25,DCT_mac_muladd_16pcA_U169_n_26,DCT_mac_muladd_16pcA_U169_n_27,DCT_mac_muladd_16pcA_U169_n_28}),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK DCT_mac_muladd_16qcK_U150
       (.P({DCT_mac_muladd_16qcK_U150_n_0,DCT_mac_muladd_16qcK_U150_n_1,DCT_mac_muladd_16qcK_U150_n_2,DCT_mac_muladd_16qcK_U150_n_3,DCT_mac_muladd_16qcK_U150_n_4,DCT_mac_muladd_16qcK_U150_n_5,DCT_mac_muladd_16qcK_U150_n_6,DCT_mac_muladd_16qcK_U150_n_7,DCT_mac_muladd_16qcK_U150_n_8,DCT_mac_muladd_16qcK_U150_n_9,DCT_mac_muladd_16qcK_U150_n_10,DCT_mac_muladd_16qcK_U150_n_11,DCT_mac_muladd_16qcK_U150_n_12,DCT_mac_muladd_16qcK_U150_n_13,DCT_mac_muladd_16qcK_U150_n_14,DCT_mac_muladd_16qcK_U150_n_15,DCT_mac_muladd_16qcK_U150_n_16,DCT_mac_muladd_16qcK_U150_n_17,DCT_mac_muladd_16qcK_U150_n_18,DCT_mac_muladd_16qcK_U150_n_19,DCT_mac_muladd_16qcK_U150_n_20,DCT_mac_muladd_16qcK_U150_n_21,DCT_mac_muladd_16qcK_U150_n_22,DCT_mac_muladd_16qcK_U150_n_23,DCT_mac_muladd_16qcK_U150_n_24,DCT_mac_muladd_16qcK_U150_n_25,DCT_mac_muladd_16qcK_U150_n_26,DCT_mac_muladd_16qcK_U150_n_27,DCT_mac_muladd_16qcK_U150_n_28}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66 DCT_mac_muladd_16qcK_U158
       (.P({DCT_mac_muladd_16qcK_U158_n_0,DCT_mac_muladd_16qcK_U158_n_1,DCT_mac_muladd_16qcK_U158_n_2,DCT_mac_muladd_16qcK_U158_n_3,DCT_mac_muladd_16qcK_U158_n_4,DCT_mac_muladd_16qcK_U158_n_5,DCT_mac_muladd_16qcK_U158_n_6,DCT_mac_muladd_16qcK_U158_n_7,DCT_mac_muladd_16qcK_U158_n_8,DCT_mac_muladd_16qcK_U158_n_9,DCT_mac_muladd_16qcK_U158_n_10,DCT_mac_muladd_16qcK_U158_n_11,DCT_mac_muladd_16qcK_U158_n_12,DCT_mac_muladd_16qcK_U158_n_13,DCT_mac_muladd_16qcK_U158_n_14,DCT_mac_muladd_16qcK_U158_n_15,DCT_mac_muladd_16qcK_U158_n_16,DCT_mac_muladd_16qcK_U158_n_17,DCT_mac_muladd_16qcK_U158_n_18,DCT_mac_muladd_16qcK_U158_n_19,DCT_mac_muladd_16qcK_U158_n_20,DCT_mac_muladd_16qcK_U158_n_21,DCT_mac_muladd_16qcK_U158_n_22,DCT_mac_muladd_16qcK_U158_n_23,DCT_mac_muladd_16qcK_U158_n_24,DCT_mac_muladd_16qcK_U158_n_25,DCT_mac_muladd_16qcK_U158_n_26,DCT_mac_muladd_16qcK_U158_n_27,DCT_mac_muladd_16qcK_U158_n_28}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU DCT_mac_muladd_16rcU_U154
       (.DSP_ALU_INST(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ),
        .P(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 ),
        .input_6_q0(input_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4 DCT_mac_muladd_16sc4_U166
       (.P({DCT_mac_muladd_16sc4_U166_n_0,DCT_mac_muladd_16sc4_U166_n_1,DCT_mac_muladd_16sc4_U166_n_2,DCT_mac_muladd_16sc4_U166_n_3,DCT_mac_muladd_16sc4_U166_n_4,DCT_mac_muladd_16sc4_U166_n_5,DCT_mac_muladd_16sc4_U166_n_6,DCT_mac_muladd_16sc4_U166_n_7,DCT_mac_muladd_16sc4_U166_n_8,DCT_mac_muladd_16sc4_U166_n_9,DCT_mac_muladd_16sc4_U166_n_10,DCT_mac_muladd_16sc4_U166_n_11,DCT_mac_muladd_16sc4_U166_n_12,DCT_mac_muladd_16sc4_U166_n_13,DCT_mac_muladd_16sc4_U166_n_14,DCT_mac_muladd_16sc4_U166_n_15,DCT_mac_muladd_16sc4_U166_n_16,DCT_mac_muladd_16sc4_U166_n_17,DCT_mac_muladd_16sc4_U166_n_18,DCT_mac_muladd_16sc4_U166_n_19,DCT_mac_muladd_16sc4_U166_n_20,DCT_mac_muladd_16sc4_U166_n_21,DCT_mac_muladd_16sc4_U166_n_22,DCT_mac_muladd_16sc4_U166_n_23,DCT_mac_muladd_16sc4_U166_n_24,DCT_mac_muladd_16sc4_U166_n_25,DCT_mac_muladd_16sc4_U166_n_26,DCT_mac_muladd_16sc4_U166_n_27,DCT_mac_muladd_16sc4_U166_n_28}),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde DCT_mac_muladd_16tde_U170
       (.DSP_ALU_INST(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ),
        .P(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 ),
        .input_6_q0(input_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo DCT_mac_muladd_16udo_U178
       (.DSP_ALU_INST(\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ),
        .P(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 ),
        .input_6_q0(input_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy DCT_mac_muladd_16vdy_U179
       (.P(\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ),
        .input_7_q0(input_7_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI DCT_mac_muladd_16wdI_U186
       (.DSP_ALU_INST(\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ),
        .P(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 ),
        .S(DCT_mac_muladd_16wdI_U186_n_28),
        .input_6_q0(input_6_q0),
        .ram_reg_0_7_11_11_i_14__5(DCT_mac_muladd_16cud_U184_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS DCT_mac_muladd_16xdS_U187
       (.P(\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ),
        .input_7_q0(input_7_q0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_1D_fu_874_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_offset_read_reg_1203[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\output_offset_read_reg_1203_reg[0]_0 ),
        .O(grp_DCT_1D_fu_874_input_0_address0));
  FDRE \output_offset_read_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_1D_fu_874_input_0_address0),
        .Q(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0),
        .R(1'b0));
  FDRE \output_offset_read_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_offset_read_reg_1203_reg[2]_1 [0]),
        .Q(\output_offset_read_reg_1203_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \output_offset_read_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_offset_read_reg_1203_reg[2]_1 [1]),
        .Q(\output_offset_read_reg_1203_reg[2]_0 [1]),
        .R(1'b0));
  CARRY8 p_i_1
       (.CI(p_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1_CO_UNCONNECTED[7:1],p_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_7_n_7}),
        .O({NLW_p_i_1_O_UNCONNECTED[7:2],A[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(sext_ln50_83_fu_471_p1[15]),
        .I1(sext_ln50_84_fu_481_p1[15]),
        .O(p_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_100
       (.I0(input_3_q0[3]),
        .I1(input_2_q0[3]),
        .O(p_i_100_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_101
       (.I0(input_3_q0[2]),
        .I1(input_2_q0[2]),
        .O(p_i_101_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_102
       (.I0(input_3_q0[1]),
        .I1(input_2_q0[1]),
        .O(p_i_102_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_103
       (.I0(input_3_q0[0]),
        .I1(input_2_q0[0]),
        .O(p_i_103_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_104
       (.I0(input_7_q0[15]),
        .O(p_i_104_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_106
       (.I0(input_7_q0[14]),
        .I1(input_6_q0[14]),
        .O(p_i_106_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_107
       (.I0(input_7_q0[13]),
        .I1(input_6_q0[13]),
        .O(p_i_107_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_108
       (.I0(input_7_q0[12]),
        .I1(input_6_q0[12]),
        .O(p_i_108_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_109
       (.I0(input_7_q0[11]),
        .I1(input_6_q0[11]),
        .O(p_i_109_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(sext_ln50_83_fu_471_p1[14]),
        .I1(sext_ln50_84_fu_481_p1[14]),
        .O(p_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_110
       (.I0(input_7_q0[10]),
        .I1(input_6_q0[10]),
        .O(p_i_110_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_111
       (.I0(input_7_q0[9]),
        .I1(input_6_q0[9]),
        .O(p_i_111_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_112
       (.I0(input_7_q0[8]),
        .I1(input_6_q0[8]),
        .O(p_i_112_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_113
       (.I0(input_7_q0[7]),
        .I1(input_6_q0[7]),
        .O(p_i_113_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_114
       (.I0(input_7_q0[6]),
        .I1(input_6_q0[6]),
        .O(p_i_114_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_115
       (.I0(input_7_q0[5]),
        .I1(input_6_q0[5]),
        .O(p_i_115_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_116
       (.I0(input_7_q0[4]),
        .I1(input_6_q0[4]),
        .O(p_i_116_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_117
       (.I0(input_7_q0[3]),
        .I1(input_6_q0[3]),
        .O(p_i_117_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_118
       (.I0(input_7_q0[2]),
        .I1(input_6_q0[2]),
        .O(p_i_118_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_119
       (.I0(input_7_q0[1]),
        .I1(input_6_q0[1]),
        .O(p_i_119_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12
       (.I0(sext_ln50_83_fu_471_p1[13]),
        .I1(sext_ln50_84_fu_481_p1[13]),
        .O(p_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_120
       (.I0(input_7_q0[0]),
        .I1(input_6_q0[0]),
        .O(p_i_120_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13
       (.I0(sext_ln50_83_fu_471_p1[12]),
        .I1(sext_ln50_84_fu_481_p1[12]),
        .O(p_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14
       (.I0(sext_ln50_83_fu_471_p1[11]),
        .I1(sext_ln50_84_fu_481_p1[11]),
        .O(p_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15
       (.I0(sext_ln50_83_fu_471_p1[10]),
        .I1(sext_ln50_84_fu_481_p1[10]),
        .O(p_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16
       (.I0(sext_ln50_83_fu_471_p1[9]),
        .I1(sext_ln50_84_fu_481_p1[9]),
        .O(p_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17
       (.I0(sext_ln50_83_fu_471_p1[8]),
        .I1(sext_ln50_84_fu_481_p1[8]),
        .O(p_i_17_n_0));
  CARRY8 p_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_18_n_0,p_i_18_n_1,p_i_18_n_2,p_i_18_n_3,p_i_18_n_4,p_i_18_n_5,p_i_18_n_6,p_i_18_n_7}),
        .DI(input_1_q0[7:0]),
        .O(sext_ln50_83_fu_471_p1[7:0]),
        .S({p_i_58_n_0,p_i_59_n_0,p_i_60_n_0,p_i_61_n_0,p_i_62_n_0,p_i_63_n_0,p_i_64_n_0,p_i_65_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19
       (.I0(sext_ln50_83_fu_471_p1[7]),
        .I1(sext_ln50_84_fu_481_p1[7]),
        .O(p_i_19_n_0));
  CARRY8 p_i_2
       (.CI(p_i_3_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_2_n_0,p_i_2_n_1,p_i_2_n_2,p_i_2_n_3,p_i_2_n_4,p_i_2_n_5,p_i_2_n_6,p_i_2_n_7}),
        .DI(sext_ln50_83_fu_471_p1[15:8]),
        .O(A[15:8]),
        .S({p_i_10_n_0,p_i_11_n_0,p_i_12_n_0,p_i_13_n_0,p_i_14_n_0,p_i_15_n_0,p_i_16_n_0,p_i_17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20
       (.I0(sext_ln50_83_fu_471_p1[6]),
        .I1(sext_ln50_84_fu_481_p1[6]),
        .O(p_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21
       (.I0(sext_ln50_83_fu_471_p1[5]),
        .I1(sext_ln50_84_fu_481_p1[5]),
        .O(p_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22
       (.I0(sext_ln50_83_fu_471_p1[4]),
        .I1(sext_ln50_84_fu_481_p1[4]),
        .O(p_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23
       (.I0(sext_ln50_83_fu_471_p1[3]),
        .I1(sext_ln50_84_fu_481_p1[3]),
        .O(p_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24
       (.I0(sext_ln50_83_fu_471_p1[2]),
        .I1(sext_ln50_84_fu_481_p1[2]),
        .O(p_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25
       (.I0(sext_ln50_83_fu_471_p1[1]),
        .I1(sext_ln50_84_fu_481_p1[1]),
        .O(p_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26
       (.I0(sext_ln50_83_fu_471_p1[0]),
        .I1(sext_ln50_84_fu_481_p1[0]),
        .O(p_i_26_n_0));
  CARRY8 p_i_27
       (.CI(p_i_29_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_27_CO_UNCONNECTED[7:1],p_i_27_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_27_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28
       (.I0(p_i_27_n_7),
        .I1(p_i_67_n_7),
        .O(p_i_28_n_0));
  CARRY8 p_i_29
       (.CI(p_i_38_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_29_n_0,p_i_29_n_1,p_i_29_n_2,p_i_29_n_3,p_i_29_n_4,p_i_29_n_5,p_i_29_n_6,p_i_29_n_7}),
        .DI({p_i_68_n_0,input_5_q0[14:8]}),
        .O(sext_ln50_86_fu_501_p1[15:8]),
        .S({p_i_5_0,p_i_70_n_0,p_i_71_n_0,p_i_72_n_0,p_i_73_n_0,p_i_74_n_0,p_i_75_n_0,p_i_76_n_0}));
  CARRY8 p_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_3_n_0,p_i_3_n_1,p_i_3_n_2,p_i_3_n_3,p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7}),
        .DI(sext_ln50_83_fu_471_p1[7:0]),
        .O(A[7:0]),
        .S({p_i_19_n_0,p_i_20_n_0,p_i_21_n_0,p_i_22_n_0,p_i_23_n_0,p_i_24_n_0,p_i_25_n_0,p_i_26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30
       (.I0(sext_ln50_86_fu_501_p1[15]),
        .I1(sext_ln50_87_fu_511_p1[15]),
        .O(p_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_31
       (.I0(sext_ln50_86_fu_501_p1[14]),
        .I1(sext_ln50_87_fu_511_p1[14]),
        .O(p_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_32
       (.I0(sext_ln50_86_fu_501_p1[13]),
        .I1(sext_ln50_87_fu_511_p1[13]),
        .O(p_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_33
       (.I0(sext_ln50_86_fu_501_p1[12]),
        .I1(sext_ln50_87_fu_511_p1[12]),
        .O(p_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_34
       (.I0(sext_ln50_86_fu_501_p1[11]),
        .I1(sext_ln50_87_fu_511_p1[11]),
        .O(p_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_35
       (.I0(sext_ln50_86_fu_501_p1[10]),
        .I1(sext_ln50_87_fu_511_p1[10]),
        .O(p_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_36
       (.I0(sext_ln50_86_fu_501_p1[9]),
        .I1(sext_ln50_87_fu_511_p1[9]),
        .O(p_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_37
       (.I0(sext_ln50_86_fu_501_p1[8]),
        .I1(sext_ln50_87_fu_511_p1[8]),
        .O(p_i_37_n_0));
  CARRY8 p_i_38
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_38_n_0,p_i_38_n_1,p_i_38_n_2,p_i_38_n_3,p_i_38_n_4,p_i_38_n_5,p_i_38_n_6,p_i_38_n_7}),
        .DI(input_5_q0[7:0]),
        .O(sext_ln50_86_fu_501_p1[7:0]),
        .S({p_i_78_n_0,p_i_79_n_0,p_i_80_n_0,p_i_81_n_0,p_i_82_n_0,p_i_83_n_0,p_i_84_n_0,p_i_85_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_39
       (.I0(sext_ln50_86_fu_501_p1[7]),
        .I1(sext_ln50_87_fu_511_p1[7]),
        .O(p_i_39_n_0));
  CARRY8 p_i_4
       (.CI(p_i_5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_4_CO_UNCONNECTED[7:1],p_i_4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_27_n_7}),
        .O({NLW_p_i_4_O_UNCONNECTED[7:2],D[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_i_28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_40
       (.I0(sext_ln50_86_fu_501_p1[6]),
        .I1(sext_ln50_87_fu_511_p1[6]),
        .O(p_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_41
       (.I0(sext_ln50_86_fu_501_p1[5]),
        .I1(sext_ln50_87_fu_511_p1[5]),
        .O(p_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_42
       (.I0(sext_ln50_86_fu_501_p1[4]),
        .I1(sext_ln50_87_fu_511_p1[4]),
        .O(p_i_42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_43
       (.I0(sext_ln50_86_fu_501_p1[3]),
        .I1(sext_ln50_87_fu_511_p1[3]),
        .O(p_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_44
       (.I0(sext_ln50_86_fu_501_p1[2]),
        .I1(sext_ln50_87_fu_511_p1[2]),
        .O(p_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_45
       (.I0(sext_ln50_86_fu_501_p1[1]),
        .I1(sext_ln50_87_fu_511_p1[1]),
        .O(p_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_46
       (.I0(sext_ln50_86_fu_501_p1[0]),
        .I1(sext_ln50_87_fu_511_p1[0]),
        .O(p_i_46_n_0));
  CARRY8 p_i_47
       (.CI(p_i_57_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_47_CO_UNCONNECTED[7:1],p_i_47_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_47_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_48
       (.I0(input_1_q0[15]),
        .O(p_i_48_n_0));
  CARRY8 p_i_5
       (.CI(p_i_6_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_5_n_0,p_i_5_n_1,p_i_5_n_2,p_i_5_n_3,p_i_5_n_4,p_i_5_n_5,p_i_5_n_6,p_i_5_n_7}),
        .DI(sext_ln50_86_fu_501_p1[15:8]),
        .O(D[15:8]),
        .S({p_i_30_n_0,p_i_31_n_0,p_i_32_n_0,p_i_33_n_0,p_i_34_n_0,p_i_35_n_0,p_i_36_n_0,p_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_50
       (.I0(input_1_q0[14]),
        .I1(input_0_q0[14]),
        .O(p_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_51
       (.I0(input_1_q0[13]),
        .I1(input_0_q0[13]),
        .O(p_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_52
       (.I0(input_1_q0[12]),
        .I1(input_0_q0[12]),
        .O(p_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_53
       (.I0(input_1_q0[11]),
        .I1(input_0_q0[11]),
        .O(p_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_54
       (.I0(input_1_q0[10]),
        .I1(input_0_q0[10]),
        .O(p_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_55
       (.I0(input_1_q0[9]),
        .I1(input_0_q0[9]),
        .O(p_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_56
       (.I0(input_1_q0[8]),
        .I1(input_0_q0[8]),
        .O(p_i_56_n_0));
  CARRY8 p_i_57
       (.CI(p_i_66_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_57_n_0,p_i_57_n_1,p_i_57_n_2,p_i_57_n_3,p_i_57_n_4,p_i_57_n_5,p_i_57_n_6,p_i_57_n_7}),
        .DI({p_i_87_n_0,input_3_q0[14:8]}),
        .O(sext_ln50_84_fu_481_p1[15:8]),
        .S({p_i_17_0,p_i_89_n_0,p_i_90_n_0,p_i_91_n_0,p_i_92_n_0,p_i_93_n_0,p_i_94_n_0,p_i_95_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_58
       (.I0(input_1_q0[7]),
        .I1(input_0_q0[7]),
        .O(p_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_59
       (.I0(input_1_q0[6]),
        .I1(input_0_q0[6]),
        .O(p_i_59_n_0));
  CARRY8 p_i_6
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_6_n_0,p_i_6_n_1,p_i_6_n_2,p_i_6_n_3,p_i_6_n_4,p_i_6_n_5,p_i_6_n_6,p_i_6_n_7}),
        .DI(sext_ln50_86_fu_501_p1[7:0]),
        .O(D[7:0]),
        .S({p_i_39_n_0,p_i_40_n_0,p_i_41_n_0,p_i_42_n_0,p_i_43_n_0,p_i_44_n_0,p_i_45_n_0,p_i_46_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_60
       (.I0(input_1_q0[5]),
        .I1(input_0_q0[5]),
        .O(p_i_60_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_61
       (.I0(input_1_q0[4]),
        .I1(input_0_q0[4]),
        .O(p_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_62
       (.I0(input_1_q0[3]),
        .I1(input_0_q0[3]),
        .O(p_i_62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_63
       (.I0(input_1_q0[2]),
        .I1(input_0_q0[2]),
        .O(p_i_63_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_64
       (.I0(input_1_q0[1]),
        .I1(input_0_q0[1]),
        .O(p_i_64_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_65
       (.I0(input_1_q0[0]),
        .I1(input_0_q0[0]),
        .O(p_i_65_n_0));
  CARRY8 p_i_66
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_66_n_0,p_i_66_n_1,p_i_66_n_2,p_i_66_n_3,p_i_66_n_4,p_i_66_n_5,p_i_66_n_6,p_i_66_n_7}),
        .DI(input_3_q0[7:0]),
        .O(sext_ln50_84_fu_481_p1[7:0]),
        .S({p_i_96_n_0,p_i_97_n_0,p_i_98_n_0,p_i_99_n_0,p_i_100_n_0,p_i_101_n_0,p_i_102_n_0,p_i_103_n_0}));
  CARRY8 p_i_67
       (.CI(p_i_77_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_67_CO_UNCONNECTED[7:1],p_i_67_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_67_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_68
       (.I0(input_5_q0[15]),
        .O(p_i_68_n_0));
  CARRY8 p_i_7
       (.CI(p_i_9_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_7_CO_UNCONNECTED[7:1],p_i_7_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_7_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_70
       (.I0(input_5_q0[14]),
        .I1(input_4_q0[14]),
        .O(p_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_71
       (.I0(input_5_q0[13]),
        .I1(input_4_q0[13]),
        .O(p_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_72
       (.I0(input_5_q0[12]),
        .I1(input_4_q0[12]),
        .O(p_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_73
       (.I0(input_5_q0[11]),
        .I1(input_4_q0[11]),
        .O(p_i_73_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_74
       (.I0(input_5_q0[10]),
        .I1(input_4_q0[10]),
        .O(p_i_74_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_75
       (.I0(input_5_q0[9]),
        .I1(input_4_q0[9]),
        .O(p_i_75_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_76
       (.I0(input_5_q0[8]),
        .I1(input_4_q0[8]),
        .O(p_i_76_n_0));
  CARRY8 p_i_77
       (.CI(p_i_86_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_77_n_0,p_i_77_n_1,p_i_77_n_2,p_i_77_n_3,p_i_77_n_4,p_i_77_n_5,p_i_77_n_6,p_i_77_n_7}),
        .DI({p_i_104_n_0,input_7_q0[14:8]}),
        .O(sext_ln50_87_fu_511_p1[15:8]),
        .S({p_i_37_0,p_i_106_n_0,p_i_107_n_0,p_i_108_n_0,p_i_109_n_0,p_i_110_n_0,p_i_111_n_0,p_i_112_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_78
       (.I0(input_5_q0[7]),
        .I1(input_4_q0[7]),
        .O(p_i_78_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_79
       (.I0(input_5_q0[6]),
        .I1(input_4_q0[6]),
        .O(p_i_79_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(p_i_7_n_7),
        .I1(p_i_47_n_7),
        .O(p_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_80
       (.I0(input_5_q0[5]),
        .I1(input_4_q0[5]),
        .O(p_i_80_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_81
       (.I0(input_5_q0[4]),
        .I1(input_4_q0[4]),
        .O(p_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_82
       (.I0(input_5_q0[3]),
        .I1(input_4_q0[3]),
        .O(p_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_83
       (.I0(input_5_q0[2]),
        .I1(input_4_q0[2]),
        .O(p_i_83_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_84
       (.I0(input_5_q0[1]),
        .I1(input_4_q0[1]),
        .O(p_i_84_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_85
       (.I0(input_5_q0[0]),
        .I1(input_4_q0[0]),
        .O(p_i_85_n_0));
  CARRY8 p_i_86
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_86_n_0,p_i_86_n_1,p_i_86_n_2,p_i_86_n_3,p_i_86_n_4,p_i_86_n_5,p_i_86_n_6,p_i_86_n_7}),
        .DI(input_7_q0[7:0]),
        .O(sext_ln50_87_fu_511_p1[7:0]),
        .S({p_i_113_n_0,p_i_114_n_0,p_i_115_n_0,p_i_116_n_0,p_i_117_n_0,p_i_118_n_0,p_i_119_n_0,p_i_120_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_87
       (.I0(input_3_q0[15]),
        .O(p_i_87_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_89
       (.I0(input_3_q0[14]),
        .I1(input_2_q0[14]),
        .O(p_i_89_n_0));
  CARRY8 p_i_9
       (.CI(p_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_9_n_0,p_i_9_n_1,p_i_9_n_2,p_i_9_n_3,p_i_9_n_4,p_i_9_n_5,p_i_9_n_6,p_i_9_n_7}),
        .DI({p_i_48_n_0,input_1_q0[14:8]}),
        .O(sext_ln50_83_fu_471_p1[15:8]),
        .S({S,p_i_50_n_0,p_i_51_n_0,p_i_52_n_0,p_i_53_n_0,p_i_54_n_0,p_i_55_n_0,p_i_56_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_90
       (.I0(input_3_q0[13]),
        .I1(input_2_q0[13]),
        .O(p_i_90_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_91
       (.I0(input_3_q0[12]),
        .I1(input_2_q0[12]),
        .O(p_i_91_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_92
       (.I0(input_3_q0[11]),
        .I1(input_2_q0[11]),
        .O(p_i_92_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_93
       (.I0(input_3_q0[10]),
        .I1(input_2_q0[10]),
        .O(p_i_93_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_94
       (.I0(input_3_q0[9]),
        .I1(input_2_q0[9]),
        .O(p_i_94_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_95
       (.I0(input_3_q0[8]),
        .I1(input_2_q0[8]),
        .O(p_i_95_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_96
       (.I0(input_3_q0[7]),
        .I1(input_2_q0[7]),
        .O(p_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_97
       (.I0(input_3_q0[6]),
        .I1(input_2_q0[6]),
        .O(p_i_97_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_98
       (.I0(input_3_q0[5]),
        .I1(input_2_q0[5]),
        .O(p_i_98_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_99
       (.I0(input_3_q0[4]),
        .I1(input_2_q0[4]),
        .O(p_i_99_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q1_reg[0] ),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10
       (.I0(add_ln52_59_fu_542_p2[9]),
        .I1(add_ln52_63_fu_553_p2[9]),
        .O(ram_reg_0_7_0_0_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__0
       (.I0(add_ln52_66_fu_575_p2[10]),
        .I1(add_ln52_70_fu_582_p2[10]),
        .O(ram_reg_0_7_0_0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__1
       (.I0(add_ln52_73_fu_603_p2[9]),
        .I1(add_ln52_77_fu_610_p2[9]),
        .O(ram_reg_0_7_0_0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__2
       (.I0(add_ln52_80_fu_631_p2[9]),
        .I1(add_ln52_84_fu_638_p2[9]),
        .O(ram_reg_0_7_0_0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__3
       (.I0(add_ln52_87_fu_659_p2[9]),
        .I1(add_ln52_91_fu_666_p2[9]),
        .O(ram_reg_0_7_0_0_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__4
       (.I0(add_ln52_94_fu_687_p2[9]),
        .I1(add_ln52_98_fu_694_p2[9]),
        .O(ram_reg_0_7_0_0_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_10__5
       (.I0(add_ln52_101_fu_718_p2[9]),
        .I1(add_ln52_105_fu_729_p2[9]),
        .O(ram_reg_0_7_0_0_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11
       (.I0(add_ln52_59_fu_542_p2[8]),
        .I1(add_ln52_63_fu_553_p2[8]),
        .O(ram_reg_0_7_0_0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__0
       (.I0(add_ln52_66_fu_575_p2[9]),
        .I1(add_ln52_70_fu_582_p2[9]),
        .O(ram_reg_0_7_0_0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__1
       (.I0(add_ln52_73_fu_603_p2[8]),
        .I1(add_ln52_77_fu_610_p2[8]),
        .O(ram_reg_0_7_0_0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__2
       (.I0(add_ln52_80_fu_631_p2[8]),
        .I1(add_ln52_84_fu_638_p2[8]),
        .O(ram_reg_0_7_0_0_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__3
       (.I0(add_ln52_87_fu_659_p2[8]),
        .I1(add_ln52_91_fu_666_p2[8]),
        .O(ram_reg_0_7_0_0_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__4
       (.I0(add_ln52_94_fu_687_p2[8]),
        .I1(add_ln52_98_fu_694_p2[8]),
        .O(ram_reg_0_7_0_0_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_11__5
       (.I0(add_ln52_101_fu_718_p2[8]),
        .I1(add_ln52_105_fu_729_p2[8]),
        .O(ram_reg_0_7_0_0_i_11__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_12
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12_n_0,ram_reg_0_7_0_0_i_12_n_1,ram_reg_0_7_0_0_i_12_n_2,ram_reg_0_7_0_0_i_12_n_3,ram_reg_0_7_0_0_i_12_n_4,ram_reg_0_7_0_0_i_12_n_5,ram_reg_0_7_0_0_i_12_n_6,ram_reg_0_7_0_0_i_12_n_7}),
        .DI({DCT_mac_muladd_16cud_U132_n_21,DCT_mac_muladd_16cud_U132_n_22,DCT_mac_muladd_16cud_U132_n_23,DCT_mac_muladd_16cud_U132_n_24,DCT_mac_muladd_16cud_U132_n_25,DCT_mac_muladd_16cud_U132_n_26,DCT_mac_muladd_16cud_U132_n_27,DCT_mac_muladd_16cud_U132_n_28}),
        .O(add_ln52_59_fu_542_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30_n_0,ram_reg_0_7_0_0_i_31_n_0,ram_reg_0_7_0_0_i_32_n_0,ram_reg_0_7_0_0_i_33_n_0,ram_reg_0_7_0_0_i_34_n_0,ram_reg_0_7_0_0_i_35_n_0,ram_reg_0_7_0_0_i_36_n_0,ram_reg_0_7_0_0_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_12__0
       (.I0(add_ln52_66_fu_575_p2[8]),
        .I1(add_ln52_70_fu_582_p2[8]),
        .O(ram_reg_0_7_0_0_i_12__0_n_0));
  CARRY8 ram_reg_0_7_0_0_i_12__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12__1_n_0,ram_reg_0_7_0_0_i_12__1_n_1,ram_reg_0_7_0_0_i_12__1_n_2,ram_reg_0_7_0_0_i_12__1_n_3,ram_reg_0_7_0_0_i_12__1_n_4,ram_reg_0_7_0_0_i_12__1_n_5,ram_reg_0_7_0_0_i_12__1_n_6,ram_reg_0_7_0_0_i_12__1_n_7}),
        .DI({DCT_mac_muladd_16pcA_U149_n_21,DCT_mac_muladd_16pcA_U149_n_22,DCT_mac_muladd_16pcA_U149_n_23,DCT_mac_muladd_16pcA_U149_n_24,DCT_mac_muladd_16pcA_U149_n_25,DCT_mac_muladd_16pcA_U149_n_26,DCT_mac_muladd_16pcA_U149_n_27,DCT_mac_muladd_16pcA_U149_n_28}),
        .O(add_ln52_73_fu_603_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30__1_n_0,ram_reg_0_7_0_0_i_31__1_n_0,ram_reg_0_7_0_0_i_32__1_n_0,ram_reg_0_7_0_0_i_33__1_n_0,ram_reg_0_7_0_0_i_34__1_n_0,ram_reg_0_7_0_0_i_35__1_n_0,ram_reg_0_7_0_0_i_36__1_n_0,ram_reg_0_7_0_0_i_37__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_12__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12__2_n_0,ram_reg_0_7_0_0_i_12__2_n_1,ram_reg_0_7_0_0_i_12__2_n_2,ram_reg_0_7_0_0_i_12__2_n_3,ram_reg_0_7_0_0_i_12__2_n_4,ram_reg_0_7_0_0_i_12__2_n_5,ram_reg_0_7_0_0_i_12__2_n_6,ram_reg_0_7_0_0_i_12__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U156_n_21,DCT_mac_muladd_16cud_U156_n_22,DCT_mac_muladd_16cud_U156_n_23,DCT_mac_muladd_16cud_U156_n_24,DCT_mac_muladd_16cud_U156_n_25,DCT_mac_muladd_16cud_U156_n_26,DCT_mac_muladd_16cud_U156_n_27,DCT_mac_muladd_16cud_U156_n_28}),
        .O(add_ln52_80_fu_631_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30__2_n_0,ram_reg_0_7_0_0_i_31__2_n_0,ram_reg_0_7_0_0_i_32__2_n_0,ram_reg_0_7_0_0_i_33__2_n_0,ram_reg_0_7_0_0_i_34__2_n_0,ram_reg_0_7_0_0_i_35__2_n_0,ram_reg_0_7_0_0_i_36__2_n_0,ram_reg_0_7_0_0_i_37__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_12__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12__3_n_0,ram_reg_0_7_0_0_i_12__3_n_1,ram_reg_0_7_0_0_i_12__3_n_2,ram_reg_0_7_0_0_i_12__3_n_3,ram_reg_0_7_0_0_i_12__3_n_4,ram_reg_0_7_0_0_i_12__3_n_5,ram_reg_0_7_0_0_i_12__3_n_6,ram_reg_0_7_0_0_i_12__3_n_7}),
        .DI({DCT_mac_muladd_16cud_U164_n_21,DCT_mac_muladd_16cud_U164_n_22,DCT_mac_muladd_16cud_U164_n_23,DCT_mac_muladd_16cud_U164_n_24,DCT_mac_muladd_16cud_U164_n_25,DCT_mac_muladd_16cud_U164_n_26,DCT_mac_muladd_16cud_U164_n_27,DCT_mac_muladd_16cud_U164_n_28}),
        .O(add_ln52_87_fu_659_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30__3_n_0,ram_reg_0_7_0_0_i_31__3_n_0,ram_reg_0_7_0_0_i_32__3_n_0,ram_reg_0_7_0_0_i_33__3_n_0,ram_reg_0_7_0_0_i_34__3_n_0,ram_reg_0_7_0_0_i_35__3_n_0,ram_reg_0_7_0_0_i_36__3_n_0,ram_reg_0_7_0_0_i_37__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_12__4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12__4_n_0,ram_reg_0_7_0_0_i_12__4_n_1,ram_reg_0_7_0_0_i_12__4_n_2,ram_reg_0_7_0_0_i_12__4_n_3,ram_reg_0_7_0_0_i_12__4_n_4,ram_reg_0_7_0_0_i_12__4_n_5,ram_reg_0_7_0_0_i_12__4_n_6,ram_reg_0_7_0_0_i_12__4_n_7}),
        .DI({DCT_mac_muladd_16kbM_U172_n_21,DCT_mac_muladd_16kbM_U172_n_22,DCT_mac_muladd_16kbM_U172_n_23,DCT_mac_muladd_16kbM_U172_n_24,DCT_mac_muladd_16kbM_U172_n_25,DCT_mac_muladd_16kbM_U172_n_26,DCT_mac_muladd_16kbM_U172_n_27,DCT_mac_muladd_16kbM_U172_n_28}),
        .O(add_ln52_94_fu_687_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30__4_n_0,ram_reg_0_7_0_0_i_31__4_n_0,ram_reg_0_7_0_0_i_32__4_n_0,ram_reg_0_7_0_0_i_33__4_n_0,ram_reg_0_7_0_0_i_34__4_n_0,ram_reg_0_7_0_0_i_35__4_n_0,ram_reg_0_7_0_0_i_36__4_n_0,ram_reg_0_7_0_0_i_37__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_12__5
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_12__5_n_0,ram_reg_0_7_0_0_i_12__5_n_1,ram_reg_0_7_0_0_i_12__5_n_2,ram_reg_0_7_0_0_i_12__5_n_3,ram_reg_0_7_0_0_i_12__5_n_4,ram_reg_0_7_0_0_i_12__5_n_5,ram_reg_0_7_0_0_i_12__5_n_6,ram_reg_0_7_0_0_i_12__5_n_7}),
        .DI({DCT_mac_muladd_16fYi_U180_n_20,DCT_mac_muladd_16fYi_U180_n_21,DCT_mac_muladd_16fYi_U180_n_22,DCT_mac_muladd_16fYi_U180_n_23,DCT_mac_muladd_16fYi_U180_n_24,DCT_mac_muladd_16fYi_U180_n_25,DCT_mac_muladd_16fYi_U180_n_26,DCT_mac_muladd_16fYi_U180_n_27}),
        .O(add_ln52_101_fu_718_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_30__5_n_0,ram_reg_0_7_0_0_i_31__5_n_0,ram_reg_0_7_0_0_i_32__5_n_0,ram_reg_0_7_0_0_i_33__5_n_0,ram_reg_0_7_0_0_i_34__5_n_0,ram_reg_0_7_0_0_i_35__5_n_0,ram_reg_0_7_0_0_i_36__5_n_0,ram_reg_0_7_0_0_i_37__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13
       (.I0(add_ln52_59_fu_542_p2[7]),
        .I1(add_ln52_63_fu_553_p2[7]),
        .O(ram_reg_0_7_0_0_i_13_n_0));
  CARRY8 ram_reg_0_7_0_0_i_13__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_13__0_n_0,ram_reg_0_7_0_0_i_13__0_n_1,ram_reg_0_7_0_0_i_13__0_n_2,ram_reg_0_7_0_0_i_13__0_n_3,ram_reg_0_7_0_0_i_13__0_n_4,ram_reg_0_7_0_0_i_13__0_n_5,ram_reg_0_7_0_0_i_13__0_n_6,ram_reg_0_7_0_0_i_13__0_n_7}),
        .DI({DCT_mac_muladd_16kbM_U141_n_21,DCT_mac_muladd_16kbM_U141_n_22,DCT_mac_muladd_16kbM_U141_n_23,DCT_mac_muladd_16kbM_U141_n_24,DCT_mac_muladd_16kbM_U141_n_25,DCT_mac_muladd_16kbM_U141_n_26,DCT_mac_muladd_16kbM_U141_n_27,DCT_mac_muladd_16kbM_U141_n_28}),
        .O(add_ln52_66_fu_575_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_31__0_n_0,ram_reg_0_7_0_0_i_32__0_n_0,ram_reg_0_7_0_0_i_33__0_n_0,ram_reg_0_7_0_0_i_34__0_n_0,ram_reg_0_7_0_0_i_35__0_n_0,ram_reg_0_7_0_0_i_36__0_n_0,ram_reg_0_7_0_0_i_37__0_n_0,ram_reg_0_7_0_0_i_38__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13__1
       (.I0(add_ln52_73_fu_603_p2[7]),
        .I1(add_ln52_77_fu_610_p2[7]),
        .O(ram_reg_0_7_0_0_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13__2
       (.I0(add_ln52_80_fu_631_p2[7]),
        .I1(add_ln52_84_fu_638_p2[7]),
        .O(ram_reg_0_7_0_0_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13__3
       (.I0(add_ln52_87_fu_659_p2[7]),
        .I1(add_ln52_91_fu_666_p2[7]),
        .O(ram_reg_0_7_0_0_i_13__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13__4
       (.I0(add_ln52_94_fu_687_p2[7]),
        .I1(add_ln52_98_fu_694_p2[7]),
        .O(ram_reg_0_7_0_0_i_13__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_13__5
       (.I0(add_ln52_101_fu_718_p2[7]),
        .I1(add_ln52_105_fu_729_p2[7]),
        .O(ram_reg_0_7_0_0_i_13__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14
       (.I0(add_ln52_59_fu_542_p2[6]),
        .I1(add_ln52_63_fu_553_p2[6]),
        .O(ram_reg_0_7_0_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__0
       (.I0(add_ln52_66_fu_575_p2[7]),
        .I1(add_ln52_70_fu_582_p2[7]),
        .O(ram_reg_0_7_0_0_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__1
       (.I0(add_ln52_73_fu_603_p2[6]),
        .I1(add_ln52_77_fu_610_p2[6]),
        .O(ram_reg_0_7_0_0_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__2
       (.I0(add_ln52_80_fu_631_p2[6]),
        .I1(add_ln52_84_fu_638_p2[6]),
        .O(ram_reg_0_7_0_0_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__3
       (.I0(add_ln52_87_fu_659_p2[6]),
        .I1(add_ln52_91_fu_666_p2[6]),
        .O(ram_reg_0_7_0_0_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__4
       (.I0(add_ln52_94_fu_687_p2[6]),
        .I1(add_ln52_98_fu_694_p2[6]),
        .O(ram_reg_0_7_0_0_i_14__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_14__5
       (.I0(add_ln52_101_fu_718_p2[6]),
        .I1(add_ln52_105_fu_729_p2[6]),
        .O(ram_reg_0_7_0_0_i_14__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15
       (.I0(add_ln52_59_fu_542_p2[5]),
        .I1(add_ln52_63_fu_553_p2[5]),
        .O(ram_reg_0_7_0_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__0
       (.I0(add_ln52_66_fu_575_p2[6]),
        .I1(add_ln52_70_fu_582_p2[6]),
        .O(ram_reg_0_7_0_0_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__1
       (.I0(add_ln52_73_fu_603_p2[5]),
        .I1(add_ln52_77_fu_610_p2[5]),
        .O(ram_reg_0_7_0_0_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__2
       (.I0(add_ln52_80_fu_631_p2[5]),
        .I1(add_ln52_84_fu_638_p2[5]),
        .O(ram_reg_0_7_0_0_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__3
       (.I0(add_ln52_87_fu_659_p2[5]),
        .I1(add_ln52_91_fu_666_p2[5]),
        .O(ram_reg_0_7_0_0_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__4
       (.I0(add_ln52_94_fu_687_p2[5]),
        .I1(add_ln52_98_fu_694_p2[5]),
        .O(ram_reg_0_7_0_0_i_15__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_15__5
       (.I0(add_ln52_101_fu_718_p2[5]),
        .I1(add_ln52_105_fu_729_p2[5]),
        .O(ram_reg_0_7_0_0_i_15__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16
       (.I0(add_ln52_59_fu_542_p2[4]),
        .I1(add_ln52_63_fu_553_p2[4]),
        .O(ram_reg_0_7_0_0_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__0
       (.I0(add_ln52_66_fu_575_p2[5]),
        .I1(add_ln52_70_fu_582_p2[5]),
        .O(ram_reg_0_7_0_0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__1
       (.I0(add_ln52_73_fu_603_p2[4]),
        .I1(add_ln52_77_fu_610_p2[4]),
        .O(ram_reg_0_7_0_0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__2
       (.I0(add_ln52_80_fu_631_p2[4]),
        .I1(add_ln52_84_fu_638_p2[4]),
        .O(ram_reg_0_7_0_0_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__3
       (.I0(add_ln52_87_fu_659_p2[4]),
        .I1(add_ln52_91_fu_666_p2[4]),
        .O(ram_reg_0_7_0_0_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__4
       (.I0(add_ln52_94_fu_687_p2[4]),
        .I1(add_ln52_98_fu_694_p2[4]),
        .O(ram_reg_0_7_0_0_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_16__5
       (.I0(add_ln52_101_fu_718_p2[4]),
        .I1(add_ln52_105_fu_729_p2[4]),
        .O(ram_reg_0_7_0_0_i_16__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17
       (.I0(add_ln52_59_fu_542_p2[3]),
        .I1(add_ln52_63_fu_553_p2[3]),
        .O(ram_reg_0_7_0_0_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__0
       (.I0(add_ln52_66_fu_575_p2[4]),
        .I1(add_ln52_70_fu_582_p2[4]),
        .O(ram_reg_0_7_0_0_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__1
       (.I0(add_ln52_73_fu_603_p2[3]),
        .I1(add_ln52_77_fu_610_p2[3]),
        .O(ram_reg_0_7_0_0_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__2
       (.I0(add_ln52_80_fu_631_p2[3]),
        .I1(add_ln52_84_fu_638_p2[3]),
        .O(ram_reg_0_7_0_0_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__3
       (.I0(add_ln52_87_fu_659_p2[3]),
        .I1(add_ln52_91_fu_666_p2[3]),
        .O(ram_reg_0_7_0_0_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__4
       (.I0(add_ln52_94_fu_687_p2[3]),
        .I1(add_ln52_98_fu_694_p2[3]),
        .O(ram_reg_0_7_0_0_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_17__5
       (.I0(add_ln52_101_fu_718_p2[3]),
        .I1(add_ln52_105_fu_729_p2[3]),
        .O(ram_reg_0_7_0_0_i_17__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18
       (.I0(add_ln52_59_fu_542_p2[2]),
        .I1(add_ln52_63_fu_553_p2[2]),
        .O(ram_reg_0_7_0_0_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__0
       (.I0(add_ln52_66_fu_575_p2[3]),
        .I1(add_ln52_70_fu_582_p2[3]),
        .O(ram_reg_0_7_0_0_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__1
       (.I0(add_ln52_73_fu_603_p2[2]),
        .I1(add_ln52_77_fu_610_p2[2]),
        .O(ram_reg_0_7_0_0_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__2
       (.I0(add_ln52_80_fu_631_p2[2]),
        .I1(add_ln52_84_fu_638_p2[2]),
        .O(ram_reg_0_7_0_0_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__3
       (.I0(add_ln52_87_fu_659_p2[2]),
        .I1(add_ln52_91_fu_666_p2[2]),
        .O(ram_reg_0_7_0_0_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__4
       (.I0(add_ln52_94_fu_687_p2[2]),
        .I1(add_ln52_98_fu_694_p2[2]),
        .O(ram_reg_0_7_0_0_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_18__5
       (.I0(add_ln52_101_fu_718_p2[2]),
        .I1(add_ln52_105_fu_729_p2[2]),
        .O(ram_reg_0_7_0_0_i_18__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19
       (.I0(add_ln52_59_fu_542_p2[1]),
        .I1(add_ln52_63_fu_553_p2[1]),
        .O(ram_reg_0_7_0_0_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__0
       (.I0(add_ln52_66_fu_575_p2[2]),
        .I1(add_ln52_70_fu_582_p2[2]),
        .O(ram_reg_0_7_0_0_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__1
       (.I0(add_ln52_73_fu_603_p2[1]),
        .I1(add_ln52_77_fu_610_p2[1]),
        .O(ram_reg_0_7_0_0_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__2
       (.I0(add_ln52_80_fu_631_p2[1]),
        .I1(add_ln52_84_fu_638_p2[1]),
        .O(ram_reg_0_7_0_0_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__3
       (.I0(add_ln52_87_fu_659_p2[1]),
        .I1(add_ln52_91_fu_666_p2[1]),
        .O(ram_reg_0_7_0_0_i_19__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__4
       (.I0(add_ln52_94_fu_687_p2[1]),
        .I1(add_ln52_98_fu_694_p2[1]),
        .O(ram_reg_0_7_0_0_i_19__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_19__5
       (.I0(add_ln52_101_fu_718_p2[1]),
        .I1(add_ln52_105_fu_729_p2[1]),
        .O(ram_reg_0_7_0_0_i_19__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_1__0
       (.CI(ram_reg_0_7_0_0_i_2__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__0_n_0,ram_reg_0_7_0_0_i_1__0_n_1,ram_reg_0_7_0_0_i_1__0_n_2,ram_reg_0_7_0_0_i_1__0_n_3,ram_reg_0_7_0_0_i_1__0_n_4,ram_reg_0_7_0_0_i_1__0_n_5,ram_reg_0_7_0_0_i_1__0_n_6,ram_reg_0_7_0_0_i_1__0_n_7}),
        .DI(add_ln52_59_fu_542_p2[15:8]),
        .O({DCT_1D_out_buf_col_1_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__0_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4_n_0,ram_reg_0_7_0_0_i_5_n_0,ram_reg_0_7_0_0_i_6_n_0,ram_reg_0_7_0_0_i_7_n_0,ram_reg_0_7_0_0_i_8_n_0,ram_reg_0_7_0_0_i_9_n_0,ram_reg_0_7_0_0_i_10_n_0,ram_reg_0_7_0_0_i_11_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__0__0
       (.CI(ram_reg_0_7_0_0_i_3__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__0__0_n_0,ram_reg_0_7_0_0_i_1__0__0_n_1,ram_reg_0_7_0_0_i_1__0__0_n_2,ram_reg_0_7_0_0_i_1__0__0_n_3,ram_reg_0_7_0_0_i_1__0__0_n_4,ram_reg_0_7_0_0_i_1__0__0_n_5,ram_reg_0_7_0_0_i_1__0__0_n_6,ram_reg_0_7_0_0_i_1__0__0_n_7}),
        .DI(add_ln52_66_fu_575_p2[15:8]),
        .O({DCT_1D_out_buf_col_2_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__0__0_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_5__0_n_0,ram_reg_0_7_0_0_i_6__0_n_0,ram_reg_0_7_0_0_i_7__0_n_0,ram_reg_0_7_0_0_i_8__0_n_0,ram_reg_0_7_0_0_i_9__0_n_0,ram_reg_0_7_0_0_i_10__0_n_0,ram_reg_0_7_0_0_i_11__0_n_0,ram_reg_0_7_0_0_i_12__0_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__1
       (.CI(ram_reg_0_7_0_0_i_2__0__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__1_n_0,ram_reg_0_7_0_0_i_1__1_n_1,ram_reg_0_7_0_0_i_1__1_n_2,ram_reg_0_7_0_0_i_1__1_n_3,ram_reg_0_7_0_0_i_1__1_n_4,ram_reg_0_7_0_0_i_1__1_n_5,ram_reg_0_7_0_0_i_1__1_n_6,ram_reg_0_7_0_0_i_1__1_n_7}),
        .DI(add_ln52_73_fu_603_p2[15:8]),
        .O({DCT_1D_out_buf_col_3_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__1_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4__1_n_0,ram_reg_0_7_0_0_i_5__1_n_0,ram_reg_0_7_0_0_i_6__1_n_0,ram_reg_0_7_0_0_i_7__1_n_0,ram_reg_0_7_0_0_i_8__1_n_0,ram_reg_0_7_0_0_i_9__1_n_0,ram_reg_0_7_0_0_i_10__1_n_0,ram_reg_0_7_0_0_i_11__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__2
       (.CI(ram_reg_0_7_0_0_i_2__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__2_n_0,ram_reg_0_7_0_0_i_1__2_n_1,ram_reg_0_7_0_0_i_1__2_n_2,ram_reg_0_7_0_0_i_1__2_n_3,ram_reg_0_7_0_0_i_1__2_n_4,ram_reg_0_7_0_0_i_1__2_n_5,ram_reg_0_7_0_0_i_1__2_n_6,ram_reg_0_7_0_0_i_1__2_n_7}),
        .DI(add_ln52_80_fu_631_p2[15:8]),
        .O({DCT_1D_out_buf_col_4_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__2_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4__2_n_0,ram_reg_0_7_0_0_i_5__2_n_0,ram_reg_0_7_0_0_i_6__2_n_0,ram_reg_0_7_0_0_i_7__2_n_0,ram_reg_0_7_0_0_i_8__2_n_0,ram_reg_0_7_0_0_i_9__2_n_0,ram_reg_0_7_0_0_i_10__2_n_0,ram_reg_0_7_0_0_i_11__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__3
       (.CI(ram_reg_0_7_0_0_i_2__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__3_n_0,ram_reg_0_7_0_0_i_1__3_n_1,ram_reg_0_7_0_0_i_1__3_n_2,ram_reg_0_7_0_0_i_1__3_n_3,ram_reg_0_7_0_0_i_1__3_n_4,ram_reg_0_7_0_0_i_1__3_n_5,ram_reg_0_7_0_0_i_1__3_n_6,ram_reg_0_7_0_0_i_1__3_n_7}),
        .DI(add_ln52_87_fu_659_p2[15:8]),
        .O({DCT_1D_out_buf_col_5_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__3_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4__3_n_0,ram_reg_0_7_0_0_i_5__3_n_0,ram_reg_0_7_0_0_i_6__3_n_0,ram_reg_0_7_0_0_i_7__3_n_0,ram_reg_0_7_0_0_i_8__3_n_0,ram_reg_0_7_0_0_i_9__3_n_0,ram_reg_0_7_0_0_i_10__3_n_0,ram_reg_0_7_0_0_i_11__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__4
       (.CI(ram_reg_0_7_0_0_i_2__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__4_n_0,ram_reg_0_7_0_0_i_1__4_n_1,ram_reg_0_7_0_0_i_1__4_n_2,ram_reg_0_7_0_0_i_1__4_n_3,ram_reg_0_7_0_0_i_1__4_n_4,ram_reg_0_7_0_0_i_1__4_n_5,ram_reg_0_7_0_0_i_1__4_n_6,ram_reg_0_7_0_0_i_1__4_n_7}),
        .DI(add_ln52_94_fu_687_p2[15:8]),
        .O({DCT_1D_out_buf_col_6_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__4_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4__4_n_0,ram_reg_0_7_0_0_i_5__4_n_0,ram_reg_0_7_0_0_i_6__4_n_0,ram_reg_0_7_0_0_i_7__4_n_0,ram_reg_0_7_0_0_i_8__4_n_0,ram_reg_0_7_0_0_i_9__4_n_0,ram_reg_0_7_0_0_i_10__4_n_0,ram_reg_0_7_0_0_i_11__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_1__5
       (.CI(ram_reg_0_7_0_0_i_2__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_1__5_n_0,ram_reg_0_7_0_0_i_1__5_n_1,ram_reg_0_7_0_0_i_1__5_n_2,ram_reg_0_7_0_0_i_1__5_n_3,ram_reg_0_7_0_0_i_1__5_n_4,ram_reg_0_7_0_0_i_1__5_n_5,ram_reg_0_7_0_0_i_1__5_n_6,ram_reg_0_7_0_0_i_1__5_n_7}),
        .DI(add_ln52_101_fu_718_p2[15:8]),
        .O({DCT_1D_out_buf_col_7_d0[2:0],NLW_ram_reg_0_7_0_0_i_1__5_O_UNCONNECTED[4:0]}),
        .S({ram_reg_0_7_0_0_i_4__5_n_0,ram_reg_0_7_0_0_i_5__5_n_0,ram_reg_0_7_0_0_i_6__5_n_0,ram_reg_0_7_0_0_i_7__5_n_0,ram_reg_0_7_0_0_i_8__5_n_0,ram_reg_0_7_0_0_i_9__5_n_0,ram_reg_0_7_0_0_i_10__5_n_0,ram_reg_0_7_0_0_i_11__5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_2
       (.I0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0),
        .I1(\q1_reg[0] ),
        .O(DCT_1D_out_buf_col_1_address0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20
       (.I0(add_ln52_59_fu_542_p2[0]),
        .I1(add_ln52_63_fu_553_p2[0]),
        .O(ram_reg_0_7_0_0_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__0
       (.I0(add_ln52_66_fu_575_p2[1]),
        .I1(add_ln52_70_fu_582_p2[1]),
        .O(ram_reg_0_7_0_0_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__1
       (.I0(add_ln52_73_fu_603_p2[0]),
        .I1(add_ln52_77_fu_610_p2[0]),
        .O(ram_reg_0_7_0_0_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__2
       (.I0(add_ln52_80_fu_631_p2[0]),
        .I1(add_ln52_84_fu_638_p2[0]),
        .O(ram_reg_0_7_0_0_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__3
       (.I0(add_ln52_87_fu_659_p2[0]),
        .I1(add_ln52_91_fu_666_p2[0]),
        .O(ram_reg_0_7_0_0_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__4
       (.I0(add_ln52_94_fu_687_p2[0]),
        .I1(add_ln52_98_fu_694_p2[0]),
        .O(ram_reg_0_7_0_0_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_20__5
       (.I0(add_ln52_101_fu_718_p2[0]),
        .I1(add_ln52_105_fu_729_p2[0]),
        .O(ram_reg_0_7_0_0_i_20__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21
       (.I0(DCT_mac_muladd_16cud_U132_n_13),
        .I1(DCT_mac_muladd_16fYi_U135_n_12),
        .O(ram_reg_0_7_0_0_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__0
       (.I0(add_ln52_66_fu_575_p2[0]),
        .I1(add_ln52_70_fu_582_p2[0]),
        .O(ram_reg_0_7_0_0_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_13),
        .I1(DCT_mac_muladd_16qcK_U150_n_13),
        .O(ram_reg_0_7_0_0_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__2
       (.I0(DCT_mac_muladd_16cud_U156_n_13),
        .I1(DCT_mac_muladd_16qcK_U158_n_13),
        .O(ram_reg_0_7_0_0_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__3
       (.I0(DCT_mac_muladd_16cud_U164_n_13),
        .I1(DCT_mac_muladd_16sc4_U166_n_13),
        .O(ram_reg_0_7_0_0_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_13),
        .I1(DCT_mac_muladd_16lbW_U175_n_13),
        .O(ram_reg_0_7_0_0_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_21__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_12),
        .I1(DCT_mac_muladd_16cud_U182_n_12),
        .O(ram_reg_0_7_0_0_i_21__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22
       (.I0(DCT_mac_muladd_16cud_U132_n_14),
        .I1(DCT_mac_muladd_16fYi_U135_n_13),
        .O(ram_reg_0_7_0_0_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_13),
        .I1(DCT_mac_muladd_16lbW_U142_n_13),
        .O(ram_reg_0_7_0_0_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_14),
        .I1(DCT_mac_muladd_16qcK_U150_n_14),
        .O(ram_reg_0_7_0_0_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__2
       (.I0(DCT_mac_muladd_16cud_U156_n_14),
        .I1(DCT_mac_muladd_16qcK_U158_n_14),
        .O(ram_reg_0_7_0_0_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__3
       (.I0(DCT_mac_muladd_16cud_U164_n_14),
        .I1(DCT_mac_muladd_16sc4_U166_n_14),
        .O(ram_reg_0_7_0_0_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_14),
        .I1(DCT_mac_muladd_16lbW_U175_n_14),
        .O(ram_reg_0_7_0_0_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_22__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_13),
        .I1(DCT_mac_muladd_16cud_U182_n_13),
        .O(ram_reg_0_7_0_0_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23
       (.I0(DCT_mac_muladd_16cud_U132_n_15),
        .I1(DCT_mac_muladd_16fYi_U135_n_14),
        .O(ram_reg_0_7_0_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_14),
        .I1(DCT_mac_muladd_16lbW_U142_n_14),
        .O(ram_reg_0_7_0_0_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_15),
        .I1(DCT_mac_muladd_16qcK_U150_n_15),
        .O(ram_reg_0_7_0_0_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__2
       (.I0(DCT_mac_muladd_16cud_U156_n_15),
        .I1(DCT_mac_muladd_16qcK_U158_n_15),
        .O(ram_reg_0_7_0_0_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__3
       (.I0(DCT_mac_muladd_16cud_U164_n_15),
        .I1(DCT_mac_muladd_16sc4_U166_n_15),
        .O(ram_reg_0_7_0_0_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_15),
        .I1(DCT_mac_muladd_16lbW_U175_n_15),
        .O(ram_reg_0_7_0_0_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_23__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_14),
        .I1(DCT_mac_muladd_16cud_U182_n_14),
        .O(ram_reg_0_7_0_0_i_23__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24
       (.I0(DCT_mac_muladd_16cud_U132_n_16),
        .I1(DCT_mac_muladd_16fYi_U135_n_15),
        .O(ram_reg_0_7_0_0_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_15),
        .I1(DCT_mac_muladd_16lbW_U142_n_15),
        .O(ram_reg_0_7_0_0_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_16),
        .I1(DCT_mac_muladd_16qcK_U150_n_16),
        .O(ram_reg_0_7_0_0_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__2
       (.I0(DCT_mac_muladd_16cud_U156_n_16),
        .I1(DCT_mac_muladd_16qcK_U158_n_16),
        .O(ram_reg_0_7_0_0_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__3
       (.I0(DCT_mac_muladd_16cud_U164_n_16),
        .I1(DCT_mac_muladd_16sc4_U166_n_16),
        .O(ram_reg_0_7_0_0_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_16),
        .I1(DCT_mac_muladd_16lbW_U175_n_16),
        .O(ram_reg_0_7_0_0_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_24__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_15),
        .I1(DCT_mac_muladd_16cud_U182_n_15),
        .O(ram_reg_0_7_0_0_i_24__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25
       (.I0(DCT_mac_muladd_16cud_U132_n_17),
        .I1(DCT_mac_muladd_16fYi_U135_n_16),
        .O(ram_reg_0_7_0_0_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_16),
        .I1(DCT_mac_muladd_16lbW_U142_n_16),
        .O(ram_reg_0_7_0_0_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_17),
        .I1(DCT_mac_muladd_16qcK_U150_n_17),
        .O(ram_reg_0_7_0_0_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__2
       (.I0(DCT_mac_muladd_16cud_U156_n_17),
        .I1(DCT_mac_muladd_16qcK_U158_n_17),
        .O(ram_reg_0_7_0_0_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__3
       (.I0(DCT_mac_muladd_16cud_U164_n_17),
        .I1(DCT_mac_muladd_16sc4_U166_n_17),
        .O(ram_reg_0_7_0_0_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_17),
        .I1(DCT_mac_muladd_16lbW_U175_n_17),
        .O(ram_reg_0_7_0_0_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_25__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_16),
        .I1(DCT_mac_muladd_16cud_U182_n_16),
        .O(ram_reg_0_7_0_0_i_25__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26
       (.I0(DCT_mac_muladd_16cud_U132_n_18),
        .I1(DCT_mac_muladd_16fYi_U135_n_17),
        .O(ram_reg_0_7_0_0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_17),
        .I1(DCT_mac_muladd_16lbW_U142_n_17),
        .O(ram_reg_0_7_0_0_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_18),
        .I1(DCT_mac_muladd_16qcK_U150_n_18),
        .O(ram_reg_0_7_0_0_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__2
       (.I0(DCT_mac_muladd_16cud_U156_n_18),
        .I1(DCT_mac_muladd_16qcK_U158_n_18),
        .O(ram_reg_0_7_0_0_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__3
       (.I0(DCT_mac_muladd_16cud_U164_n_18),
        .I1(DCT_mac_muladd_16sc4_U166_n_18),
        .O(ram_reg_0_7_0_0_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_18),
        .I1(DCT_mac_muladd_16lbW_U175_n_18),
        .O(ram_reg_0_7_0_0_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_26__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_17),
        .I1(DCT_mac_muladd_16cud_U182_n_17),
        .O(ram_reg_0_7_0_0_i_26__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27
       (.I0(DCT_mac_muladd_16cud_U132_n_19),
        .I1(DCT_mac_muladd_16fYi_U135_n_18),
        .O(ram_reg_0_7_0_0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_18),
        .I1(DCT_mac_muladd_16lbW_U142_n_18),
        .O(ram_reg_0_7_0_0_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_19),
        .I1(DCT_mac_muladd_16qcK_U150_n_19),
        .O(ram_reg_0_7_0_0_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__2
       (.I0(DCT_mac_muladd_16cud_U156_n_19),
        .I1(DCT_mac_muladd_16qcK_U158_n_19),
        .O(ram_reg_0_7_0_0_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__3
       (.I0(DCT_mac_muladd_16cud_U164_n_19),
        .I1(DCT_mac_muladd_16sc4_U166_n_19),
        .O(ram_reg_0_7_0_0_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_19),
        .I1(DCT_mac_muladd_16lbW_U175_n_19),
        .O(ram_reg_0_7_0_0_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_27__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_18),
        .I1(DCT_mac_muladd_16cud_U182_n_18),
        .O(ram_reg_0_7_0_0_i_27__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28
       (.I0(DCT_mac_muladd_16cud_U132_n_20),
        .I1(DCT_mac_muladd_16fYi_U135_n_19),
        .O(ram_reg_0_7_0_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_19),
        .I1(DCT_mac_muladd_16lbW_U142_n_19),
        .O(ram_reg_0_7_0_0_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_20),
        .I1(DCT_mac_muladd_16qcK_U150_n_20),
        .O(ram_reg_0_7_0_0_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__2
       (.I0(DCT_mac_muladd_16cud_U156_n_20),
        .I1(DCT_mac_muladd_16qcK_U158_n_20),
        .O(ram_reg_0_7_0_0_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__3
       (.I0(DCT_mac_muladd_16cud_U164_n_20),
        .I1(DCT_mac_muladd_16sc4_U166_n_20),
        .O(ram_reg_0_7_0_0_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_20),
        .I1(DCT_mac_muladd_16lbW_U175_n_20),
        .O(ram_reg_0_7_0_0_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_28__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_19),
        .I1(DCT_mac_muladd_16cud_U182_n_19),
        .O(ram_reg_0_7_0_0_i_28__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_29
       (.CI(ram_reg_0_7_0_0_i_38_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29_n_0,ram_reg_0_7_0_0_i_29_n_1,ram_reg_0_7_0_0_i_29_n_2,ram_reg_0_7_0_0_i_29_n_3,ram_reg_0_7_0_0_i_29_n_4,ram_reg_0_7_0_0_i_29_n_5,ram_reg_0_7_0_0_i_29_n_6,ram_reg_0_7_0_0_i_29_n_7}),
        .DI({DCT_mac_muladd_16g8j_U136_n_12,DCT_mac_muladd_16g8j_U136_n_13,DCT_mac_muladd_16g8j_U136_n_14,DCT_mac_muladd_16g8j_U136_n_15,DCT_mac_muladd_16g8j_U136_n_16,DCT_mac_muladd_16g8j_U136_n_17,DCT_mac_muladd_16g8j_U136_n_18,DCT_mac_muladd_16g8j_U136_n_19}),
        .O(add_ln52_63_fu_553_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39_n_0,ram_reg_0_7_0_0_i_40_n_0,ram_reg_0_7_0_0_i_41_n_0,ram_reg_0_7_0_0_i_42_n_0,ram_reg_0_7_0_0_i_43_n_0,ram_reg_0_7_0_0_i_44_n_0,ram_reg_0_7_0_0_i_45_n_0,ram_reg_0_7_0_0_i_46_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_29__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_20),
        .I1(DCT_mac_muladd_16lbW_U142_n_20),
        .O(ram_reg_0_7_0_0_i_29__0_n_0));
  CARRY8 ram_reg_0_7_0_0_i_29__1
       (.CI(ram_reg_0_7_0_0_i_38__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29__1_n_0,ram_reg_0_7_0_0_i_29__1_n_1,ram_reg_0_7_0_0_i_29__1_n_2,ram_reg_0_7_0_0_i_29__1_n_3,ram_reg_0_7_0_0_i_29__1_n_4,ram_reg_0_7_0_0_i_29__1_n_5,ram_reg_0_7_0_0_i_29__1_n_6,ram_reg_0_7_0_0_i_29__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U152_n_13,DCT_mac_muladd_16cud_U152_n_14,DCT_mac_muladd_16cud_U152_n_15,DCT_mac_muladd_16cud_U152_n_16,DCT_mac_muladd_16cud_U152_n_17,DCT_mac_muladd_16cud_U152_n_18,DCT_mac_muladd_16cud_U152_n_19,DCT_mac_muladd_16cud_U152_n_20}),
        .O(add_ln52_77_fu_610_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39__1_n_0,ram_reg_0_7_0_0_i_40__1_n_0,ram_reg_0_7_0_0_i_41__1_n_0,ram_reg_0_7_0_0_i_42__1_n_0,ram_reg_0_7_0_0_i_43__1_n_0,ram_reg_0_7_0_0_i_44__1_n_0,ram_reg_0_7_0_0_i_45__1_n_0,ram_reg_0_7_0_0_i_46__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_29__2
       (.CI(ram_reg_0_7_0_0_i_38__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29__2_n_0,ram_reg_0_7_0_0_i_29__2_n_1,ram_reg_0_7_0_0_i_29__2_n_2,ram_reg_0_7_0_0_i_29__2_n_3,ram_reg_0_7_0_0_i_29__2_n_4,ram_reg_0_7_0_0_i_29__2_n_5,ram_reg_0_7_0_0_i_29__2_n_6,ram_reg_0_7_0_0_i_29__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U160_n_13,DCT_mac_muladd_16cud_U160_n_14,DCT_mac_muladd_16cud_U160_n_15,DCT_mac_muladd_16cud_U160_n_16,DCT_mac_muladd_16cud_U160_n_17,DCT_mac_muladd_16cud_U160_n_18,DCT_mac_muladd_16cud_U160_n_19,DCT_mac_muladd_16cud_U160_n_20}),
        .O(add_ln52_84_fu_638_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39__2_n_0,ram_reg_0_7_0_0_i_40__2_n_0,ram_reg_0_7_0_0_i_41__2_n_0,ram_reg_0_7_0_0_i_42__2_n_0,ram_reg_0_7_0_0_i_43__2_n_0,ram_reg_0_7_0_0_i_44__2_n_0,ram_reg_0_7_0_0_i_45__2_n_0,ram_reg_0_7_0_0_i_46__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_29__3
       (.CI(ram_reg_0_7_0_0_i_38__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29__3_n_0,ram_reg_0_7_0_0_i_29__3_n_1,ram_reg_0_7_0_0_i_29__3_n_2,ram_reg_0_7_0_0_i_29__3_n_3,ram_reg_0_7_0_0_i_29__3_n_4,ram_reg_0_7_0_0_i_29__3_n_5,ram_reg_0_7_0_0_i_29__3_n_6,ram_reg_0_7_0_0_i_29__3_n_7}),
        .DI({DCT_mac_muladd_16pcA_U169_n_13,DCT_mac_muladd_16pcA_U169_n_14,DCT_mac_muladd_16pcA_U169_n_15,DCT_mac_muladd_16pcA_U169_n_16,DCT_mac_muladd_16pcA_U169_n_17,DCT_mac_muladd_16pcA_U169_n_18,DCT_mac_muladd_16pcA_U169_n_19,DCT_mac_muladd_16pcA_U169_n_20}),
        .O(add_ln52_91_fu_666_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39__3_n_0,ram_reg_0_7_0_0_i_40__3_n_0,ram_reg_0_7_0_0_i_41__3_n_0,ram_reg_0_7_0_0_i_42__3_n_0,ram_reg_0_7_0_0_i_43__3_n_0,ram_reg_0_7_0_0_i_44__3_n_0,ram_reg_0_7_0_0_i_45__3_n_0,ram_reg_0_7_0_0_i_46__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_29__4
       (.CI(ram_reg_0_7_0_0_i_38__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29__4_n_0,ram_reg_0_7_0_0_i_29__4_n_1,ram_reg_0_7_0_0_i_29__4_n_2,ram_reg_0_7_0_0_i_29__4_n_3,ram_reg_0_7_0_0_i_29__4_n_4,ram_reg_0_7_0_0_i_29__4_n_5,ram_reg_0_7_0_0_i_29__4_n_6,ram_reg_0_7_0_0_i_29__4_n_7}),
        .DI({DCT_mac_muladd_16lbW_U176_n_13,DCT_mac_muladd_16lbW_U176_n_14,DCT_mac_muladd_16lbW_U176_n_15,DCT_mac_muladd_16lbW_U176_n_16,DCT_mac_muladd_16lbW_U176_n_17,DCT_mac_muladd_16lbW_U176_n_18,DCT_mac_muladd_16lbW_U176_n_19,DCT_mac_muladd_16lbW_U176_n_20}),
        .O(add_ln52_98_fu_694_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39__4_n_0,ram_reg_0_7_0_0_i_40__4_n_0,ram_reg_0_7_0_0_i_41__4_n_0,ram_reg_0_7_0_0_i_42__4_n_0,ram_reg_0_7_0_0_i_43__4_n_0,ram_reg_0_7_0_0_i_44__4_n_0,ram_reg_0_7_0_0_i_45__4_n_0,ram_reg_0_7_0_0_i_46__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_29__5
       (.CI(ram_reg_0_7_0_0_i_38__5_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_29__5_n_0,ram_reg_0_7_0_0_i_29__5_n_1,ram_reg_0_7_0_0_i_29__5_n_2,ram_reg_0_7_0_0_i_29__5_n_3,ram_reg_0_7_0_0_i_29__5_n_4,ram_reg_0_7_0_0_i_29__5_n_5,ram_reg_0_7_0_0_i_29__5_n_6,ram_reg_0_7_0_0_i_29__5_n_7}),
        .DI({DCT_mac_muladd_16cud_U184_n_13,DCT_mac_muladd_16cud_U184_n_14,DCT_mac_muladd_16cud_U184_n_15,DCT_mac_muladd_16cud_U184_n_16,DCT_mac_muladd_16cud_U184_n_17,DCT_mac_muladd_16cud_U184_n_18,DCT_mac_muladd_16cud_U184_n_19,DCT_mac_muladd_16cud_U184_n_20}),
        .O(add_ln52_105_fu_729_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_39__5_n_0,ram_reg_0_7_0_0_i_40__5_n_0,ram_reg_0_7_0_0_i_41__5_n_0,ram_reg_0_7_0_0_i_42__5_n_0,ram_reg_0_7_0_0_i_43__5_n_0,ram_reg_0_7_0_0_i_44__5_n_0,ram_reg_0_7_0_0_i_45__5_n_0,ram_reg_0_7_0_0_i_46__5_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__0_n_0,ram_reg_0_7_0_0_i_2__0_n_1,ram_reg_0_7_0_0_i_2__0_n_2,ram_reg_0_7_0_0_i_2__0_n_3,ram_reg_0_7_0_0_i_2__0_n_4,ram_reg_0_7_0_0_i_2__0_n_5,ram_reg_0_7_0_0_i_2__0_n_6,ram_reg_0_7_0_0_i_2__0_n_7}),
        .DI(add_ln52_59_fu_542_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__0_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13_n_0,ram_reg_0_7_0_0_i_14_n_0,ram_reg_0_7_0_0_i_15_n_0,ram_reg_0_7_0_0_i_16_n_0,ram_reg_0_7_0_0_i_17_n_0,ram_reg_0_7_0_0_i_18_n_0,ram_reg_0_7_0_0_i_19_n_0,ram_reg_0_7_0_0_i_20_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__0__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__0__0_n_0,ram_reg_0_7_0_0_i_2__0__0_n_1,ram_reg_0_7_0_0_i_2__0__0_n_2,ram_reg_0_7_0_0_i_2__0__0_n_3,ram_reg_0_7_0_0_i_2__0__0_n_4,ram_reg_0_7_0_0_i_2__0__0_n_5,ram_reg_0_7_0_0_i_2__0__0_n_6,ram_reg_0_7_0_0_i_2__0__0_n_7}),
        .DI(add_ln52_73_fu_603_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__0__0_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13__1_n_0,ram_reg_0_7_0_0_i_14__1_n_0,ram_reg_0_7_0_0_i_15__1_n_0,ram_reg_0_7_0_0_i_16__1_n_0,ram_reg_0_7_0_0_i_17__1_n_0,ram_reg_0_7_0_0_i_18__1_n_0,ram_reg_0_7_0_0_i_19__1_n_0,ram_reg_0_7_0_0_i_20__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__1_n_0,ram_reg_0_7_0_0_i_2__1_n_1,ram_reg_0_7_0_0_i_2__1_n_2,ram_reg_0_7_0_0_i_2__1_n_3,ram_reg_0_7_0_0_i_2__1_n_4,ram_reg_0_7_0_0_i_2__1_n_5,ram_reg_0_7_0_0_i_2__1_n_6,ram_reg_0_7_0_0_i_2__1_n_7}),
        .DI(add_ln52_80_fu_631_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__1_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13__2_n_0,ram_reg_0_7_0_0_i_14__2_n_0,ram_reg_0_7_0_0_i_15__2_n_0,ram_reg_0_7_0_0_i_16__2_n_0,ram_reg_0_7_0_0_i_17__2_n_0,ram_reg_0_7_0_0_i_18__2_n_0,ram_reg_0_7_0_0_i_19__2_n_0,ram_reg_0_7_0_0_i_20__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__2_n_0,ram_reg_0_7_0_0_i_2__2_n_1,ram_reg_0_7_0_0_i_2__2_n_2,ram_reg_0_7_0_0_i_2__2_n_3,ram_reg_0_7_0_0_i_2__2_n_4,ram_reg_0_7_0_0_i_2__2_n_5,ram_reg_0_7_0_0_i_2__2_n_6,ram_reg_0_7_0_0_i_2__2_n_7}),
        .DI(add_ln52_87_fu_659_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__2_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13__3_n_0,ram_reg_0_7_0_0_i_14__3_n_0,ram_reg_0_7_0_0_i_15__3_n_0,ram_reg_0_7_0_0_i_16__3_n_0,ram_reg_0_7_0_0_i_17__3_n_0,ram_reg_0_7_0_0_i_18__3_n_0,ram_reg_0_7_0_0_i_19__3_n_0,ram_reg_0_7_0_0_i_20__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__3_n_0,ram_reg_0_7_0_0_i_2__3_n_1,ram_reg_0_7_0_0_i_2__3_n_2,ram_reg_0_7_0_0_i_2__3_n_3,ram_reg_0_7_0_0_i_2__3_n_4,ram_reg_0_7_0_0_i_2__3_n_5,ram_reg_0_7_0_0_i_2__3_n_6,ram_reg_0_7_0_0_i_2__3_n_7}),
        .DI(add_ln52_94_fu_687_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__3_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13__4_n_0,ram_reg_0_7_0_0_i_14__4_n_0,ram_reg_0_7_0_0_i_15__4_n_0,ram_reg_0_7_0_0_i_16__4_n_0,ram_reg_0_7_0_0_i_17__4_n_0,ram_reg_0_7_0_0_i_18__4_n_0,ram_reg_0_7_0_0_i_19__4_n_0,ram_reg_0_7_0_0_i_20__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_2__4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_2__4_n_0,ram_reg_0_7_0_0_i_2__4_n_1,ram_reg_0_7_0_0_i_2__4_n_2,ram_reg_0_7_0_0_i_2__4_n_3,ram_reg_0_7_0_0_i_2__4_n_4,ram_reg_0_7_0_0_i_2__4_n_5,ram_reg_0_7_0_0_i_2__4_n_6,ram_reg_0_7_0_0_i_2__4_n_7}),
        .DI(add_ln52_101_fu_718_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_2__4_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_13__5_n_0,ram_reg_0_7_0_0_i_14__5_n_0,ram_reg_0_7_0_0_i_15__5_n_0,ram_reg_0_7_0_0_i_16__5_n_0,ram_reg_0_7_0_0_i_17__5_n_0,ram_reg_0_7_0_0_i_18__5_n_0,ram_reg_0_7_0_0_i_19__5_n_0,ram_reg_0_7_0_0_i_20__5_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3
       (.CI(ram_reg_0_7_0_0_i_12_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3_n_0,ram_reg_0_7_0_0_i_3_n_1,ram_reg_0_7_0_0_i_3_n_2,ram_reg_0_7_0_0_i_3_n_3,ram_reg_0_7_0_0_i_3_n_4,ram_reg_0_7_0_0_i_3_n_5,ram_reg_0_7_0_0_i_3_n_6,ram_reg_0_7_0_0_i_3_n_7}),
        .DI({DCT_mac_muladd_16cud_U132_n_13,DCT_mac_muladd_16cud_U132_n_14,DCT_mac_muladd_16cud_U132_n_15,DCT_mac_muladd_16cud_U132_n_16,DCT_mac_muladd_16cud_U132_n_17,DCT_mac_muladd_16cud_U132_n_18,DCT_mac_muladd_16cud_U132_n_19,DCT_mac_muladd_16cud_U132_n_20}),
        .O(add_ln52_59_fu_542_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21_n_0,ram_reg_0_7_0_0_i_22_n_0,ram_reg_0_7_0_0_i_23_n_0,ram_reg_0_7_0_0_i_24_n_0,ram_reg_0_7_0_0_i_25_n_0,ram_reg_0_7_0_0_i_26_n_0,ram_reg_0_7_0_0_i_27_n_0,ram_reg_0_7_0_0_i_28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30
       (.I0(DCT_mac_muladd_16cud_U132_n_21),
        .I1(DCT_mac_muladd_16fYi_U135_n_20),
        .O(ram_reg_0_7_0_0_i_30_n_0));
  CARRY8 ram_reg_0_7_0_0_i_30__0
       (.CI(ram_reg_0_7_0_0_i_39__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_30__0_n_0,ram_reg_0_7_0_0_i_30__0_n_1,ram_reg_0_7_0_0_i_30__0_n_2,ram_reg_0_7_0_0_i_30__0_n_3,ram_reg_0_7_0_0_i_30__0_n_4,ram_reg_0_7_0_0_i_30__0_n_5,ram_reg_0_7_0_0_i_30__0_n_6,ram_reg_0_7_0_0_i_30__0_n_7}),
        .DI({DCT_mac_muladd_16lbW_U145_n_13,DCT_mac_muladd_16lbW_U145_n_14,DCT_mac_muladd_16lbW_U145_n_15,DCT_mac_muladd_16lbW_U145_n_16,DCT_mac_muladd_16lbW_U145_n_17,DCT_mac_muladd_16lbW_U145_n_18,DCT_mac_muladd_16lbW_U145_n_19,DCT_mac_muladd_16lbW_U145_n_20}),
        .O(add_ln52_70_fu_582_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_40__0_n_0,ram_reg_0_7_0_0_i_41__0_n_0,ram_reg_0_7_0_0_i_42__0_n_0,ram_reg_0_7_0_0_i_43__0_n_0,ram_reg_0_7_0_0_i_44__0_n_0,ram_reg_0_7_0_0_i_45__0_n_0,ram_reg_0_7_0_0_i_46__0_n_0,ram_reg_0_7_0_0_i_47__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_21),
        .I1(DCT_mac_muladd_16qcK_U150_n_21),
        .O(ram_reg_0_7_0_0_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30__2
       (.I0(DCT_mac_muladd_16cud_U156_n_21),
        .I1(DCT_mac_muladd_16qcK_U158_n_21),
        .O(ram_reg_0_7_0_0_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30__3
       (.I0(DCT_mac_muladd_16cud_U164_n_21),
        .I1(DCT_mac_muladd_16sc4_U166_n_21),
        .O(ram_reg_0_7_0_0_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_21),
        .I1(DCT_mac_muladd_16lbW_U175_n_21),
        .O(ram_reg_0_7_0_0_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_30__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_20),
        .I1(DCT_mac_muladd_16cud_U182_n_20),
        .O(ram_reg_0_7_0_0_i_30__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31
       (.I0(DCT_mac_muladd_16cud_U132_n_22),
        .I1(DCT_mac_muladd_16fYi_U135_n_21),
        .O(ram_reg_0_7_0_0_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_21),
        .I1(DCT_mac_muladd_16lbW_U142_n_21),
        .O(ram_reg_0_7_0_0_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_22),
        .I1(DCT_mac_muladd_16qcK_U150_n_22),
        .O(ram_reg_0_7_0_0_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__2
       (.I0(DCT_mac_muladd_16cud_U156_n_22),
        .I1(DCT_mac_muladd_16qcK_U158_n_22),
        .O(ram_reg_0_7_0_0_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__3
       (.I0(DCT_mac_muladd_16cud_U164_n_22),
        .I1(DCT_mac_muladd_16sc4_U166_n_22),
        .O(ram_reg_0_7_0_0_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_22),
        .I1(DCT_mac_muladd_16lbW_U175_n_22),
        .O(ram_reg_0_7_0_0_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_31__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_21),
        .I1(DCT_mac_muladd_16cud_U182_n_21),
        .O(ram_reg_0_7_0_0_i_31__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32
       (.I0(DCT_mac_muladd_16cud_U132_n_23),
        .I1(DCT_mac_muladd_16fYi_U135_n_22),
        .O(ram_reg_0_7_0_0_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_22),
        .I1(DCT_mac_muladd_16lbW_U142_n_22),
        .O(ram_reg_0_7_0_0_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_23),
        .I1(DCT_mac_muladd_16qcK_U150_n_23),
        .O(ram_reg_0_7_0_0_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__2
       (.I0(DCT_mac_muladd_16cud_U156_n_23),
        .I1(DCT_mac_muladd_16qcK_U158_n_23),
        .O(ram_reg_0_7_0_0_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__3
       (.I0(DCT_mac_muladd_16cud_U164_n_23),
        .I1(DCT_mac_muladd_16sc4_U166_n_23),
        .O(ram_reg_0_7_0_0_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_23),
        .I1(DCT_mac_muladd_16lbW_U175_n_23),
        .O(ram_reg_0_7_0_0_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_32__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_22),
        .I1(DCT_mac_muladd_16cud_U182_n_22),
        .O(ram_reg_0_7_0_0_i_32__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33
       (.I0(DCT_mac_muladd_16cud_U132_n_24),
        .I1(DCT_mac_muladd_16fYi_U135_n_23),
        .O(ram_reg_0_7_0_0_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_23),
        .I1(DCT_mac_muladd_16lbW_U142_n_23),
        .O(ram_reg_0_7_0_0_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_24),
        .I1(DCT_mac_muladd_16qcK_U150_n_24),
        .O(ram_reg_0_7_0_0_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__2
       (.I0(DCT_mac_muladd_16cud_U156_n_24),
        .I1(DCT_mac_muladd_16qcK_U158_n_24),
        .O(ram_reg_0_7_0_0_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__3
       (.I0(DCT_mac_muladd_16cud_U164_n_24),
        .I1(DCT_mac_muladd_16sc4_U166_n_24),
        .O(ram_reg_0_7_0_0_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_24),
        .I1(DCT_mac_muladd_16lbW_U175_n_24),
        .O(ram_reg_0_7_0_0_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_33__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_23),
        .I1(DCT_mac_muladd_16cud_U182_n_23),
        .O(ram_reg_0_7_0_0_i_33__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34
       (.I0(DCT_mac_muladd_16cud_U132_n_25),
        .I1(DCT_mac_muladd_16fYi_U135_n_24),
        .O(ram_reg_0_7_0_0_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_24),
        .I1(DCT_mac_muladd_16lbW_U142_n_24),
        .O(ram_reg_0_7_0_0_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_25),
        .I1(DCT_mac_muladd_16qcK_U150_n_25),
        .O(ram_reg_0_7_0_0_i_34__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__2
       (.I0(DCT_mac_muladd_16cud_U156_n_25),
        .I1(DCT_mac_muladd_16qcK_U158_n_25),
        .O(ram_reg_0_7_0_0_i_34__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__3
       (.I0(DCT_mac_muladd_16cud_U164_n_25),
        .I1(DCT_mac_muladd_16sc4_U166_n_25),
        .O(ram_reg_0_7_0_0_i_34__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_25),
        .I1(DCT_mac_muladd_16lbW_U175_n_25),
        .O(ram_reg_0_7_0_0_i_34__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_34__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_24),
        .I1(DCT_mac_muladd_16cud_U182_n_24),
        .O(ram_reg_0_7_0_0_i_34__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35
       (.I0(DCT_mac_muladd_16cud_U132_n_26),
        .I1(DCT_mac_muladd_16fYi_U135_n_25),
        .O(ram_reg_0_7_0_0_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_25),
        .I1(DCT_mac_muladd_16lbW_U142_n_25),
        .O(ram_reg_0_7_0_0_i_35__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_26),
        .I1(DCT_mac_muladd_16qcK_U150_n_26),
        .O(ram_reg_0_7_0_0_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__2
       (.I0(DCT_mac_muladd_16cud_U156_n_26),
        .I1(DCT_mac_muladd_16qcK_U158_n_26),
        .O(ram_reg_0_7_0_0_i_35__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__3
       (.I0(DCT_mac_muladd_16cud_U164_n_26),
        .I1(DCT_mac_muladd_16sc4_U166_n_26),
        .O(ram_reg_0_7_0_0_i_35__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_26),
        .I1(DCT_mac_muladd_16lbW_U175_n_26),
        .O(ram_reg_0_7_0_0_i_35__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_35__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_25),
        .I1(DCT_mac_muladd_16cud_U182_n_25),
        .O(ram_reg_0_7_0_0_i_35__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36
       (.I0(DCT_mac_muladd_16cud_U132_n_27),
        .I1(DCT_mac_muladd_16fYi_U135_n_26),
        .O(ram_reg_0_7_0_0_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_26),
        .I1(DCT_mac_muladd_16lbW_U142_n_26),
        .O(ram_reg_0_7_0_0_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_27),
        .I1(DCT_mac_muladd_16qcK_U150_n_27),
        .O(ram_reg_0_7_0_0_i_36__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__2
       (.I0(DCT_mac_muladd_16cud_U156_n_27),
        .I1(DCT_mac_muladd_16qcK_U158_n_27),
        .O(ram_reg_0_7_0_0_i_36__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__3
       (.I0(DCT_mac_muladd_16cud_U164_n_27),
        .I1(DCT_mac_muladd_16sc4_U166_n_27),
        .O(ram_reg_0_7_0_0_i_36__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_27),
        .I1(DCT_mac_muladd_16lbW_U175_n_27),
        .O(ram_reg_0_7_0_0_i_36__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_36__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_26),
        .I1(DCT_mac_muladd_16cud_U182_n_26),
        .O(ram_reg_0_7_0_0_i_36__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37
       (.I0(DCT_mac_muladd_16cud_U132_n_28),
        .I1(DCT_mac_muladd_16fYi_U135_n_27),
        .O(ram_reg_0_7_0_0_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_27),
        .I1(DCT_mac_muladd_16lbW_U142_n_27),
        .O(ram_reg_0_7_0_0_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_28),
        .I1(DCT_mac_muladd_16qcK_U150_n_28),
        .O(ram_reg_0_7_0_0_i_37__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__2
       (.I0(DCT_mac_muladd_16cud_U156_n_28),
        .I1(DCT_mac_muladd_16qcK_U158_n_28),
        .O(ram_reg_0_7_0_0_i_37__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__3
       (.I0(DCT_mac_muladd_16cud_U164_n_28),
        .I1(DCT_mac_muladd_16sc4_U166_n_28),
        .O(ram_reg_0_7_0_0_i_37__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_28),
        .I1(DCT_mac_muladd_16lbW_U175_n_28),
        .O(ram_reg_0_7_0_0_i_37__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_37__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_27),
        .I1(DCT_mac_muladd_16cud_U182_n_27),
        .O(ram_reg_0_7_0_0_i_37__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_38
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38_n_0,ram_reg_0_7_0_0_i_38_n_1,ram_reg_0_7_0_0_i_38_n_2,ram_reg_0_7_0_0_i_38_n_3,ram_reg_0_7_0_0_i_38_n_4,ram_reg_0_7_0_0_i_38_n_5,ram_reg_0_7_0_0_i_38_n_6,ram_reg_0_7_0_0_i_38_n_7}),
        .DI({DCT_mac_muladd_16g8j_U136_n_20,DCT_mac_muladd_16g8j_U136_n_21,DCT_mac_muladd_16g8j_U136_n_22,DCT_mac_muladd_16g8j_U136_n_23,DCT_mac_muladd_16g8j_U136_n_24,DCT_mac_muladd_16g8j_U136_n_25,DCT_mac_muladd_16g8j_U136_n_26,DCT_mac_muladd_16g8j_U136_n_27}),
        .O(add_ln52_63_fu_553_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47_n_0,ram_reg_0_7_0_0_i_48_n_0,ram_reg_0_7_0_0_i_49_n_0,ram_reg_0_7_0_0_i_50_n_0,ram_reg_0_7_0_0_i_51_n_0,ram_reg_0_7_0_0_i_52_n_0,ram_reg_0_7_0_0_i_53_n_0,ram_reg_0_7_0_0_i_54_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_38__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_28),
        .I1(DCT_mac_muladd_16lbW_U142_n_28),
        .O(ram_reg_0_7_0_0_i_38__0_n_0));
  CARRY8 ram_reg_0_7_0_0_i_38__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38__1_n_0,ram_reg_0_7_0_0_i_38__1_n_1,ram_reg_0_7_0_0_i_38__1_n_2,ram_reg_0_7_0_0_i_38__1_n_3,ram_reg_0_7_0_0_i_38__1_n_4,ram_reg_0_7_0_0_i_38__1_n_5,ram_reg_0_7_0_0_i_38__1_n_6,ram_reg_0_7_0_0_i_38__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U152_n_21,DCT_mac_muladd_16cud_U152_n_22,DCT_mac_muladd_16cud_U152_n_23,DCT_mac_muladd_16cud_U152_n_24,DCT_mac_muladd_16cud_U152_n_25,DCT_mac_muladd_16cud_U152_n_26,DCT_mac_muladd_16cud_U152_n_27,DCT_mac_muladd_16cud_U152_n_28}),
        .O(add_ln52_77_fu_610_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47__1_n_0,ram_reg_0_7_0_0_i_48__1_n_0,ram_reg_0_7_0_0_i_49__1_n_0,ram_reg_0_7_0_0_i_50__1_n_0,ram_reg_0_7_0_0_i_51__1_n_0,ram_reg_0_7_0_0_i_52__1_n_0,ram_reg_0_7_0_0_i_53__1_n_0,ram_reg_0_7_0_0_i_54__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_38__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38__2_n_0,ram_reg_0_7_0_0_i_38__2_n_1,ram_reg_0_7_0_0_i_38__2_n_2,ram_reg_0_7_0_0_i_38__2_n_3,ram_reg_0_7_0_0_i_38__2_n_4,ram_reg_0_7_0_0_i_38__2_n_5,ram_reg_0_7_0_0_i_38__2_n_6,ram_reg_0_7_0_0_i_38__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U160_n_21,DCT_mac_muladd_16cud_U160_n_22,DCT_mac_muladd_16cud_U160_n_23,DCT_mac_muladd_16cud_U160_n_24,DCT_mac_muladd_16cud_U160_n_25,DCT_mac_muladd_16cud_U160_n_26,DCT_mac_muladd_16cud_U160_n_27,DCT_mac_muladd_16cud_U160_n_28}),
        .O(add_ln52_84_fu_638_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47__2_n_0,ram_reg_0_7_0_0_i_48__2_n_0,ram_reg_0_7_0_0_i_49__2_n_0,ram_reg_0_7_0_0_i_50__2_n_0,ram_reg_0_7_0_0_i_51__2_n_0,ram_reg_0_7_0_0_i_52__2_n_0,ram_reg_0_7_0_0_i_53__2_n_0,ram_reg_0_7_0_0_i_54__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_38__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38__3_n_0,ram_reg_0_7_0_0_i_38__3_n_1,ram_reg_0_7_0_0_i_38__3_n_2,ram_reg_0_7_0_0_i_38__3_n_3,ram_reg_0_7_0_0_i_38__3_n_4,ram_reg_0_7_0_0_i_38__3_n_5,ram_reg_0_7_0_0_i_38__3_n_6,ram_reg_0_7_0_0_i_38__3_n_7}),
        .DI({DCT_mac_muladd_16pcA_U169_n_21,DCT_mac_muladd_16pcA_U169_n_22,DCT_mac_muladd_16pcA_U169_n_23,DCT_mac_muladd_16pcA_U169_n_24,DCT_mac_muladd_16pcA_U169_n_25,DCT_mac_muladd_16pcA_U169_n_26,DCT_mac_muladd_16pcA_U169_n_27,DCT_mac_muladd_16pcA_U169_n_28}),
        .O(add_ln52_91_fu_666_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47__3_n_0,ram_reg_0_7_0_0_i_48__3_n_0,ram_reg_0_7_0_0_i_49__3_n_0,ram_reg_0_7_0_0_i_50__3_n_0,ram_reg_0_7_0_0_i_51__3_n_0,ram_reg_0_7_0_0_i_52__3_n_0,ram_reg_0_7_0_0_i_53__3_n_0,ram_reg_0_7_0_0_i_54__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_38__4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38__4_n_0,ram_reg_0_7_0_0_i_38__4_n_1,ram_reg_0_7_0_0_i_38__4_n_2,ram_reg_0_7_0_0_i_38__4_n_3,ram_reg_0_7_0_0_i_38__4_n_4,ram_reg_0_7_0_0_i_38__4_n_5,ram_reg_0_7_0_0_i_38__4_n_6,ram_reg_0_7_0_0_i_38__4_n_7}),
        .DI({DCT_mac_muladd_16lbW_U176_n_21,DCT_mac_muladd_16lbW_U176_n_22,DCT_mac_muladd_16lbW_U176_n_23,DCT_mac_muladd_16lbW_U176_n_24,DCT_mac_muladd_16lbW_U176_n_25,DCT_mac_muladd_16lbW_U176_n_26,DCT_mac_muladd_16lbW_U176_n_27,DCT_mac_muladd_16lbW_U176_n_28}),
        .O(add_ln52_98_fu_694_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47__4_n_0,ram_reg_0_7_0_0_i_48__4_n_0,ram_reg_0_7_0_0_i_49__4_n_0,ram_reg_0_7_0_0_i_50__4_n_0,ram_reg_0_7_0_0_i_51__4_n_0,ram_reg_0_7_0_0_i_52__4_n_0,ram_reg_0_7_0_0_i_53__4_n_0,ram_reg_0_7_0_0_i_54__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_38__5
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_38__5_n_0,ram_reg_0_7_0_0_i_38__5_n_1,ram_reg_0_7_0_0_i_38__5_n_2,ram_reg_0_7_0_0_i_38__5_n_3,ram_reg_0_7_0_0_i_38__5_n_4,ram_reg_0_7_0_0_i_38__5_n_5,ram_reg_0_7_0_0_i_38__5_n_6,ram_reg_0_7_0_0_i_38__5_n_7}),
        .DI({DCT_mac_muladd_16cud_U184_n_21,DCT_mac_muladd_16cud_U184_n_22,DCT_mac_muladd_16cud_U184_n_23,DCT_mac_muladd_16cud_U184_n_24,DCT_mac_muladd_16cud_U184_n_25,DCT_mac_muladd_16cud_U184_n_26,DCT_mac_muladd_16cud_U184_n_27,DCT_mac_muladd_16cud_U184_n_28}),
        .O(add_ln52_105_fu_729_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_47__5_n_0,ram_reg_0_7_0_0_i_48__5_n_0,ram_reg_0_7_0_0_i_49__5_n_0,ram_reg_0_7_0_0_i_50__5_n_0,ram_reg_0_7_0_0_i_51__5_n_0,ram_reg_0_7_0_0_i_52__5_n_0,ram_reg_0_7_0_0_i_53__5_n_0,ram_reg_0_7_0_0_i_54__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39
       (.I0(DCT_mac_muladd_16g8j_U136_n_12),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_39_n_0));
  CARRY8 ram_reg_0_7_0_0_i_39__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_39__0_n_0,ram_reg_0_7_0_0_i_39__0_n_1,ram_reg_0_7_0_0_i_39__0_n_2,ram_reg_0_7_0_0_i_39__0_n_3,ram_reg_0_7_0_0_i_39__0_n_4,ram_reg_0_7_0_0_i_39__0_n_5,ram_reg_0_7_0_0_i_39__0_n_6,ram_reg_0_7_0_0_i_39__0_n_7}),
        .DI({DCT_mac_muladd_16lbW_U145_n_21,DCT_mac_muladd_16lbW_U145_n_22,DCT_mac_muladd_16lbW_U145_n_23,DCT_mac_muladd_16lbW_U145_n_24,DCT_mac_muladd_16lbW_U145_n_25,DCT_mac_muladd_16lbW_U145_n_26,DCT_mac_muladd_16lbW_U145_n_27,DCT_mac_muladd_16lbW_U145_n_28}),
        .O(add_ln52_70_fu_582_p2[7:0]),
        .S({ram_reg_0_7_0_0_i_48__0_n_0,ram_reg_0_7_0_0_i_49__0_n_0,ram_reg_0_7_0_0_i_50__0_n_0,ram_reg_0_7_0_0_i_51__0_n_0,ram_reg_0_7_0_0_i_52__0_n_0,ram_reg_0_7_0_0_i_53__0_n_0,ram_reg_0_7_0_0_i_54__0_n_0,ram_reg_0_7_0_0_i_55_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39__1
       (.I0(DCT_mac_muladd_16cud_U152_n_13),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_39__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39__2
       (.I0(DCT_mac_muladd_16cud_U160_n_13),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [15]),
        .O(ram_reg_0_7_0_0_i_39__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_13),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_39__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_13),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_39__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_39__5
       (.I0(DCT_mac_muladd_16cud_U184_n_13),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_39__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_3__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__0_n_0,ram_reg_0_7_0_0_i_3__0_n_1,ram_reg_0_7_0_0_i_3__0_n_2,ram_reg_0_7_0_0_i_3__0_n_3,ram_reg_0_7_0_0_i_3__0_n_4,ram_reg_0_7_0_0_i_3__0_n_5,ram_reg_0_7_0_0_i_3__0_n_6,ram_reg_0_7_0_0_i_3__0_n_7}),
        .DI(add_ln52_66_fu_575_p2[7:0]),
        .O(NLW_ram_reg_0_7_0_0_i_3__0_O_UNCONNECTED[7:0]),
        .S({ram_reg_0_7_0_0_i_14__0_n_0,ram_reg_0_7_0_0_i_15__0_n_0,ram_reg_0_7_0_0_i_16__0_n_0,ram_reg_0_7_0_0_i_17__0_n_0,ram_reg_0_7_0_0_i_18__0_n_0,ram_reg_0_7_0_0_i_19__0_n_0,ram_reg_0_7_0_0_i_20__0_n_0,ram_reg_0_7_0_0_i_21__0_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3__1
       (.CI(ram_reg_0_7_0_0_i_12__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__1_n_0,ram_reg_0_7_0_0_i_3__1_n_1,ram_reg_0_7_0_0_i_3__1_n_2,ram_reg_0_7_0_0_i_3__1_n_3,ram_reg_0_7_0_0_i_3__1_n_4,ram_reg_0_7_0_0_i_3__1_n_5,ram_reg_0_7_0_0_i_3__1_n_6,ram_reg_0_7_0_0_i_3__1_n_7}),
        .DI({DCT_mac_muladd_16pcA_U149_n_13,DCT_mac_muladd_16pcA_U149_n_14,DCT_mac_muladd_16pcA_U149_n_15,DCT_mac_muladd_16pcA_U149_n_16,DCT_mac_muladd_16pcA_U149_n_17,DCT_mac_muladd_16pcA_U149_n_18,DCT_mac_muladd_16pcA_U149_n_19,DCT_mac_muladd_16pcA_U149_n_20}),
        .O(add_ln52_73_fu_603_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21__1_n_0,ram_reg_0_7_0_0_i_22__1_n_0,ram_reg_0_7_0_0_i_23__1_n_0,ram_reg_0_7_0_0_i_24__1_n_0,ram_reg_0_7_0_0_i_25__1_n_0,ram_reg_0_7_0_0_i_26__1_n_0,ram_reg_0_7_0_0_i_27__1_n_0,ram_reg_0_7_0_0_i_28__1_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3__2
       (.CI(ram_reg_0_7_0_0_i_12__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__2_n_0,ram_reg_0_7_0_0_i_3__2_n_1,ram_reg_0_7_0_0_i_3__2_n_2,ram_reg_0_7_0_0_i_3__2_n_3,ram_reg_0_7_0_0_i_3__2_n_4,ram_reg_0_7_0_0_i_3__2_n_5,ram_reg_0_7_0_0_i_3__2_n_6,ram_reg_0_7_0_0_i_3__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U156_n_13,DCT_mac_muladd_16cud_U156_n_14,DCT_mac_muladd_16cud_U156_n_15,DCT_mac_muladd_16cud_U156_n_16,DCT_mac_muladd_16cud_U156_n_17,DCT_mac_muladd_16cud_U156_n_18,DCT_mac_muladd_16cud_U156_n_19,DCT_mac_muladd_16cud_U156_n_20}),
        .O(add_ln52_80_fu_631_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21__2_n_0,ram_reg_0_7_0_0_i_22__2_n_0,ram_reg_0_7_0_0_i_23__2_n_0,ram_reg_0_7_0_0_i_24__2_n_0,ram_reg_0_7_0_0_i_25__2_n_0,ram_reg_0_7_0_0_i_26__2_n_0,ram_reg_0_7_0_0_i_27__2_n_0,ram_reg_0_7_0_0_i_28__2_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3__3
       (.CI(ram_reg_0_7_0_0_i_12__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__3_n_0,ram_reg_0_7_0_0_i_3__3_n_1,ram_reg_0_7_0_0_i_3__3_n_2,ram_reg_0_7_0_0_i_3__3_n_3,ram_reg_0_7_0_0_i_3__3_n_4,ram_reg_0_7_0_0_i_3__3_n_5,ram_reg_0_7_0_0_i_3__3_n_6,ram_reg_0_7_0_0_i_3__3_n_7}),
        .DI({DCT_mac_muladd_16cud_U164_n_13,DCT_mac_muladd_16cud_U164_n_14,DCT_mac_muladd_16cud_U164_n_15,DCT_mac_muladd_16cud_U164_n_16,DCT_mac_muladd_16cud_U164_n_17,DCT_mac_muladd_16cud_U164_n_18,DCT_mac_muladd_16cud_U164_n_19,DCT_mac_muladd_16cud_U164_n_20}),
        .O(add_ln52_87_fu_659_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21__3_n_0,ram_reg_0_7_0_0_i_22__3_n_0,ram_reg_0_7_0_0_i_23__3_n_0,ram_reg_0_7_0_0_i_24__3_n_0,ram_reg_0_7_0_0_i_25__3_n_0,ram_reg_0_7_0_0_i_26__3_n_0,ram_reg_0_7_0_0_i_27__3_n_0,ram_reg_0_7_0_0_i_28__3_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3__4
       (.CI(ram_reg_0_7_0_0_i_12__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__4_n_0,ram_reg_0_7_0_0_i_3__4_n_1,ram_reg_0_7_0_0_i_3__4_n_2,ram_reg_0_7_0_0_i_3__4_n_3,ram_reg_0_7_0_0_i_3__4_n_4,ram_reg_0_7_0_0_i_3__4_n_5,ram_reg_0_7_0_0_i_3__4_n_6,ram_reg_0_7_0_0_i_3__4_n_7}),
        .DI({DCT_mac_muladd_16kbM_U172_n_13,DCT_mac_muladd_16kbM_U172_n_14,DCT_mac_muladd_16kbM_U172_n_15,DCT_mac_muladd_16kbM_U172_n_16,DCT_mac_muladd_16kbM_U172_n_17,DCT_mac_muladd_16kbM_U172_n_18,DCT_mac_muladd_16kbM_U172_n_19,DCT_mac_muladd_16kbM_U172_n_20}),
        .O(add_ln52_94_fu_687_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21__4_n_0,ram_reg_0_7_0_0_i_22__4_n_0,ram_reg_0_7_0_0_i_23__4_n_0,ram_reg_0_7_0_0_i_24__4_n_0,ram_reg_0_7_0_0_i_25__4_n_0,ram_reg_0_7_0_0_i_26__4_n_0,ram_reg_0_7_0_0_i_27__4_n_0,ram_reg_0_7_0_0_i_28__4_n_0}));
  CARRY8 ram_reg_0_7_0_0_i_3__5
       (.CI(ram_reg_0_7_0_0_i_12__5_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_3__5_n_0,ram_reg_0_7_0_0_i_3__5_n_1,ram_reg_0_7_0_0_i_3__5_n_2,ram_reg_0_7_0_0_i_3__5_n_3,ram_reg_0_7_0_0_i_3__5_n_4,ram_reg_0_7_0_0_i_3__5_n_5,ram_reg_0_7_0_0_i_3__5_n_6,ram_reg_0_7_0_0_i_3__5_n_7}),
        .DI({DCT_mac_muladd_16fYi_U180_n_12,DCT_mac_muladd_16fYi_U180_n_13,DCT_mac_muladd_16fYi_U180_n_14,DCT_mac_muladd_16fYi_U180_n_15,DCT_mac_muladd_16fYi_U180_n_16,DCT_mac_muladd_16fYi_U180_n_17,DCT_mac_muladd_16fYi_U180_n_18,DCT_mac_muladd_16fYi_U180_n_19}),
        .O(add_ln52_101_fu_718_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_21__5_n_0,ram_reg_0_7_0_0_i_22__5_n_0,ram_reg_0_7_0_0_i_23__5_n_0,ram_reg_0_7_0_0_i_24__5_n_0,ram_reg_0_7_0_0_i_25__5_n_0,ram_reg_0_7_0_0_i_26__5_n_0,ram_reg_0_7_0_0_i_27__5_n_0,ram_reg_0_7_0_0_i_28__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4
       (.I0(add_ln52_59_fu_542_p2[15]),
        .I1(add_ln52_63_fu_553_p2[15]),
        .O(ram_reg_0_7_0_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40
       (.I0(DCT_mac_muladd_16g8j_U136_n_13),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_13),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [15]),
        .O(ram_reg_0_7_0_0_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__1
       (.I0(DCT_mac_muladd_16cud_U152_n_14),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_40__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__2
       (.I0(DCT_mac_muladd_16cud_U160_n_14),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [14]),
        .O(ram_reg_0_7_0_0_i_40__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_14),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_40__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_14),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_40__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_40__5
       (.I0(DCT_mac_muladd_16cud_U184_n_14),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_40__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41
       (.I0(DCT_mac_muladd_16g8j_U136_n_14),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_14),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [14]),
        .O(ram_reg_0_7_0_0_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__1
       (.I0(DCT_mac_muladd_16cud_U152_n_15),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_41__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__2
       (.I0(DCT_mac_muladd_16cud_U160_n_15),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [13]),
        .O(ram_reg_0_7_0_0_i_41__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_15),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_41__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_15),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_41__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_41__5
       (.I0(DCT_mac_muladd_16cud_U184_n_15),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_41__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42
       (.I0(DCT_mac_muladd_16g8j_U136_n_15),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_15),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [13]),
        .O(ram_reg_0_7_0_0_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__1
       (.I0(DCT_mac_muladd_16cud_U152_n_16),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_42__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__2
       (.I0(DCT_mac_muladd_16cud_U160_n_16),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [12]),
        .O(ram_reg_0_7_0_0_i_42__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_16),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_42__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_16),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_42__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_42__5
       (.I0(DCT_mac_muladd_16cud_U184_n_16),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_42__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43
       (.I0(DCT_mac_muladd_16g8j_U136_n_16),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_16),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [12]),
        .O(ram_reg_0_7_0_0_i_43__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__1
       (.I0(DCT_mac_muladd_16cud_U152_n_17),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_43__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__2
       (.I0(DCT_mac_muladd_16cud_U160_n_17),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [11]),
        .O(ram_reg_0_7_0_0_i_43__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_17),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_43__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_17),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_43__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_43__5
       (.I0(DCT_mac_muladd_16cud_U184_n_17),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_43__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44
       (.I0(DCT_mac_muladd_16g8j_U136_n_17),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_17),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [11]),
        .O(ram_reg_0_7_0_0_i_44__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__1
       (.I0(DCT_mac_muladd_16cud_U152_n_18),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_44__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__2
       (.I0(DCT_mac_muladd_16cud_U160_n_18),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [10]),
        .O(ram_reg_0_7_0_0_i_44__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_18),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_44__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_18),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_44__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_44__5
       (.I0(DCT_mac_muladd_16cud_U184_n_18),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_44__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45
       (.I0(DCT_mac_muladd_16g8j_U136_n_18),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_18),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [10]),
        .O(ram_reg_0_7_0_0_i_45__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__1
       (.I0(DCT_mac_muladd_16cud_U152_n_19),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_45__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__2
       (.I0(DCT_mac_muladd_16cud_U160_n_19),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [9]),
        .O(ram_reg_0_7_0_0_i_45__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_19),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_45__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_19),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_45__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_45__5
       (.I0(DCT_mac_muladd_16cud_U184_n_19),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_45__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46
       (.I0(DCT_mac_muladd_16g8j_U136_n_19),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_19),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [9]),
        .O(ram_reg_0_7_0_0_i_46__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__1
       (.I0(DCT_mac_muladd_16cud_U152_n_20),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_46__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__2
       (.I0(DCT_mac_muladd_16cud_U160_n_20),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [8]),
        .O(ram_reg_0_7_0_0_i_46__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_20),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_46__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_20),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_46__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_46__5
       (.I0(DCT_mac_muladd_16cud_U184_n_20),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_46__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47
       (.I0(DCT_mac_muladd_16g8j_U136_n_20),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_20),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [8]),
        .O(ram_reg_0_7_0_0_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__1
       (.I0(DCT_mac_muladd_16cud_U152_n_21),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_47__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__2
       (.I0(DCT_mac_muladd_16cud_U160_n_21),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [7]),
        .O(ram_reg_0_7_0_0_i_47__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_21),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_47__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_21),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_47__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_47__5
       (.I0(DCT_mac_muladd_16cud_U184_n_21),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_47__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48
       (.I0(DCT_mac_muladd_16g8j_U136_n_21),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_21),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [7]),
        .O(ram_reg_0_7_0_0_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__1
       (.I0(DCT_mac_muladd_16cud_U152_n_22),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__2
       (.I0(DCT_mac_muladd_16cud_U160_n_22),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [6]),
        .O(ram_reg_0_7_0_0_i_48__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_22),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_48__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_22),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_48__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_48__5
       (.I0(DCT_mac_muladd_16cud_U184_n_22),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_48__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49
       (.I0(DCT_mac_muladd_16g8j_U136_n_22),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_22),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [6]),
        .O(ram_reg_0_7_0_0_i_49__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__1
       (.I0(DCT_mac_muladd_16cud_U152_n_23),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_49__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__2
       (.I0(DCT_mac_muladd_16cud_U160_n_23),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [5]),
        .O(ram_reg_0_7_0_0_i_49__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_23),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_49__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_23),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_49__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_49__5
       (.I0(DCT_mac_muladd_16cud_U184_n_23),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_49__5_n_0));
  CARRY8 ram_reg_0_7_0_0_i_4__0
       (.CI(ram_reg_0_7_0_0_i_13__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_4__0_n_0,ram_reg_0_7_0_0_i_4__0_n_1,ram_reg_0_7_0_0_i_4__0_n_2,ram_reg_0_7_0_0_i_4__0_n_3,ram_reg_0_7_0_0_i_4__0_n_4,ram_reg_0_7_0_0_i_4__0_n_5,ram_reg_0_7_0_0_i_4__0_n_6,ram_reg_0_7_0_0_i_4__0_n_7}),
        .DI({DCT_mac_muladd_16kbM_U141_n_13,DCT_mac_muladd_16kbM_U141_n_14,DCT_mac_muladd_16kbM_U141_n_15,DCT_mac_muladd_16kbM_U141_n_16,DCT_mac_muladd_16kbM_U141_n_17,DCT_mac_muladd_16kbM_U141_n_18,DCT_mac_muladd_16kbM_U141_n_19,DCT_mac_muladd_16kbM_U141_n_20}),
        .O(add_ln52_66_fu_575_p2[15:8]),
        .S({ram_reg_0_7_0_0_i_22__0_n_0,ram_reg_0_7_0_0_i_23__0_n_0,ram_reg_0_7_0_0_i_24__0_n_0,ram_reg_0_7_0_0_i_25__0_n_0,ram_reg_0_7_0_0_i_26__0_n_0,ram_reg_0_7_0_0_i_27__0_n_0,ram_reg_0_7_0_0_i_28__0_n_0,ram_reg_0_7_0_0_i_29__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4__1
       (.I0(add_ln52_73_fu_603_p2[15]),
        .I1(add_ln52_77_fu_610_p2[15]),
        .O(ram_reg_0_7_0_0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4__2
       (.I0(add_ln52_80_fu_631_p2[15]),
        .I1(add_ln52_84_fu_638_p2[15]),
        .O(ram_reg_0_7_0_0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4__3
       (.I0(add_ln52_87_fu_659_p2[15]),
        .I1(add_ln52_91_fu_666_p2[15]),
        .O(ram_reg_0_7_0_0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4__4
       (.I0(add_ln52_94_fu_687_p2[15]),
        .I1(add_ln52_98_fu_694_p2[15]),
        .O(ram_reg_0_7_0_0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_4__5
       (.I0(add_ln52_101_fu_718_p2[15]),
        .I1(add_ln52_105_fu_729_p2[15]),
        .O(ram_reg_0_7_0_0_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5
       (.I0(add_ln52_59_fu_542_p2[14]),
        .I1(add_ln52_63_fu_553_p2[14]),
        .O(ram_reg_0_7_0_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50
       (.I0(DCT_mac_muladd_16g8j_U136_n_23),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_23),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [5]),
        .O(ram_reg_0_7_0_0_i_50__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__1
       (.I0(DCT_mac_muladd_16cud_U152_n_24),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_50__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__2
       (.I0(DCT_mac_muladd_16cud_U160_n_24),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [4]),
        .O(ram_reg_0_7_0_0_i_50__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_24),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_50__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_24),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_50__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_50__5
       (.I0(DCT_mac_muladd_16cud_U184_n_24),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_50__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51
       (.I0(DCT_mac_muladd_16g8j_U136_n_24),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_24),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [4]),
        .O(ram_reg_0_7_0_0_i_51__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__1
       (.I0(DCT_mac_muladd_16cud_U152_n_25),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_51__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__2
       (.I0(DCT_mac_muladd_16cud_U160_n_25),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [3]),
        .O(ram_reg_0_7_0_0_i_51__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_25),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_51__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_25),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_51__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_51__5
       (.I0(DCT_mac_muladd_16cud_U184_n_25),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_51__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52
       (.I0(DCT_mac_muladd_16g8j_U136_n_25),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_25),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [3]),
        .O(ram_reg_0_7_0_0_i_52__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__1
       (.I0(DCT_mac_muladd_16cud_U152_n_26),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_52__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__2
       (.I0(DCT_mac_muladd_16cud_U160_n_26),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [2]),
        .O(ram_reg_0_7_0_0_i_52__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_26),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_52__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_26),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_52__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_52__5
       (.I0(DCT_mac_muladd_16cud_U184_n_26),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_52__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53
       (.I0(DCT_mac_muladd_16g8j_U136_n_26),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_26),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [2]),
        .O(ram_reg_0_7_0_0_i_53__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__1
       (.I0(DCT_mac_muladd_16cud_U152_n_27),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_53__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__2
       (.I0(DCT_mac_muladd_16cud_U160_n_27),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [1]),
        .O(ram_reg_0_7_0_0_i_53__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_27),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_53__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_27),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_53__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_53__5
       (.I0(DCT_mac_muladd_16cud_U184_n_27),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_53__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54
       (.I0(DCT_mac_muladd_16g8j_U136_n_27),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_27),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [1]),
        .O(ram_reg_0_7_0_0_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__1
       (.I0(DCT_mac_muladd_16cud_U152_n_28),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_54__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__2
       (.I0(DCT_mac_muladd_16cud_U160_n_28),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [0]),
        .O(ram_reg_0_7_0_0_i_54__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_28),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_54__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_28),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_54__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_54__5
       (.I0(DCT_mac_muladd_16cud_U184_n_28),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_54__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_55
       (.I0(DCT_mac_muladd_16lbW_U145_n_28),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [0]),
        .O(ram_reg_0_7_0_0_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__0
       (.I0(add_ln52_66_fu_575_p2[15]),
        .I1(add_ln52_70_fu_582_p2[15]),
        .O(ram_reg_0_7_0_0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__1
       (.I0(add_ln52_73_fu_603_p2[14]),
        .I1(add_ln52_77_fu_610_p2[14]),
        .O(ram_reg_0_7_0_0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__2
       (.I0(add_ln52_80_fu_631_p2[14]),
        .I1(add_ln52_84_fu_638_p2[14]),
        .O(ram_reg_0_7_0_0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__3
       (.I0(add_ln52_87_fu_659_p2[14]),
        .I1(add_ln52_91_fu_666_p2[14]),
        .O(ram_reg_0_7_0_0_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__4
       (.I0(add_ln52_94_fu_687_p2[14]),
        .I1(add_ln52_98_fu_694_p2[14]),
        .O(ram_reg_0_7_0_0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_5__5
       (.I0(add_ln52_101_fu_718_p2[14]),
        .I1(add_ln52_105_fu_729_p2[14]),
        .O(ram_reg_0_7_0_0_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6
       (.I0(add_ln52_59_fu_542_p2[13]),
        .I1(add_ln52_63_fu_553_p2[13]),
        .O(ram_reg_0_7_0_0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__0
       (.I0(add_ln52_66_fu_575_p2[14]),
        .I1(add_ln52_70_fu_582_p2[14]),
        .O(ram_reg_0_7_0_0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__1
       (.I0(add_ln52_73_fu_603_p2[13]),
        .I1(add_ln52_77_fu_610_p2[13]),
        .O(ram_reg_0_7_0_0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__2
       (.I0(add_ln52_80_fu_631_p2[13]),
        .I1(add_ln52_84_fu_638_p2[13]),
        .O(ram_reg_0_7_0_0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__3
       (.I0(add_ln52_87_fu_659_p2[13]),
        .I1(add_ln52_91_fu_666_p2[13]),
        .O(ram_reg_0_7_0_0_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__4
       (.I0(add_ln52_94_fu_687_p2[13]),
        .I1(add_ln52_98_fu_694_p2[13]),
        .O(ram_reg_0_7_0_0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_6__5
       (.I0(add_ln52_101_fu_718_p2[13]),
        .I1(add_ln52_105_fu_729_p2[13]),
        .O(ram_reg_0_7_0_0_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7
       (.I0(add_ln52_59_fu_542_p2[12]),
        .I1(add_ln52_63_fu_553_p2[12]),
        .O(ram_reg_0_7_0_0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__0
       (.I0(add_ln52_66_fu_575_p2[13]),
        .I1(add_ln52_70_fu_582_p2[13]),
        .O(ram_reg_0_7_0_0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__1
       (.I0(add_ln52_73_fu_603_p2[12]),
        .I1(add_ln52_77_fu_610_p2[12]),
        .O(ram_reg_0_7_0_0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__2
       (.I0(add_ln52_80_fu_631_p2[12]),
        .I1(add_ln52_84_fu_638_p2[12]),
        .O(ram_reg_0_7_0_0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__3
       (.I0(add_ln52_87_fu_659_p2[12]),
        .I1(add_ln52_91_fu_666_p2[12]),
        .O(ram_reg_0_7_0_0_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__4
       (.I0(add_ln52_94_fu_687_p2[12]),
        .I1(add_ln52_98_fu_694_p2[12]),
        .O(ram_reg_0_7_0_0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_7__5
       (.I0(add_ln52_101_fu_718_p2[12]),
        .I1(add_ln52_105_fu_729_p2[12]),
        .O(ram_reg_0_7_0_0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8
       (.I0(add_ln52_59_fu_542_p2[11]),
        .I1(add_ln52_63_fu_553_p2[11]),
        .O(ram_reg_0_7_0_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__0
       (.I0(add_ln52_66_fu_575_p2[12]),
        .I1(add_ln52_70_fu_582_p2[12]),
        .O(ram_reg_0_7_0_0_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__1
       (.I0(add_ln52_73_fu_603_p2[11]),
        .I1(add_ln52_77_fu_610_p2[11]),
        .O(ram_reg_0_7_0_0_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__2
       (.I0(add_ln52_80_fu_631_p2[11]),
        .I1(add_ln52_84_fu_638_p2[11]),
        .O(ram_reg_0_7_0_0_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__3
       (.I0(add_ln52_87_fu_659_p2[11]),
        .I1(add_ln52_91_fu_666_p2[11]),
        .O(ram_reg_0_7_0_0_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__4
       (.I0(add_ln52_94_fu_687_p2[11]),
        .I1(add_ln52_98_fu_694_p2[11]),
        .O(ram_reg_0_7_0_0_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_8__5
       (.I0(add_ln52_101_fu_718_p2[11]),
        .I1(add_ln52_105_fu_729_p2[11]),
        .O(ram_reg_0_7_0_0_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9
       (.I0(add_ln52_59_fu_542_p2[10]),
        .I1(add_ln52_63_fu_553_p2[10]),
        .O(ram_reg_0_7_0_0_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__0
       (.I0(add_ln52_66_fu_575_p2[11]),
        .I1(add_ln52_70_fu_582_p2[11]),
        .O(ram_reg_0_7_0_0_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__1
       (.I0(add_ln52_73_fu_603_p2[10]),
        .I1(add_ln52_77_fu_610_p2[10]),
        .O(ram_reg_0_7_0_0_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__2
       (.I0(add_ln52_80_fu_631_p2[10]),
        .I1(add_ln52_84_fu_638_p2[10]),
        .O(ram_reg_0_7_0_0_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__3
       (.I0(add_ln52_87_fu_659_p2[10]),
        .I1(add_ln52_91_fu_666_p2[10]),
        .O(ram_reg_0_7_0_0_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__4
       (.I0(add_ln52_94_fu_687_p2[10]),
        .I1(add_ln52_98_fu_694_p2[10]),
        .O(ram_reg_0_7_0_0_i_9__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_0_0_i_9__5
       (.I0(add_ln52_101_fu_718_p2[10]),
        .I1(add_ln52_105_fu_729_p2[10]),
        .O(ram_reg_0_7_0_0_i_9__5_n_0));
  CARRY8 ram_reg_0_7_11_11_i_1
       (.CI(ram_reg_0_7_3_3_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1_n_4,ram_reg_0_7_11_11_i_1_n_5,ram_reg_0_7_11_11_i_1_n_6,ram_reg_0_7_11_11_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_59_fu_542_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_1_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3_n_0,ram_reg_0_7_11_11_i_4_n_0,ram_reg_0_7_11_11_i_5_n_0,ram_reg_0_7_11_11_i_6_n_0,ram_reg_0_7_11_11_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__0
       (.I0(DCT_mac_muladd_16cud_U132_n_2),
        .I1(DCT_mac_muladd_16fYi_U135_n_1),
        .O(ram_reg_0_7_11_11_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__0__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_2),
        .I1(DCT_mac_muladd_16lbW_U142_n_2),
        .O(ram_reg_0_7_11_11_i_10__0__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_2),
        .I1(DCT_mac_muladd_16qcK_U150_n_2),
        .O(ram_reg_0_7_11_11_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__2
       (.I0(DCT_mac_muladd_16cud_U156_n_2),
        .I1(DCT_mac_muladd_16qcK_U158_n_2),
        .O(ram_reg_0_7_11_11_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__3
       (.I0(DCT_mac_muladd_16cud_U164_n_2),
        .I1(DCT_mac_muladd_16sc4_U166_n_2),
        .O(ram_reg_0_7_11_11_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_2),
        .I1(DCT_mac_muladd_16lbW_U175_n_2),
        .O(ram_reg_0_7_11_11_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11
       (.I0(DCT_mac_muladd_16cud_U132_n_3),
        .I1(DCT_mac_muladd_16fYi_U135_n_2),
        .O(ram_reg_0_7_11_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_3),
        .I1(DCT_mac_muladd_16lbW_U142_n_3),
        .O(ram_reg_0_7_11_11_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_3),
        .I1(DCT_mac_muladd_16qcK_U150_n_3),
        .O(ram_reg_0_7_11_11_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__2
       (.I0(DCT_mac_muladd_16cud_U156_n_3),
        .I1(DCT_mac_muladd_16qcK_U158_n_3),
        .O(ram_reg_0_7_11_11_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__3
       (.I0(DCT_mac_muladd_16cud_U164_n_3),
        .I1(DCT_mac_muladd_16sc4_U166_n_3),
        .O(ram_reg_0_7_11_11_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_3),
        .I1(DCT_mac_muladd_16lbW_U175_n_3),
        .O(ram_reg_0_7_11_11_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_11__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_1),
        .I1(DCT_mac_muladd_16cud_U182_n_1),
        .O(ram_reg_0_7_11_11_i_11__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12
       (.I0(DCT_mac_muladd_16cud_U132_n_4),
        .I1(DCT_mac_muladd_16fYi_U135_n_3),
        .O(ram_reg_0_7_11_11_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_4),
        .I1(DCT_mac_muladd_16lbW_U142_n_4),
        .O(ram_reg_0_7_11_11_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_4),
        .I1(DCT_mac_muladd_16qcK_U150_n_4),
        .O(ram_reg_0_7_11_11_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__2
       (.I0(DCT_mac_muladd_16cud_U156_n_4),
        .I1(DCT_mac_muladd_16qcK_U158_n_4),
        .O(ram_reg_0_7_11_11_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__3
       (.I0(DCT_mac_muladd_16cud_U164_n_4),
        .I1(DCT_mac_muladd_16sc4_U166_n_4),
        .O(ram_reg_0_7_11_11_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_4),
        .I1(DCT_mac_muladd_16lbW_U175_n_4),
        .O(ram_reg_0_7_11_11_i_12__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_12__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_2),
        .I1(DCT_mac_muladd_16cud_U182_n_2),
        .O(ram_reg_0_7_11_11_i_12__5_n_0));
  CARRY8 ram_reg_0_7_11_11_i_13
       (.CI(ram_reg_0_7_3_3_i_19_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13_n_4,ram_reg_0_7_11_11_i_13_n_5,ram_reg_0_7_11_11_i_13_n_6,ram_reg_0_7_11_11_i_13_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14_n_0,DCT_mac_muladd_16g8j_U136_n_1,DCT_mac_muladd_16g8j_U136_n_2,DCT_mac_muladd_16g8j_U136_n_3}),
        .O({NLW_ram_reg_0_7_11_11_i_13_O_UNCONNECTED[7:5],add_ln52_63_fu_553_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16ibs_U138_n_28,DCT_mac_muladd_16ibs_U138_n_29,ram_reg_0_7_11_11_i_17_n_0,ram_reg_0_7_11_11_i_18_n_0,ram_reg_0_7_11_11_i_19_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_13__0
       (.CI(ram_reg_0_7_3_3_i_19__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13__0_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13__0_n_4,ram_reg_0_7_11_11_i_13__0_n_5,ram_reg_0_7_11_11_i_13__0_n_6,ram_reg_0_7_11_11_i_13__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U145_n_1,DCT_mac_muladd_16lbW_U145_n_2,DCT_mac_muladd_16lbW_U145_n_3,DCT_mac_muladd_16lbW_U145_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_13__0_O_UNCONNECTED[7:5],add_ln52_70_fu_582_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14__0_n_0,ram_reg_0_7_11_11_i_15__1_n_0,ram_reg_0_7_11_11_i_16__0_n_0,ram_reg_0_7_11_11_i_17__0_n_0,ram_reg_0_7_11_11_i_18__0_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_13__1
       (.CI(ram_reg_0_7_3_3_i_19__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13__1_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13__1_n_4,ram_reg_0_7_11_11_i_13__1_n_5,ram_reg_0_7_11_11_i_13__1_n_6,ram_reg_0_7_11_11_i_13__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U152_n_1,DCT_mac_muladd_16cud_U152_n_2,DCT_mac_muladd_16cud_U152_n_3,DCT_mac_muladd_16cud_U152_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_13__1_O_UNCONNECTED[7:5],add_ln52_77_fu_610_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14__1_n_0,ram_reg_0_7_11_11_i_15__0__0_n_0,ram_reg_0_7_11_11_i_16__0__0_n_0,ram_reg_0_7_11_11_i_17__1_n_0,ram_reg_0_7_11_11_i_18__1_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_13__2
       (.CI(ram_reg_0_7_3_3_i_19__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13__2_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13__2_n_4,ram_reg_0_7_11_11_i_13__2_n_5,ram_reg_0_7_11_11_i_13__2_n_6,ram_reg_0_7_11_11_i_13__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U160_n_1,DCT_mac_muladd_16cud_U160_n_2,DCT_mac_muladd_16cud_U160_n_3,DCT_mac_muladd_16cud_U160_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_13__2_O_UNCONNECTED[7:5],add_ln52_84_fu_638_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14__2_n_0,ram_reg_0_7_11_11_i_15__1__0_n_0,ram_reg_0_7_11_11_i_16__1_n_0,ram_reg_0_7_11_11_i_17__2_n_0,ram_reg_0_7_11_11_i_18__2_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_13__3
       (.CI(ram_reg_0_7_3_3_i_19__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13__3_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13__3_n_4,ram_reg_0_7_11_11_i_13__3_n_5,ram_reg_0_7_11_11_i_13__3_n_6,ram_reg_0_7_11_11_i_13__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16pcA_U169_n_1,DCT_mac_muladd_16pcA_U169_n_2,DCT_mac_muladd_16pcA_U169_n_3,DCT_mac_muladd_16pcA_U169_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_13__3_O_UNCONNECTED[7:5],add_ln52_91_fu_666_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14__3_n_0,ram_reg_0_7_11_11_i_15__2_n_0,ram_reg_0_7_11_11_i_16__2_n_0,ram_reg_0_7_11_11_i_17__3_n_0,ram_reg_0_7_11_11_i_18__3_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_13__4
       (.CI(ram_reg_0_7_3_3_i_19__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_13__4_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_13__4_n_4,ram_reg_0_7_11_11_i_13__4_n_5,ram_reg_0_7_11_11_i_13__4_n_6,ram_reg_0_7_11_11_i_13__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U176_n_1,DCT_mac_muladd_16lbW_U176_n_2,DCT_mac_muladd_16lbW_U176_n_3,DCT_mac_muladd_16lbW_U176_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_13__4_O_UNCONNECTED[7:5],add_ln52_98_fu_694_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_14__4_n_0,ram_reg_0_7_11_11_i_15__3_n_0,ram_reg_0_7_11_11_i_16__3_n_0,ram_reg_0_7_11_11_i_17__4_n_0,ram_reg_0_7_11_11_i_18__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_13__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_3),
        .I1(DCT_mac_muladd_16cud_U182_n_3),
        .O(ram_reg_0_7_11_11_i_13__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_11_11_i_14
       (.I0(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [27]),
        .O(ram_reg_0_7_11_11_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_14__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_0),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [28]),
        .O(ram_reg_0_7_11_11_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_14__1
       (.I0(DCT_mac_muladd_16cud_U152_n_0),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [28]),
        .O(ram_reg_0_7_11_11_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_14__2
       (.I0(DCT_mac_muladd_16cud_U160_n_0),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [28]),
        .O(ram_reg_0_7_11_11_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_14__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_0),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [28]),
        .O(ram_reg_0_7_11_11_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_14__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_0),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [28]),
        .O(ram_reg_0_7_11_11_i_14__4_n_0));
  CARRY8 ram_reg_0_7_11_11_i_14__5
       (.CI(ram_reg_0_7_3_3_i_19__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_14__5_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_14__5_n_4,ram_reg_0_7_11_11_i_14__5_n_5,ram_reg_0_7_11_11_i_14__5_n_6,ram_reg_0_7_11_11_i_14__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [27],DCT_mac_muladd_16cud_U184_n_2,DCT_mac_muladd_16cud_U184_n_3,DCT_mac_muladd_16cud_U184_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_14__5_O_UNCONNECTED[7:5],add_ln52_105_fu_729_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16wdI_U186_n_28,ram_reg_0_7_11_11_i_16__4_n_0,ram_reg_0_7_11_11_i_17__5_n_0,ram_reg_0_7_11_11_i_18__5_n_0,ram_reg_0_7_11_11_i_19__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__0__0
       (.I0(DCT_mac_muladd_16cud_U152_n_1),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [27]),
        .O(ram_reg_0_7_11_11_i_15__0__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__1
       (.I0(DCT_mac_muladd_16lbW_U145_n_1),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [27]),
        .O(ram_reg_0_7_11_11_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__1__0
       (.I0(DCT_mac_muladd_16cud_U160_n_1),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [27]),
        .O(ram_reg_0_7_11_11_i_15__1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__2
       (.I0(DCT_mac_muladd_16pcA_U169_n_1),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [27]),
        .O(ram_reg_0_7_11_11_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__3
       (.I0(DCT_mac_muladd_16lbW_U176_n_1),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [27]),
        .O(ram_reg_0_7_11_11_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_2),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__0__0
       (.I0(DCT_mac_muladd_16cud_U152_n_2),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_16__0__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__1
       (.I0(DCT_mac_muladd_16cud_U160_n_2),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [26]),
        .O(ram_reg_0_7_11_11_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__2
       (.I0(DCT_mac_muladd_16pcA_U169_n_2),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__3
       (.I0(DCT_mac_muladd_16lbW_U176_n_2),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16__4
       (.I0(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [27]),
        .I1(DCT_mac_muladd_16cud_U184_n_1),
        .O(ram_reg_0_7_11_11_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17
       (.I0(DCT_mac_muladd_16g8j_U136_n_1),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_3),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__1
       (.I0(DCT_mac_muladd_16cud_U152_n_3),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__2
       (.I0(DCT_mac_muladd_16cud_U160_n_3),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [25]),
        .O(ram_reg_0_7_11_11_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_3),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_3),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_17__5
       (.I0(DCT_mac_muladd_16cud_U184_n_2),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [26]),
        .O(ram_reg_0_7_11_11_i_17__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18
       (.I0(DCT_mac_muladd_16g8j_U136_n_2),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_4),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__1
       (.I0(DCT_mac_muladd_16cud_U152_n_4),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__2
       (.I0(DCT_mac_muladd_16cud_U160_n_4),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [24]),
        .O(ram_reg_0_7_11_11_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_4),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_4),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_18__5
       (.I0(DCT_mac_muladd_16cud_U184_n_3),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [25]),
        .O(ram_reg_0_7_11_11_i_18__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_19
       (.I0(DCT_mac_muladd_16g8j_U136_n_3),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_19__0
       (.I0(DCT_mac_muladd_16cud_U184_n_4),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [24]),
        .O(ram_reg_0_7_11_11_i_19__0_n_0));
  CARRY8 ram_reg_0_7_11_11_i_1__0
       (.CI(ram_reg_0_7_3_3_i_1__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__0_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__0_n_4,ram_reg_0_7_11_11_i_1__0_n_5,ram_reg_0_7_11_11_i_1__0_n_6,ram_reg_0_7_11_11_i_1__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_66_fu_575_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__0_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_2_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__0_n_0,ram_reg_0_7_11_11_i_4__0_n_0,ram_reg_0_7_11_11_i_5__0_n_0,ram_reg_0_7_11_11_i_6__0_n_0,ram_reg_0_7_11_11_i_7__0_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_1__1
       (.CI(ram_reg_0_7_3_3_i_1__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__1_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__1_n_4,ram_reg_0_7_11_11_i_1__1_n_5,ram_reg_0_7_11_11_i_1__1_n_6,ram_reg_0_7_11_11_i_1__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_73_fu_603_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__1_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_3_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__1_n_0,ram_reg_0_7_11_11_i_4__1_n_0,ram_reg_0_7_11_11_i_5__1_n_0,ram_reg_0_7_11_11_i_6__1_n_0,ram_reg_0_7_11_11_i_7__1_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_1__2
       (.CI(ram_reg_0_7_3_3_i_1__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__2_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__2_n_4,ram_reg_0_7_11_11_i_1__2_n_5,ram_reg_0_7_11_11_i_1__2_n_6,ram_reg_0_7_11_11_i_1__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_80_fu_631_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__2_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_4_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__2_n_0,ram_reg_0_7_11_11_i_4__2_n_0,ram_reg_0_7_11_11_i_5__2_n_0,ram_reg_0_7_11_11_i_6__2_n_0,ram_reg_0_7_11_11_i_7__2_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_1__3
       (.CI(ram_reg_0_7_3_3_i_1__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__3_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__3_n_4,ram_reg_0_7_11_11_i_1__3_n_5,ram_reg_0_7_11_11_i_1__3_n_6,ram_reg_0_7_11_11_i_1__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_87_fu_659_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__3_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_5_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__3_n_0,ram_reg_0_7_11_11_i_4__3_n_0,ram_reg_0_7_11_11_i_5__3_n_0,ram_reg_0_7_11_11_i_6__3_n_0,ram_reg_0_7_11_11_i_7__3_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_1__4
       (.CI(ram_reg_0_7_3_3_i_1__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__4_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__4_n_4,ram_reg_0_7_11_11_i_1__4_n_5,ram_reg_0_7_11_11_i_1__4_n_6,ram_reg_0_7_11_11_i_1__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_94_fu_687_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__4_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_6_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__4_n_0,ram_reg_0_7_11_11_i_4__4_n_0,ram_reg_0_7_11_11_i_5__4_n_0,ram_reg_0_7_11_11_i_6__4_n_0,ram_reg_0_7_11_11_i_7__4_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_1__5
       (.CI(ram_reg_0_7_3_3_i_1__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_1__5_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_1__5_n_4,ram_reg_0_7_11_11_i_1__5_n_5,ram_reg_0_7_11_11_i_1__5_n_6,ram_reg_0_7_11_11_i_1__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_101_fu_718_p2[27:24]}),
        .O({NLW_ram_reg_0_7_11_11_i_1__5_O_UNCONNECTED[7:5],DCT_1D_out_buf_col_7_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_3__5_n_0,ram_reg_0_7_11_11_i_4__5_n_0,ram_reg_0_7_11_11_i_5__5_n_0,ram_reg_0_7_11_11_i_6__5_n_0,ram_reg_0_7_11_11_i_7__5_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2
       (.CI(ram_reg_0_7_3_3_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2_n_4,ram_reg_0_7_11_11_i_2_n_5,ram_reg_0_7_11_11_i_2_n_6,ram_reg_0_7_11_11_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16fYi_U135_n_0,DCT_mac_muladd_16cud_U132_n_2,DCT_mac_muladd_16cud_U132_n_3,DCT_mac_muladd_16cud_U132_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2_O_UNCONNECTED[7:5],add_ln52_59_fu_542_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16fYi_U135_n_28,ram_reg_0_7_11_11_i_9__0_n_0,ram_reg_0_7_11_11_i_10__0_n_0,ram_reg_0_7_11_11_i_11_n_0,ram_reg_0_7_11_11_i_12_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__0
       (.CI(ram_reg_0_7_3_3_i_2__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__0_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__0_n_4,ram_reg_0_7_11_11_i_2__0_n_5,ram_reg_0_7_11_11_i_2__0_n_6,ram_reg_0_7_11_11_i_2__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16kbM_U141_n_1,DCT_mac_muladd_16kbM_U141_n_2,DCT_mac_muladd_16kbM_U141_n_3,DCT_mac_muladd_16kbM_U141_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2__0_O_UNCONNECTED[7:5],add_ln52_66_fu_575_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__0_n_0,ram_reg_0_7_11_11_i_9__0__0_n_0,ram_reg_0_7_11_11_i_10__0__0_n_0,ram_reg_0_7_11_11_i_11__0_n_0,ram_reg_0_7_11_11_i_12__0_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__1
       (.CI(ram_reg_0_7_3_3_i_2__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__1_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__1_n_4,ram_reg_0_7_11_11_i_2__1_n_5,ram_reg_0_7_11_11_i_2__1_n_6,ram_reg_0_7_11_11_i_2__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16pcA_U149_n_1,DCT_mac_muladd_16pcA_U149_n_2,DCT_mac_muladd_16pcA_U149_n_3,DCT_mac_muladd_16pcA_U149_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2__1_O_UNCONNECTED[7:5],add_ln52_73_fu_603_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__0__0_n_0,ram_reg_0_7_11_11_i_9__1_n_0,ram_reg_0_7_11_11_i_10__1_n_0,ram_reg_0_7_11_11_i_11__1_n_0,ram_reg_0_7_11_11_i_12__1_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__2
       (.CI(ram_reg_0_7_3_3_i_2__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__2_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__2_n_4,ram_reg_0_7_11_11_i_2__2_n_5,ram_reg_0_7_11_11_i_2__2_n_6,ram_reg_0_7_11_11_i_2__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U156_n_1,DCT_mac_muladd_16cud_U156_n_2,DCT_mac_muladd_16cud_U156_n_3,DCT_mac_muladd_16cud_U156_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2__2_O_UNCONNECTED[7:5],add_ln52_80_fu_631_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__1_n_0,ram_reg_0_7_11_11_i_9__2_n_0,ram_reg_0_7_11_11_i_10__2_n_0,ram_reg_0_7_11_11_i_11__2_n_0,ram_reg_0_7_11_11_i_12__2_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__3
       (.CI(ram_reg_0_7_3_3_i_2__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__3_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__3_n_4,ram_reg_0_7_11_11_i_2__3_n_5,ram_reg_0_7_11_11_i_2__3_n_6,ram_reg_0_7_11_11_i_2__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U164_n_1,DCT_mac_muladd_16cud_U164_n_2,DCT_mac_muladd_16cud_U164_n_3,DCT_mac_muladd_16cud_U164_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2__3_O_UNCONNECTED[7:5],add_ln52_87_fu_659_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__2_n_0,ram_reg_0_7_11_11_i_9__3_n_0,ram_reg_0_7_11_11_i_10__3_n_0,ram_reg_0_7_11_11_i_11__3_n_0,ram_reg_0_7_11_11_i_12__3_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__4
       (.CI(ram_reg_0_7_3_3_i_2__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__4_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__4_n_4,ram_reg_0_7_11_11_i_2__4_n_5,ram_reg_0_7_11_11_i_2__4_n_6,ram_reg_0_7_11_11_i_2__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16kbM_U172_n_1,DCT_mac_muladd_16kbM_U172_n_2,DCT_mac_muladd_16kbM_U172_n_3,DCT_mac_muladd_16kbM_U172_n_4}),
        .O({NLW_ram_reg_0_7_11_11_i_2__4_O_UNCONNECTED[7:5],add_ln52_94_fu_687_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__3_n_0,ram_reg_0_7_11_11_i_9__4_n_0,ram_reg_0_7_11_11_i_10__4_n_0,ram_reg_0_7_11_11_i_11__4_n_0,ram_reg_0_7_11_11_i_12__4_n_0}));
  CARRY8 ram_reg_0_7_11_11_i_2__5
       (.CI(ram_reg_0_7_3_3_i_2__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_11_11_i_2__5_CO_UNCONNECTED[7:4],ram_reg_0_7_11_11_i_2__5_n_4,ram_reg_0_7_11_11_i_2__5_n_5,ram_reg_0_7_11_11_i_2__5_n_6,ram_reg_0_7_11_11_i_2__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_11_11_i_8__4_n_0,DCT_mac_muladd_16fYi_U180_n_1,DCT_mac_muladd_16fYi_U180_n_2,DCT_mac_muladd_16fYi_U180_n_3}),
        .O({NLW_ram_reg_0_7_11_11_i_2__5_O_UNCONNECTED[7:5],add_ln52_101_fu_718_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U182_n_28,DCT_mac_muladd_16cud_U182_n_29,ram_reg_0_7_11_11_i_11__5_n_0,ram_reg_0_7_11_11_i_12__5_n_0,ram_reg_0_7_11_11_i_13__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3
       (.I0(add_ln52_59_fu_542_p2[28]),
        .I1(add_ln52_63_fu_553_p2[28]),
        .O(ram_reg_0_7_11_11_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__0
       (.I0(add_ln52_66_fu_575_p2[28]),
        .I1(add_ln52_70_fu_582_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__1
       (.I0(add_ln52_73_fu_603_p2[28]),
        .I1(add_ln52_77_fu_610_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__2
       (.I0(add_ln52_80_fu_631_p2[28]),
        .I1(add_ln52_84_fu_638_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__3
       (.I0(add_ln52_87_fu_659_p2[28]),
        .I1(add_ln52_91_fu_666_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__4
       (.I0(add_ln52_94_fu_687_p2[28]),
        .I1(add_ln52_98_fu_694_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_3__5
       (.I0(add_ln52_101_fu_718_p2[28]),
        .I1(add_ln52_105_fu_729_p2[28]),
        .O(ram_reg_0_7_11_11_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4
       (.I0(add_ln52_59_fu_542_p2[27]),
        .I1(add_ln52_63_fu_553_p2[27]),
        .O(ram_reg_0_7_11_11_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__0
       (.I0(add_ln52_66_fu_575_p2[27]),
        .I1(add_ln52_70_fu_582_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__1
       (.I0(add_ln52_73_fu_603_p2[27]),
        .I1(add_ln52_77_fu_610_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__2
       (.I0(add_ln52_80_fu_631_p2[27]),
        .I1(add_ln52_84_fu_638_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__3
       (.I0(add_ln52_87_fu_659_p2[27]),
        .I1(add_ln52_91_fu_666_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__4
       (.I0(add_ln52_94_fu_687_p2[27]),
        .I1(add_ln52_98_fu_694_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_4__5
       (.I0(add_ln52_101_fu_718_p2[27]),
        .I1(add_ln52_105_fu_729_p2[27]),
        .O(ram_reg_0_7_11_11_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5
       (.I0(add_ln52_59_fu_542_p2[26]),
        .I1(add_ln52_63_fu_553_p2[26]),
        .O(ram_reg_0_7_11_11_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__0
       (.I0(add_ln52_66_fu_575_p2[26]),
        .I1(add_ln52_70_fu_582_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__1
       (.I0(add_ln52_73_fu_603_p2[26]),
        .I1(add_ln52_77_fu_610_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__2
       (.I0(add_ln52_80_fu_631_p2[26]),
        .I1(add_ln52_84_fu_638_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__3
       (.I0(add_ln52_87_fu_659_p2[26]),
        .I1(add_ln52_91_fu_666_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__4
       (.I0(add_ln52_94_fu_687_p2[26]),
        .I1(add_ln52_98_fu_694_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_5__5
       (.I0(add_ln52_101_fu_718_p2[26]),
        .I1(add_ln52_105_fu_729_p2[26]),
        .O(ram_reg_0_7_11_11_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6
       (.I0(add_ln52_59_fu_542_p2[25]),
        .I1(add_ln52_63_fu_553_p2[25]),
        .O(ram_reg_0_7_11_11_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__0
       (.I0(add_ln52_66_fu_575_p2[25]),
        .I1(add_ln52_70_fu_582_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__1
       (.I0(add_ln52_73_fu_603_p2[25]),
        .I1(add_ln52_77_fu_610_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__2
       (.I0(add_ln52_80_fu_631_p2[25]),
        .I1(add_ln52_84_fu_638_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__3
       (.I0(add_ln52_87_fu_659_p2[25]),
        .I1(add_ln52_91_fu_666_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__4
       (.I0(add_ln52_94_fu_687_p2[25]),
        .I1(add_ln52_98_fu_694_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_6__5
       (.I0(add_ln52_101_fu_718_p2[25]),
        .I1(add_ln52_105_fu_729_p2[25]),
        .O(ram_reg_0_7_11_11_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7
       (.I0(add_ln52_59_fu_542_p2[24]),
        .I1(add_ln52_63_fu_553_p2[24]),
        .O(ram_reg_0_7_11_11_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__0
       (.I0(add_ln52_66_fu_575_p2[24]),
        .I1(add_ln52_70_fu_582_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__1
       (.I0(add_ln52_73_fu_603_p2[24]),
        .I1(add_ln52_77_fu_610_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__2
       (.I0(add_ln52_80_fu_631_p2[24]),
        .I1(add_ln52_84_fu_638_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__3
       (.I0(add_ln52_87_fu_659_p2[24]),
        .I1(add_ln52_91_fu_666_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__4
       (.I0(add_ln52_94_fu_687_p2[24]),
        .I1(add_ln52_98_fu_694_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_7__5
       (.I0(add_ln52_101_fu_718_p2[24]),
        .I1(add_ln52_105_fu_729_p2[24]),
        .O(ram_reg_0_7_11_11_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_0),
        .I1(DCT_mac_muladd_16lbW_U142_n_0),
        .O(ram_reg_0_7_11_11_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8__0__0
       (.I0(DCT_mac_muladd_16pcA_U149_n_0),
        .I1(DCT_mac_muladd_16qcK_U150_n_0),
        .O(ram_reg_0_7_11_11_i_8__0__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8__1
       (.I0(DCT_mac_muladd_16cud_U156_n_0),
        .I1(DCT_mac_muladd_16qcK_U158_n_0),
        .O(ram_reg_0_7_11_11_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8__2
       (.I0(DCT_mac_muladd_16cud_U164_n_0),
        .I1(DCT_mac_muladd_16sc4_U166_n_0),
        .O(ram_reg_0_7_11_11_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8__3
       (.I0(DCT_mac_muladd_16kbM_U172_n_0),
        .I1(DCT_mac_muladd_16lbW_U175_n_0),
        .O(ram_reg_0_7_11_11_i_8__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_11_11_i_8__4
       (.I0(DCT_mac_muladd_16cud_U182_n_0),
        .O(ram_reg_0_7_11_11_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__0
       (.I0(DCT_mac_muladd_16fYi_U135_n_0),
        .I1(DCT_mac_muladd_16cud_U132_n_1),
        .O(ram_reg_0_7_11_11_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__0__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_1),
        .I1(DCT_mac_muladd_16lbW_U142_n_1),
        .O(ram_reg_0_7_11_11_i_9__0__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_1),
        .I1(DCT_mac_muladd_16qcK_U150_n_1),
        .O(ram_reg_0_7_11_11_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__2
       (.I0(DCT_mac_muladd_16cud_U156_n_1),
        .I1(DCT_mac_muladd_16qcK_U158_n_1),
        .O(ram_reg_0_7_11_11_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__3
       (.I0(DCT_mac_muladd_16cud_U164_n_1),
        .I1(DCT_mac_muladd_16sc4_U166_n_1),
        .O(ram_reg_0_7_11_11_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_9__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_1),
        .I1(DCT_mac_muladd_16lbW_U175_n_1),
        .O(ram_reg_0_7_11_11_i_9__4_n_0));
  CARRY8 ram_reg_0_7_3_3_i_1
       (.CI(ram_reg_0_7_0_0_i_1__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1_n_0,ram_reg_0_7_3_3_i_1_n_1,ram_reg_0_7_3_3_i_1_n_2,ram_reg_0_7_3_3_i_1_n_3,ram_reg_0_7_3_3_i_1_n_4,ram_reg_0_7_3_3_i_1_n_5,ram_reg_0_7_3_3_i_1_n_6,ram_reg_0_7_3_3_i_1_n_7}),
        .DI(add_ln52_59_fu_542_p2[23:16]),
        .O(DCT_1D_out_buf_col_1_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3_n_0,ram_reg_0_7_3_3_i_4_n_0,ram_reg_0_7_3_3_i_5_n_0,ram_reg_0_7_3_3_i_6_n_0,ram_reg_0_7_3_3_i_7_n_0,ram_reg_0_7_3_3_i_8_n_0,ram_reg_0_7_3_3_i_9_n_0,ram_reg_0_7_3_3_i_10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10
       (.I0(add_ln52_59_fu_542_p2[16]),
        .I1(add_ln52_63_fu_553_p2[16]),
        .O(ram_reg_0_7_3_3_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__0
       (.I0(add_ln52_66_fu_575_p2[16]),
        .I1(add_ln52_70_fu_582_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__1
       (.I0(add_ln52_73_fu_603_p2[16]),
        .I1(add_ln52_77_fu_610_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__2
       (.I0(add_ln52_80_fu_631_p2[16]),
        .I1(add_ln52_84_fu_638_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__3
       (.I0(add_ln52_87_fu_659_p2[16]),
        .I1(add_ln52_91_fu_666_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__4
       (.I0(add_ln52_94_fu_687_p2[16]),
        .I1(add_ln52_98_fu_694_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_10__5
       (.I0(add_ln52_101_fu_718_p2[16]),
        .I1(add_ln52_105_fu_729_p2[16]),
        .O(ram_reg_0_7_3_3_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11
       (.I0(DCT_mac_muladd_16cud_U132_n_5),
        .I1(DCT_mac_muladd_16fYi_U135_n_4),
        .O(ram_reg_0_7_3_3_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_5),
        .I1(DCT_mac_muladd_16lbW_U142_n_5),
        .O(ram_reg_0_7_3_3_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_5),
        .I1(DCT_mac_muladd_16qcK_U150_n_5),
        .O(ram_reg_0_7_3_3_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__2
       (.I0(DCT_mac_muladd_16cud_U156_n_5),
        .I1(DCT_mac_muladd_16qcK_U158_n_5),
        .O(ram_reg_0_7_3_3_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__3
       (.I0(DCT_mac_muladd_16cud_U164_n_5),
        .I1(DCT_mac_muladd_16sc4_U166_n_5),
        .O(ram_reg_0_7_3_3_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_5),
        .I1(DCT_mac_muladd_16lbW_U175_n_5),
        .O(ram_reg_0_7_3_3_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_11__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_4),
        .I1(DCT_mac_muladd_16cud_U182_n_4),
        .O(ram_reg_0_7_3_3_i_11__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12
       (.I0(DCT_mac_muladd_16cud_U132_n_6),
        .I1(DCT_mac_muladd_16fYi_U135_n_5),
        .O(ram_reg_0_7_3_3_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_6),
        .I1(DCT_mac_muladd_16lbW_U142_n_6),
        .O(ram_reg_0_7_3_3_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_6),
        .I1(DCT_mac_muladd_16qcK_U150_n_6),
        .O(ram_reg_0_7_3_3_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__2
       (.I0(DCT_mac_muladd_16cud_U156_n_6),
        .I1(DCT_mac_muladd_16qcK_U158_n_6),
        .O(ram_reg_0_7_3_3_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__3
       (.I0(DCT_mac_muladd_16cud_U164_n_6),
        .I1(DCT_mac_muladd_16sc4_U166_n_6),
        .O(ram_reg_0_7_3_3_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_6),
        .I1(DCT_mac_muladd_16lbW_U175_n_6),
        .O(ram_reg_0_7_3_3_i_12__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_12__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_5),
        .I1(DCT_mac_muladd_16cud_U182_n_5),
        .O(ram_reg_0_7_3_3_i_12__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13
       (.I0(DCT_mac_muladd_16cud_U132_n_7),
        .I1(DCT_mac_muladd_16fYi_U135_n_6),
        .O(ram_reg_0_7_3_3_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_7),
        .I1(DCT_mac_muladd_16lbW_U142_n_7),
        .O(ram_reg_0_7_3_3_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_7),
        .I1(DCT_mac_muladd_16qcK_U150_n_7),
        .O(ram_reg_0_7_3_3_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__2
       (.I0(DCT_mac_muladd_16cud_U156_n_7),
        .I1(DCT_mac_muladd_16qcK_U158_n_7),
        .O(ram_reg_0_7_3_3_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__3
       (.I0(DCT_mac_muladd_16cud_U164_n_7),
        .I1(DCT_mac_muladd_16sc4_U166_n_7),
        .O(ram_reg_0_7_3_3_i_13__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_7),
        .I1(DCT_mac_muladd_16lbW_U175_n_7),
        .O(ram_reg_0_7_3_3_i_13__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_13__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_6),
        .I1(DCT_mac_muladd_16cud_U182_n_6),
        .O(ram_reg_0_7_3_3_i_13__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14
       (.I0(DCT_mac_muladd_16cud_U132_n_8),
        .I1(DCT_mac_muladd_16fYi_U135_n_7),
        .O(ram_reg_0_7_3_3_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_8),
        .I1(DCT_mac_muladd_16lbW_U142_n_8),
        .O(ram_reg_0_7_3_3_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_8),
        .I1(DCT_mac_muladd_16qcK_U150_n_8),
        .O(ram_reg_0_7_3_3_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__2
       (.I0(DCT_mac_muladd_16cud_U156_n_8),
        .I1(DCT_mac_muladd_16qcK_U158_n_8),
        .O(ram_reg_0_7_3_3_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__3
       (.I0(DCT_mac_muladd_16cud_U164_n_8),
        .I1(DCT_mac_muladd_16sc4_U166_n_8),
        .O(ram_reg_0_7_3_3_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_8),
        .I1(DCT_mac_muladd_16lbW_U175_n_8),
        .O(ram_reg_0_7_3_3_i_14__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_14__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_7),
        .I1(DCT_mac_muladd_16cud_U182_n_7),
        .O(ram_reg_0_7_3_3_i_14__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15
       (.I0(DCT_mac_muladd_16cud_U132_n_9),
        .I1(DCT_mac_muladd_16fYi_U135_n_8),
        .O(ram_reg_0_7_3_3_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_9),
        .I1(DCT_mac_muladd_16lbW_U142_n_9),
        .O(ram_reg_0_7_3_3_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_9),
        .I1(DCT_mac_muladd_16qcK_U150_n_9),
        .O(ram_reg_0_7_3_3_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__2
       (.I0(DCT_mac_muladd_16cud_U156_n_9),
        .I1(DCT_mac_muladd_16qcK_U158_n_9),
        .O(ram_reg_0_7_3_3_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__3
       (.I0(DCT_mac_muladd_16cud_U164_n_9),
        .I1(DCT_mac_muladd_16sc4_U166_n_9),
        .O(ram_reg_0_7_3_3_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_9),
        .I1(DCT_mac_muladd_16lbW_U175_n_9),
        .O(ram_reg_0_7_3_3_i_15__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_15__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_8),
        .I1(DCT_mac_muladd_16cud_U182_n_8),
        .O(ram_reg_0_7_3_3_i_15__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16
       (.I0(DCT_mac_muladd_16cud_U132_n_10),
        .I1(DCT_mac_muladd_16fYi_U135_n_9),
        .O(ram_reg_0_7_3_3_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_10),
        .I1(DCT_mac_muladd_16lbW_U142_n_10),
        .O(ram_reg_0_7_3_3_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_10),
        .I1(DCT_mac_muladd_16qcK_U150_n_10),
        .O(ram_reg_0_7_3_3_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__2
       (.I0(DCT_mac_muladd_16cud_U156_n_10),
        .I1(DCT_mac_muladd_16qcK_U158_n_10),
        .O(ram_reg_0_7_3_3_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__3
       (.I0(DCT_mac_muladd_16cud_U164_n_10),
        .I1(DCT_mac_muladd_16sc4_U166_n_10),
        .O(ram_reg_0_7_3_3_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_10),
        .I1(DCT_mac_muladd_16lbW_U175_n_10),
        .O(ram_reg_0_7_3_3_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_16__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_9),
        .I1(DCT_mac_muladd_16cud_U182_n_9),
        .O(ram_reg_0_7_3_3_i_16__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17
       (.I0(DCT_mac_muladd_16cud_U132_n_11),
        .I1(DCT_mac_muladd_16fYi_U135_n_10),
        .O(ram_reg_0_7_3_3_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_11),
        .I1(DCT_mac_muladd_16lbW_U142_n_11),
        .O(ram_reg_0_7_3_3_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_11),
        .I1(DCT_mac_muladd_16qcK_U150_n_11),
        .O(ram_reg_0_7_3_3_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__2
       (.I0(DCT_mac_muladd_16cud_U156_n_11),
        .I1(DCT_mac_muladd_16qcK_U158_n_11),
        .O(ram_reg_0_7_3_3_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__3
       (.I0(DCT_mac_muladd_16cud_U164_n_11),
        .I1(DCT_mac_muladd_16sc4_U166_n_11),
        .O(ram_reg_0_7_3_3_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_11),
        .I1(DCT_mac_muladd_16lbW_U175_n_11),
        .O(ram_reg_0_7_3_3_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_17__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_10),
        .I1(DCT_mac_muladd_16cud_U182_n_10),
        .O(ram_reg_0_7_3_3_i_17__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18
       (.I0(DCT_mac_muladd_16cud_U132_n_12),
        .I1(DCT_mac_muladd_16fYi_U135_n_11),
        .O(ram_reg_0_7_3_3_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__0
       (.I0(DCT_mac_muladd_16kbM_U141_n_12),
        .I1(DCT_mac_muladd_16lbW_U142_n_12),
        .O(ram_reg_0_7_3_3_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__1
       (.I0(DCT_mac_muladd_16pcA_U149_n_12),
        .I1(DCT_mac_muladd_16qcK_U150_n_12),
        .O(ram_reg_0_7_3_3_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__2
       (.I0(DCT_mac_muladd_16cud_U156_n_12),
        .I1(DCT_mac_muladd_16qcK_U158_n_12),
        .O(ram_reg_0_7_3_3_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__3
       (.I0(DCT_mac_muladd_16cud_U164_n_12),
        .I1(DCT_mac_muladd_16sc4_U166_n_12),
        .O(ram_reg_0_7_3_3_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__4
       (.I0(DCT_mac_muladd_16kbM_U172_n_12),
        .I1(DCT_mac_muladd_16lbW_U175_n_12),
        .O(ram_reg_0_7_3_3_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_18__5
       (.I0(DCT_mac_muladd_16fYi_U180_n_11),
        .I1(DCT_mac_muladd_16cud_U182_n_11),
        .O(ram_reg_0_7_3_3_i_18__5_n_0));
  CARRY8 ram_reg_0_7_3_3_i_19
       (.CI(ram_reg_0_7_0_0_i_29_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19_n_0,ram_reg_0_7_3_3_i_19_n_1,ram_reg_0_7_3_3_i_19_n_2,ram_reg_0_7_3_3_i_19_n_3,ram_reg_0_7_3_3_i_19_n_4,ram_reg_0_7_3_3_i_19_n_5,ram_reg_0_7_3_3_i_19_n_6,ram_reg_0_7_3_3_i_19_n_7}),
        .DI({DCT_mac_muladd_16g8j_U136_n_4,DCT_mac_muladd_16g8j_U136_n_5,DCT_mac_muladd_16g8j_U136_n_6,DCT_mac_muladd_16g8j_U136_n_7,DCT_mac_muladd_16g8j_U136_n_8,DCT_mac_muladd_16g8j_U136_n_9,DCT_mac_muladd_16g8j_U136_n_10,DCT_mac_muladd_16g8j_U136_n_11}),
        .O(add_ln52_63_fu_553_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20_n_0,ram_reg_0_7_3_3_i_21_n_0,ram_reg_0_7_3_3_i_22_n_0,ram_reg_0_7_3_3_i_23_n_0,ram_reg_0_7_3_3_i_24_n_0,ram_reg_0_7_3_3_i_25_n_0,ram_reg_0_7_3_3_i_26_n_0,ram_reg_0_7_3_3_i_27_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__0
       (.CI(ram_reg_0_7_0_0_i_30__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__0_n_0,ram_reg_0_7_3_3_i_19__0_n_1,ram_reg_0_7_3_3_i_19__0_n_2,ram_reg_0_7_3_3_i_19__0_n_3,ram_reg_0_7_3_3_i_19__0_n_4,ram_reg_0_7_3_3_i_19__0_n_5,ram_reg_0_7_3_3_i_19__0_n_6,ram_reg_0_7_3_3_i_19__0_n_7}),
        .DI({DCT_mac_muladd_16lbW_U145_n_5,DCT_mac_muladd_16lbW_U145_n_6,DCT_mac_muladd_16lbW_U145_n_7,DCT_mac_muladd_16lbW_U145_n_8,DCT_mac_muladd_16lbW_U145_n_9,DCT_mac_muladd_16lbW_U145_n_10,DCT_mac_muladd_16lbW_U145_n_11,DCT_mac_muladd_16lbW_U145_n_12}),
        .O(add_ln52_70_fu_582_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__0_n_0,ram_reg_0_7_3_3_i_21__0_n_0,ram_reg_0_7_3_3_i_22__0_n_0,ram_reg_0_7_3_3_i_23__0_n_0,ram_reg_0_7_3_3_i_24__0_n_0,ram_reg_0_7_3_3_i_25__0_n_0,ram_reg_0_7_3_3_i_26__0_n_0,ram_reg_0_7_3_3_i_27__0_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__1
       (.CI(ram_reg_0_7_0_0_i_29__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__1_n_0,ram_reg_0_7_3_3_i_19__1_n_1,ram_reg_0_7_3_3_i_19__1_n_2,ram_reg_0_7_3_3_i_19__1_n_3,ram_reg_0_7_3_3_i_19__1_n_4,ram_reg_0_7_3_3_i_19__1_n_5,ram_reg_0_7_3_3_i_19__1_n_6,ram_reg_0_7_3_3_i_19__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U152_n_5,DCT_mac_muladd_16cud_U152_n_6,DCT_mac_muladd_16cud_U152_n_7,DCT_mac_muladd_16cud_U152_n_8,DCT_mac_muladd_16cud_U152_n_9,DCT_mac_muladd_16cud_U152_n_10,DCT_mac_muladd_16cud_U152_n_11,DCT_mac_muladd_16cud_U152_n_12}),
        .O(add_ln52_77_fu_610_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__1_n_0,ram_reg_0_7_3_3_i_21__1_n_0,ram_reg_0_7_3_3_i_22__1_n_0,ram_reg_0_7_3_3_i_23__1_n_0,ram_reg_0_7_3_3_i_24__1_n_0,ram_reg_0_7_3_3_i_25__1_n_0,ram_reg_0_7_3_3_i_26__1_n_0,ram_reg_0_7_3_3_i_27__1_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__2
       (.CI(ram_reg_0_7_0_0_i_29__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__2_n_0,ram_reg_0_7_3_3_i_19__2_n_1,ram_reg_0_7_3_3_i_19__2_n_2,ram_reg_0_7_3_3_i_19__2_n_3,ram_reg_0_7_3_3_i_19__2_n_4,ram_reg_0_7_3_3_i_19__2_n_5,ram_reg_0_7_3_3_i_19__2_n_6,ram_reg_0_7_3_3_i_19__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U160_n_5,DCT_mac_muladd_16cud_U160_n_6,DCT_mac_muladd_16cud_U160_n_7,DCT_mac_muladd_16cud_U160_n_8,DCT_mac_muladd_16cud_U160_n_9,DCT_mac_muladd_16cud_U160_n_10,DCT_mac_muladd_16cud_U160_n_11,DCT_mac_muladd_16cud_U160_n_12}),
        .O(add_ln52_84_fu_638_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__2_n_0,ram_reg_0_7_3_3_i_21__2_n_0,ram_reg_0_7_3_3_i_22__2_n_0,ram_reg_0_7_3_3_i_23__2_n_0,ram_reg_0_7_3_3_i_24__2_n_0,ram_reg_0_7_3_3_i_25__2_n_0,ram_reg_0_7_3_3_i_26__2_n_0,ram_reg_0_7_3_3_i_27__2_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__3
       (.CI(ram_reg_0_7_0_0_i_29__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__3_n_0,ram_reg_0_7_3_3_i_19__3_n_1,ram_reg_0_7_3_3_i_19__3_n_2,ram_reg_0_7_3_3_i_19__3_n_3,ram_reg_0_7_3_3_i_19__3_n_4,ram_reg_0_7_3_3_i_19__3_n_5,ram_reg_0_7_3_3_i_19__3_n_6,ram_reg_0_7_3_3_i_19__3_n_7}),
        .DI({DCT_mac_muladd_16pcA_U169_n_5,DCT_mac_muladd_16pcA_U169_n_6,DCT_mac_muladd_16pcA_U169_n_7,DCT_mac_muladd_16pcA_U169_n_8,DCT_mac_muladd_16pcA_U169_n_9,DCT_mac_muladd_16pcA_U169_n_10,DCT_mac_muladd_16pcA_U169_n_11,DCT_mac_muladd_16pcA_U169_n_12}),
        .O(add_ln52_91_fu_666_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__3_n_0,ram_reg_0_7_3_3_i_21__3_n_0,ram_reg_0_7_3_3_i_22__3_n_0,ram_reg_0_7_3_3_i_23__3_n_0,ram_reg_0_7_3_3_i_24__3_n_0,ram_reg_0_7_3_3_i_25__3_n_0,ram_reg_0_7_3_3_i_26__3_n_0,ram_reg_0_7_3_3_i_27__3_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__4
       (.CI(ram_reg_0_7_0_0_i_29__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__4_n_0,ram_reg_0_7_3_3_i_19__4_n_1,ram_reg_0_7_3_3_i_19__4_n_2,ram_reg_0_7_3_3_i_19__4_n_3,ram_reg_0_7_3_3_i_19__4_n_4,ram_reg_0_7_3_3_i_19__4_n_5,ram_reg_0_7_3_3_i_19__4_n_6,ram_reg_0_7_3_3_i_19__4_n_7}),
        .DI({DCT_mac_muladd_16lbW_U176_n_5,DCT_mac_muladd_16lbW_U176_n_6,DCT_mac_muladd_16lbW_U176_n_7,DCT_mac_muladd_16lbW_U176_n_8,DCT_mac_muladd_16lbW_U176_n_9,DCT_mac_muladd_16lbW_U176_n_10,DCT_mac_muladd_16lbW_U176_n_11,DCT_mac_muladd_16lbW_U176_n_12}),
        .O(add_ln52_98_fu_694_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__4_n_0,ram_reg_0_7_3_3_i_21__4_n_0,ram_reg_0_7_3_3_i_22__4_n_0,ram_reg_0_7_3_3_i_23__4_n_0,ram_reg_0_7_3_3_i_24__4_n_0,ram_reg_0_7_3_3_i_25__4_n_0,ram_reg_0_7_3_3_i_26__4_n_0,ram_reg_0_7_3_3_i_27__4_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_19__5
       (.CI(ram_reg_0_7_0_0_i_29__5_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_19__5_n_0,ram_reg_0_7_3_3_i_19__5_n_1,ram_reg_0_7_3_3_i_19__5_n_2,ram_reg_0_7_3_3_i_19__5_n_3,ram_reg_0_7_3_3_i_19__5_n_4,ram_reg_0_7_3_3_i_19__5_n_5,ram_reg_0_7_3_3_i_19__5_n_6,ram_reg_0_7_3_3_i_19__5_n_7}),
        .DI({DCT_mac_muladd_16cud_U184_n_5,DCT_mac_muladd_16cud_U184_n_6,DCT_mac_muladd_16cud_U184_n_7,DCT_mac_muladd_16cud_U184_n_8,DCT_mac_muladd_16cud_U184_n_9,DCT_mac_muladd_16cud_U184_n_10,DCT_mac_muladd_16cud_U184_n_11,DCT_mac_muladd_16cud_U184_n_12}),
        .O(add_ln52_105_fu_729_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_20__5_n_0,ram_reg_0_7_3_3_i_21__5_n_0,ram_reg_0_7_3_3_i_22__5_n_0,ram_reg_0_7_3_3_i_23__5_n_0,ram_reg_0_7_3_3_i_24__5_n_0,ram_reg_0_7_3_3_i_25__5_n_0,ram_reg_0_7_3_3_i_26__5_n_0,ram_reg_0_7_3_3_i_27__5_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__0
       (.CI(ram_reg_0_7_0_0_i_1__0__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__0_n_0,ram_reg_0_7_3_3_i_1__0_n_1,ram_reg_0_7_3_3_i_1__0_n_2,ram_reg_0_7_3_3_i_1__0_n_3,ram_reg_0_7_3_3_i_1__0_n_4,ram_reg_0_7_3_3_i_1__0_n_5,ram_reg_0_7_3_3_i_1__0_n_6,ram_reg_0_7_3_3_i_1__0_n_7}),
        .DI(add_ln52_66_fu_575_p2[23:16]),
        .O(DCT_1D_out_buf_col_2_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__0_n_0,ram_reg_0_7_3_3_i_4__0_n_0,ram_reg_0_7_3_3_i_5__0_n_0,ram_reg_0_7_3_3_i_6__0_n_0,ram_reg_0_7_3_3_i_7__0_n_0,ram_reg_0_7_3_3_i_8__0_n_0,ram_reg_0_7_3_3_i_9__0_n_0,ram_reg_0_7_3_3_i_10__0_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__1
       (.CI(ram_reg_0_7_0_0_i_1__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__1_n_0,ram_reg_0_7_3_3_i_1__1_n_1,ram_reg_0_7_3_3_i_1__1_n_2,ram_reg_0_7_3_3_i_1__1_n_3,ram_reg_0_7_3_3_i_1__1_n_4,ram_reg_0_7_3_3_i_1__1_n_5,ram_reg_0_7_3_3_i_1__1_n_6,ram_reg_0_7_3_3_i_1__1_n_7}),
        .DI(add_ln52_73_fu_603_p2[23:16]),
        .O(DCT_1D_out_buf_col_3_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__1_n_0,ram_reg_0_7_3_3_i_4__1_n_0,ram_reg_0_7_3_3_i_5__1_n_0,ram_reg_0_7_3_3_i_6__1_n_0,ram_reg_0_7_3_3_i_7__1_n_0,ram_reg_0_7_3_3_i_8__1_n_0,ram_reg_0_7_3_3_i_9__1_n_0,ram_reg_0_7_3_3_i_10__1_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__2
       (.CI(ram_reg_0_7_0_0_i_1__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__2_n_0,ram_reg_0_7_3_3_i_1__2_n_1,ram_reg_0_7_3_3_i_1__2_n_2,ram_reg_0_7_3_3_i_1__2_n_3,ram_reg_0_7_3_3_i_1__2_n_4,ram_reg_0_7_3_3_i_1__2_n_5,ram_reg_0_7_3_3_i_1__2_n_6,ram_reg_0_7_3_3_i_1__2_n_7}),
        .DI(add_ln52_80_fu_631_p2[23:16]),
        .O(DCT_1D_out_buf_col_4_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__2_n_0,ram_reg_0_7_3_3_i_4__2_n_0,ram_reg_0_7_3_3_i_5__2_n_0,ram_reg_0_7_3_3_i_6__2_n_0,ram_reg_0_7_3_3_i_7__2_n_0,ram_reg_0_7_3_3_i_8__2_n_0,ram_reg_0_7_3_3_i_9__2_n_0,ram_reg_0_7_3_3_i_10__2_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__3
       (.CI(ram_reg_0_7_0_0_i_1__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__3_n_0,ram_reg_0_7_3_3_i_1__3_n_1,ram_reg_0_7_3_3_i_1__3_n_2,ram_reg_0_7_3_3_i_1__3_n_3,ram_reg_0_7_3_3_i_1__3_n_4,ram_reg_0_7_3_3_i_1__3_n_5,ram_reg_0_7_3_3_i_1__3_n_6,ram_reg_0_7_3_3_i_1__3_n_7}),
        .DI(add_ln52_87_fu_659_p2[23:16]),
        .O(DCT_1D_out_buf_col_5_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__3_n_0,ram_reg_0_7_3_3_i_4__3_n_0,ram_reg_0_7_3_3_i_5__3_n_0,ram_reg_0_7_3_3_i_6__3_n_0,ram_reg_0_7_3_3_i_7__3_n_0,ram_reg_0_7_3_3_i_8__3_n_0,ram_reg_0_7_3_3_i_9__3_n_0,ram_reg_0_7_3_3_i_10__3_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__4
       (.CI(ram_reg_0_7_0_0_i_1__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__4_n_0,ram_reg_0_7_3_3_i_1__4_n_1,ram_reg_0_7_3_3_i_1__4_n_2,ram_reg_0_7_3_3_i_1__4_n_3,ram_reg_0_7_3_3_i_1__4_n_4,ram_reg_0_7_3_3_i_1__4_n_5,ram_reg_0_7_3_3_i_1__4_n_6,ram_reg_0_7_3_3_i_1__4_n_7}),
        .DI(add_ln52_94_fu_687_p2[23:16]),
        .O(DCT_1D_out_buf_col_6_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__4_n_0,ram_reg_0_7_3_3_i_4__4_n_0,ram_reg_0_7_3_3_i_5__4_n_0,ram_reg_0_7_3_3_i_6__4_n_0,ram_reg_0_7_3_3_i_7__4_n_0,ram_reg_0_7_3_3_i_8__4_n_0,ram_reg_0_7_3_3_i_9__4_n_0,ram_reg_0_7_3_3_i_10__4_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_1__5
       (.CI(ram_reg_0_7_0_0_i_1__5_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_1__5_n_0,ram_reg_0_7_3_3_i_1__5_n_1,ram_reg_0_7_3_3_i_1__5_n_2,ram_reg_0_7_3_3_i_1__5_n_3,ram_reg_0_7_3_3_i_1__5_n_4,ram_reg_0_7_3_3_i_1__5_n_5,ram_reg_0_7_3_3_i_1__5_n_6,ram_reg_0_7_3_3_i_1__5_n_7}),
        .DI(add_ln52_101_fu_718_p2[23:16]),
        .O(DCT_1D_out_buf_col_7_d0[10:3]),
        .S({ram_reg_0_7_3_3_i_3__5_n_0,ram_reg_0_7_3_3_i_4__5_n_0,ram_reg_0_7_3_3_i_5__5_n_0,ram_reg_0_7_3_3_i_6__5_n_0,ram_reg_0_7_3_3_i_7__5_n_0,ram_reg_0_7_3_3_i_8__5_n_0,ram_reg_0_7_3_3_i_9__5_n_0,ram_reg_0_7_3_3_i_10__5_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2
       (.CI(ram_reg_0_7_0_0_i_3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2_n_0,ram_reg_0_7_3_3_i_2_n_1,ram_reg_0_7_3_3_i_2_n_2,ram_reg_0_7_3_3_i_2_n_3,ram_reg_0_7_3_3_i_2_n_4,ram_reg_0_7_3_3_i_2_n_5,ram_reg_0_7_3_3_i_2_n_6,ram_reg_0_7_3_3_i_2_n_7}),
        .DI({DCT_mac_muladd_16cud_U132_n_5,DCT_mac_muladd_16cud_U132_n_6,DCT_mac_muladd_16cud_U132_n_7,DCT_mac_muladd_16cud_U132_n_8,DCT_mac_muladd_16cud_U132_n_9,DCT_mac_muladd_16cud_U132_n_10,DCT_mac_muladd_16cud_U132_n_11,DCT_mac_muladd_16cud_U132_n_12}),
        .O(add_ln52_59_fu_542_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11_n_0,ram_reg_0_7_3_3_i_12_n_0,ram_reg_0_7_3_3_i_13_n_0,ram_reg_0_7_3_3_i_14_n_0,ram_reg_0_7_3_3_i_15_n_0,ram_reg_0_7_3_3_i_16_n_0,ram_reg_0_7_3_3_i_17_n_0,ram_reg_0_7_3_3_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20
       (.I0(DCT_mac_muladd_16g8j_U136_n_4),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_5),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__1
       (.I0(DCT_mac_muladd_16cud_U152_n_5),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__2
       (.I0(DCT_mac_muladd_16cud_U160_n_5),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [23]),
        .O(ram_reg_0_7_3_3_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_5),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_5),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_20__5
       (.I0(DCT_mac_muladd_16cud_U184_n_5),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [23]),
        .O(ram_reg_0_7_3_3_i_20__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21
       (.I0(DCT_mac_muladd_16g8j_U136_n_5),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_6),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__1
       (.I0(DCT_mac_muladd_16cud_U152_n_6),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__2
       (.I0(DCT_mac_muladd_16cud_U160_n_6),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [22]),
        .O(ram_reg_0_7_3_3_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_6),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_6),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_21__5
       (.I0(DCT_mac_muladd_16cud_U184_n_6),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [22]),
        .O(ram_reg_0_7_3_3_i_21__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22
       (.I0(DCT_mac_muladd_16g8j_U136_n_6),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_7),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__1
       (.I0(DCT_mac_muladd_16cud_U152_n_7),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__2
       (.I0(DCT_mac_muladd_16cud_U160_n_7),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [21]),
        .O(ram_reg_0_7_3_3_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_7),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_7),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_22__5
       (.I0(DCT_mac_muladd_16cud_U184_n_7),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [21]),
        .O(ram_reg_0_7_3_3_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23
       (.I0(DCT_mac_muladd_16g8j_U136_n_7),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_8),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__1
       (.I0(DCT_mac_muladd_16cud_U152_n_8),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__2
       (.I0(DCT_mac_muladd_16cud_U160_n_8),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [20]),
        .O(ram_reg_0_7_3_3_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_8),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_8),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_23__5
       (.I0(DCT_mac_muladd_16cud_U184_n_8),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [20]),
        .O(ram_reg_0_7_3_3_i_23__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24
       (.I0(DCT_mac_muladd_16g8j_U136_n_8),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_9),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__1
       (.I0(DCT_mac_muladd_16cud_U152_n_9),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__2
       (.I0(DCT_mac_muladd_16cud_U160_n_9),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [19]),
        .O(ram_reg_0_7_3_3_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_9),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_9),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_24__5
       (.I0(DCT_mac_muladd_16cud_U184_n_9),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [19]),
        .O(ram_reg_0_7_3_3_i_24__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25
       (.I0(DCT_mac_muladd_16g8j_U136_n_9),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_10),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__1
       (.I0(DCT_mac_muladd_16cud_U152_n_10),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__2
       (.I0(DCT_mac_muladd_16cud_U160_n_10),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [18]),
        .O(ram_reg_0_7_3_3_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_10),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_10),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_25__5
       (.I0(DCT_mac_muladd_16cud_U184_n_10),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [18]),
        .O(ram_reg_0_7_3_3_i_25__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26
       (.I0(DCT_mac_muladd_16g8j_U136_n_10),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_11),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__1
       (.I0(DCT_mac_muladd_16cud_U152_n_11),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__2
       (.I0(DCT_mac_muladd_16cud_U160_n_11),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [17]),
        .O(ram_reg_0_7_3_3_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_11),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_11),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_26__5
       (.I0(DCT_mac_muladd_16cud_U184_n_11),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [17]),
        .O(ram_reg_0_7_3_3_i_26__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27
       (.I0(DCT_mac_muladd_16g8j_U136_n_11),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__0
       (.I0(DCT_mac_muladd_16lbW_U145_n_12),
        .I1(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__1
       (.I0(DCT_mac_muladd_16cud_U152_n_12),
        .I1(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__2
       (.I0(DCT_mac_muladd_16cud_U160_n_12),
        .I1(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 [16]),
        .O(ram_reg_0_7_3_3_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__3
       (.I0(DCT_mac_muladd_16pcA_U169_n_12),
        .I1(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__4
       (.I0(DCT_mac_muladd_16lbW_U176_n_12),
        .I1(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_27__5
       (.I0(DCT_mac_muladd_16cud_U184_n_12),
        .I1(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [16]),
        .O(ram_reg_0_7_3_3_i_27__5_n_0));
  CARRY8 ram_reg_0_7_3_3_i_2__0
       (.CI(ram_reg_0_7_0_0_i_4__0_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__0_n_0,ram_reg_0_7_3_3_i_2__0_n_1,ram_reg_0_7_3_3_i_2__0_n_2,ram_reg_0_7_3_3_i_2__0_n_3,ram_reg_0_7_3_3_i_2__0_n_4,ram_reg_0_7_3_3_i_2__0_n_5,ram_reg_0_7_3_3_i_2__0_n_6,ram_reg_0_7_3_3_i_2__0_n_7}),
        .DI({DCT_mac_muladd_16kbM_U141_n_5,DCT_mac_muladd_16kbM_U141_n_6,DCT_mac_muladd_16kbM_U141_n_7,DCT_mac_muladd_16kbM_U141_n_8,DCT_mac_muladd_16kbM_U141_n_9,DCT_mac_muladd_16kbM_U141_n_10,DCT_mac_muladd_16kbM_U141_n_11,DCT_mac_muladd_16kbM_U141_n_12}),
        .O(add_ln52_66_fu_575_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__0_n_0,ram_reg_0_7_3_3_i_12__0_n_0,ram_reg_0_7_3_3_i_13__0_n_0,ram_reg_0_7_3_3_i_14__0_n_0,ram_reg_0_7_3_3_i_15__0_n_0,ram_reg_0_7_3_3_i_16__0_n_0,ram_reg_0_7_3_3_i_17__0_n_0,ram_reg_0_7_3_3_i_18__0_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2__1
       (.CI(ram_reg_0_7_0_0_i_3__1_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__1_n_0,ram_reg_0_7_3_3_i_2__1_n_1,ram_reg_0_7_3_3_i_2__1_n_2,ram_reg_0_7_3_3_i_2__1_n_3,ram_reg_0_7_3_3_i_2__1_n_4,ram_reg_0_7_3_3_i_2__1_n_5,ram_reg_0_7_3_3_i_2__1_n_6,ram_reg_0_7_3_3_i_2__1_n_7}),
        .DI({DCT_mac_muladd_16pcA_U149_n_5,DCT_mac_muladd_16pcA_U149_n_6,DCT_mac_muladd_16pcA_U149_n_7,DCT_mac_muladd_16pcA_U149_n_8,DCT_mac_muladd_16pcA_U149_n_9,DCT_mac_muladd_16pcA_U149_n_10,DCT_mac_muladd_16pcA_U149_n_11,DCT_mac_muladd_16pcA_U149_n_12}),
        .O(add_ln52_73_fu_603_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__1_n_0,ram_reg_0_7_3_3_i_12__1_n_0,ram_reg_0_7_3_3_i_13__1_n_0,ram_reg_0_7_3_3_i_14__1_n_0,ram_reg_0_7_3_3_i_15__1_n_0,ram_reg_0_7_3_3_i_16__1_n_0,ram_reg_0_7_3_3_i_17__1_n_0,ram_reg_0_7_3_3_i_18__1_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2__2
       (.CI(ram_reg_0_7_0_0_i_3__2_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__2_n_0,ram_reg_0_7_3_3_i_2__2_n_1,ram_reg_0_7_3_3_i_2__2_n_2,ram_reg_0_7_3_3_i_2__2_n_3,ram_reg_0_7_3_3_i_2__2_n_4,ram_reg_0_7_3_3_i_2__2_n_5,ram_reg_0_7_3_3_i_2__2_n_6,ram_reg_0_7_3_3_i_2__2_n_7}),
        .DI({DCT_mac_muladd_16cud_U156_n_5,DCT_mac_muladd_16cud_U156_n_6,DCT_mac_muladd_16cud_U156_n_7,DCT_mac_muladd_16cud_U156_n_8,DCT_mac_muladd_16cud_U156_n_9,DCT_mac_muladd_16cud_U156_n_10,DCT_mac_muladd_16cud_U156_n_11,DCT_mac_muladd_16cud_U156_n_12}),
        .O(add_ln52_80_fu_631_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__2_n_0,ram_reg_0_7_3_3_i_12__2_n_0,ram_reg_0_7_3_3_i_13__2_n_0,ram_reg_0_7_3_3_i_14__2_n_0,ram_reg_0_7_3_3_i_15__2_n_0,ram_reg_0_7_3_3_i_16__2_n_0,ram_reg_0_7_3_3_i_17__2_n_0,ram_reg_0_7_3_3_i_18__2_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2__3
       (.CI(ram_reg_0_7_0_0_i_3__3_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__3_n_0,ram_reg_0_7_3_3_i_2__3_n_1,ram_reg_0_7_3_3_i_2__3_n_2,ram_reg_0_7_3_3_i_2__3_n_3,ram_reg_0_7_3_3_i_2__3_n_4,ram_reg_0_7_3_3_i_2__3_n_5,ram_reg_0_7_3_3_i_2__3_n_6,ram_reg_0_7_3_3_i_2__3_n_7}),
        .DI({DCT_mac_muladd_16cud_U164_n_5,DCT_mac_muladd_16cud_U164_n_6,DCT_mac_muladd_16cud_U164_n_7,DCT_mac_muladd_16cud_U164_n_8,DCT_mac_muladd_16cud_U164_n_9,DCT_mac_muladd_16cud_U164_n_10,DCT_mac_muladd_16cud_U164_n_11,DCT_mac_muladd_16cud_U164_n_12}),
        .O(add_ln52_87_fu_659_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__3_n_0,ram_reg_0_7_3_3_i_12__3_n_0,ram_reg_0_7_3_3_i_13__3_n_0,ram_reg_0_7_3_3_i_14__3_n_0,ram_reg_0_7_3_3_i_15__3_n_0,ram_reg_0_7_3_3_i_16__3_n_0,ram_reg_0_7_3_3_i_17__3_n_0,ram_reg_0_7_3_3_i_18__3_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2__4
       (.CI(ram_reg_0_7_0_0_i_3__4_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__4_n_0,ram_reg_0_7_3_3_i_2__4_n_1,ram_reg_0_7_3_3_i_2__4_n_2,ram_reg_0_7_3_3_i_2__4_n_3,ram_reg_0_7_3_3_i_2__4_n_4,ram_reg_0_7_3_3_i_2__4_n_5,ram_reg_0_7_3_3_i_2__4_n_6,ram_reg_0_7_3_3_i_2__4_n_7}),
        .DI({DCT_mac_muladd_16kbM_U172_n_5,DCT_mac_muladd_16kbM_U172_n_6,DCT_mac_muladd_16kbM_U172_n_7,DCT_mac_muladd_16kbM_U172_n_8,DCT_mac_muladd_16kbM_U172_n_9,DCT_mac_muladd_16kbM_U172_n_10,DCT_mac_muladd_16kbM_U172_n_11,DCT_mac_muladd_16kbM_U172_n_12}),
        .O(add_ln52_94_fu_687_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__4_n_0,ram_reg_0_7_3_3_i_12__4_n_0,ram_reg_0_7_3_3_i_13__4_n_0,ram_reg_0_7_3_3_i_14__4_n_0,ram_reg_0_7_3_3_i_15__4_n_0,ram_reg_0_7_3_3_i_16__4_n_0,ram_reg_0_7_3_3_i_17__4_n_0,ram_reg_0_7_3_3_i_18__4_n_0}));
  CARRY8 ram_reg_0_7_3_3_i_2__5
       (.CI(ram_reg_0_7_0_0_i_3__5_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_3_3_i_2__5_n_0,ram_reg_0_7_3_3_i_2__5_n_1,ram_reg_0_7_3_3_i_2__5_n_2,ram_reg_0_7_3_3_i_2__5_n_3,ram_reg_0_7_3_3_i_2__5_n_4,ram_reg_0_7_3_3_i_2__5_n_5,ram_reg_0_7_3_3_i_2__5_n_6,ram_reg_0_7_3_3_i_2__5_n_7}),
        .DI({DCT_mac_muladd_16fYi_U180_n_4,DCT_mac_muladd_16fYi_U180_n_5,DCT_mac_muladd_16fYi_U180_n_6,DCT_mac_muladd_16fYi_U180_n_7,DCT_mac_muladd_16fYi_U180_n_8,DCT_mac_muladd_16fYi_U180_n_9,DCT_mac_muladd_16fYi_U180_n_10,DCT_mac_muladd_16fYi_U180_n_11}),
        .O(add_ln52_101_fu_718_p2[23:16]),
        .S({ram_reg_0_7_3_3_i_11__5_n_0,ram_reg_0_7_3_3_i_12__5_n_0,ram_reg_0_7_3_3_i_13__5_n_0,ram_reg_0_7_3_3_i_14__5_n_0,ram_reg_0_7_3_3_i_15__5_n_0,ram_reg_0_7_3_3_i_16__5_n_0,ram_reg_0_7_3_3_i_17__5_n_0,ram_reg_0_7_3_3_i_18__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3
       (.I0(add_ln52_59_fu_542_p2[23]),
        .I1(add_ln52_63_fu_553_p2[23]),
        .O(ram_reg_0_7_3_3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__0
       (.I0(add_ln52_66_fu_575_p2[23]),
        .I1(add_ln52_70_fu_582_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__1
       (.I0(add_ln52_73_fu_603_p2[23]),
        .I1(add_ln52_77_fu_610_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__2
       (.I0(add_ln52_80_fu_631_p2[23]),
        .I1(add_ln52_84_fu_638_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__3
       (.I0(add_ln52_87_fu_659_p2[23]),
        .I1(add_ln52_91_fu_666_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__4
       (.I0(add_ln52_94_fu_687_p2[23]),
        .I1(add_ln52_98_fu_694_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_3__5
       (.I0(add_ln52_101_fu_718_p2[23]),
        .I1(add_ln52_105_fu_729_p2[23]),
        .O(ram_reg_0_7_3_3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4
       (.I0(add_ln52_59_fu_542_p2[22]),
        .I1(add_ln52_63_fu_553_p2[22]),
        .O(ram_reg_0_7_3_3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__0
       (.I0(add_ln52_66_fu_575_p2[22]),
        .I1(add_ln52_70_fu_582_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__1
       (.I0(add_ln52_73_fu_603_p2[22]),
        .I1(add_ln52_77_fu_610_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__2
       (.I0(add_ln52_80_fu_631_p2[22]),
        .I1(add_ln52_84_fu_638_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__3
       (.I0(add_ln52_87_fu_659_p2[22]),
        .I1(add_ln52_91_fu_666_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__4
       (.I0(add_ln52_94_fu_687_p2[22]),
        .I1(add_ln52_98_fu_694_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_4__5
       (.I0(add_ln52_101_fu_718_p2[22]),
        .I1(add_ln52_105_fu_729_p2[22]),
        .O(ram_reg_0_7_3_3_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5
       (.I0(add_ln52_59_fu_542_p2[21]),
        .I1(add_ln52_63_fu_553_p2[21]),
        .O(ram_reg_0_7_3_3_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__0
       (.I0(add_ln52_66_fu_575_p2[21]),
        .I1(add_ln52_70_fu_582_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__1
       (.I0(add_ln52_73_fu_603_p2[21]),
        .I1(add_ln52_77_fu_610_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__2
       (.I0(add_ln52_80_fu_631_p2[21]),
        .I1(add_ln52_84_fu_638_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__3
       (.I0(add_ln52_87_fu_659_p2[21]),
        .I1(add_ln52_91_fu_666_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__4
       (.I0(add_ln52_94_fu_687_p2[21]),
        .I1(add_ln52_98_fu_694_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_5__5
       (.I0(add_ln52_101_fu_718_p2[21]),
        .I1(add_ln52_105_fu_729_p2[21]),
        .O(ram_reg_0_7_3_3_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6
       (.I0(add_ln52_59_fu_542_p2[20]),
        .I1(add_ln52_63_fu_553_p2[20]),
        .O(ram_reg_0_7_3_3_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__0
       (.I0(add_ln52_66_fu_575_p2[20]),
        .I1(add_ln52_70_fu_582_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__1
       (.I0(add_ln52_73_fu_603_p2[20]),
        .I1(add_ln52_77_fu_610_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__2
       (.I0(add_ln52_80_fu_631_p2[20]),
        .I1(add_ln52_84_fu_638_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__3
       (.I0(add_ln52_87_fu_659_p2[20]),
        .I1(add_ln52_91_fu_666_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__4
       (.I0(add_ln52_94_fu_687_p2[20]),
        .I1(add_ln52_98_fu_694_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_6__5
       (.I0(add_ln52_101_fu_718_p2[20]),
        .I1(add_ln52_105_fu_729_p2[20]),
        .O(ram_reg_0_7_3_3_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7
       (.I0(add_ln52_59_fu_542_p2[19]),
        .I1(add_ln52_63_fu_553_p2[19]),
        .O(ram_reg_0_7_3_3_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__0
       (.I0(add_ln52_66_fu_575_p2[19]),
        .I1(add_ln52_70_fu_582_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__1
       (.I0(add_ln52_73_fu_603_p2[19]),
        .I1(add_ln52_77_fu_610_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__2
       (.I0(add_ln52_80_fu_631_p2[19]),
        .I1(add_ln52_84_fu_638_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__3
       (.I0(add_ln52_87_fu_659_p2[19]),
        .I1(add_ln52_91_fu_666_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__4
       (.I0(add_ln52_94_fu_687_p2[19]),
        .I1(add_ln52_98_fu_694_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_7__5
       (.I0(add_ln52_101_fu_718_p2[19]),
        .I1(add_ln52_105_fu_729_p2[19]),
        .O(ram_reg_0_7_3_3_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8
       (.I0(add_ln52_59_fu_542_p2[18]),
        .I1(add_ln52_63_fu_553_p2[18]),
        .O(ram_reg_0_7_3_3_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__0
       (.I0(add_ln52_66_fu_575_p2[18]),
        .I1(add_ln52_70_fu_582_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__1
       (.I0(add_ln52_73_fu_603_p2[18]),
        .I1(add_ln52_77_fu_610_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__2
       (.I0(add_ln52_80_fu_631_p2[18]),
        .I1(add_ln52_84_fu_638_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__3
       (.I0(add_ln52_87_fu_659_p2[18]),
        .I1(add_ln52_91_fu_666_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__4
       (.I0(add_ln52_94_fu_687_p2[18]),
        .I1(add_ln52_98_fu_694_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_8__5
       (.I0(add_ln52_101_fu_718_p2[18]),
        .I1(add_ln52_105_fu_729_p2[18]),
        .O(ram_reg_0_7_3_3_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9
       (.I0(add_ln52_59_fu_542_p2[17]),
        .I1(add_ln52_63_fu_553_p2[17]),
        .O(ram_reg_0_7_3_3_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__0
       (.I0(add_ln52_66_fu_575_p2[17]),
        .I1(add_ln52_70_fu_582_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__1
       (.I0(add_ln52_73_fu_603_p2[17]),
        .I1(add_ln52_77_fu_610_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__2
       (.I0(add_ln52_80_fu_631_p2[17]),
        .I1(add_ln52_84_fu_638_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__3
       (.I0(add_ln52_87_fu_659_p2[17]),
        .I1(add_ln52_91_fu_666_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__4
       (.I0(add_ln52_94_fu_687_p2[17]),
        .I1(add_ln52_98_fu_694_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_3_3_i_9__5
       (.I0(add_ln52_101_fu_718_p2[17]),
        .I1(add_ln52_105_fu_729_p2[17]),
        .O(ram_reg_0_7_3_3_i_9__5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1
   (ADDRBWRADDR,
    \output_offset_read_reg_1203_reg[2]_0 ,
    DCT_1D_out_buf_row_0_ce0,
    WEBWE,
    DINBDIN,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[6] ,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    p_i_29_0,
    p_i_57_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    p_i_9_0,
    ap_rst,
    grp_DCT_1D_1_fu_828_ap_start_reg,
    ap_clk,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    WEA,
    DCT_1D_out_buf_row_0_we1,
    Q,
    S,
    p_i_17_0,
    p_i_5_0,
    p_i_37_0,
    \output_offset_read_reg_1203_reg[2]_1 );
  output [1:0]ADDRBWRADDR;
  output [0:0]\output_offset_read_reg_1203_reg[2]_0 ;
  output DCT_1D_out_buf_row_0_ce0;
  output [0:0]WEBWE;
  output [15:0]DINBDIN;
  output [15:0]\ap_CS_fsm_reg[1] ;
  output [15:0]\ap_CS_fsm_reg[1]_0 ;
  output [15:0]\ap_CS_fsm_reg[1]_1 ;
  output [15:0]\ap_CS_fsm_reg[1]_2 ;
  output [15:0]\ap_CS_fsm_reg[1]_3 ;
  output [15:0]\ap_CS_fsm_reg[1]_4 ;
  output [15:0]\ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[6] ;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]p_i_29_0;
  input [15:0]p_i_57_0;
  input [15:0]DSP_ALU_INST_1;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]p_i_9_0;
  input ap_rst;
  input grp_DCT_1D_1_fu_828_ap_start_reg;
  input ap_clk;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [0:0]WEA;
  input DCT_1D_out_buf_row_0_we1;
  input [6:0]Q;
  input [0:0]S;
  input [0:0]p_i_17_0;
  input [0:0]p_i_5_0;
  input [0:0]p_i_37_0;
  input [1:0]\output_offset_read_reg_1203_reg[2]_1 ;

  wire [15:0]A;
  wire [1:0]ADDRBWRADDR;
  wire [17:0]A_0;
  wire [17:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_we1;
  wire DCT_mac_muladd_16cud_U18_n_0;
  wire DCT_mac_muladd_16cud_U18_n_1;
  wire DCT_mac_muladd_16cud_U18_n_10;
  wire DCT_mac_muladd_16cud_U18_n_11;
  wire DCT_mac_muladd_16cud_U18_n_12;
  wire DCT_mac_muladd_16cud_U18_n_13;
  wire DCT_mac_muladd_16cud_U18_n_14;
  wire DCT_mac_muladd_16cud_U18_n_15;
  wire DCT_mac_muladd_16cud_U18_n_16;
  wire DCT_mac_muladd_16cud_U18_n_17;
  wire DCT_mac_muladd_16cud_U18_n_18;
  wire DCT_mac_muladd_16cud_U18_n_19;
  wire DCT_mac_muladd_16cud_U18_n_2;
  wire DCT_mac_muladd_16cud_U18_n_20;
  wire DCT_mac_muladd_16cud_U18_n_21;
  wire DCT_mac_muladd_16cud_U18_n_22;
  wire DCT_mac_muladd_16cud_U18_n_23;
  wire DCT_mac_muladd_16cud_U18_n_24;
  wire DCT_mac_muladd_16cud_U18_n_25;
  wire DCT_mac_muladd_16cud_U18_n_26;
  wire DCT_mac_muladd_16cud_U18_n_27;
  wire DCT_mac_muladd_16cud_U18_n_28;
  wire DCT_mac_muladd_16cud_U18_n_29;
  wire DCT_mac_muladd_16cud_U18_n_3;
  wire DCT_mac_muladd_16cud_U18_n_30;
  wire DCT_mac_muladd_16cud_U18_n_31;
  wire DCT_mac_muladd_16cud_U18_n_32;
  wire DCT_mac_muladd_16cud_U18_n_33;
  wire DCT_mac_muladd_16cud_U18_n_34;
  wire DCT_mac_muladd_16cud_U18_n_35;
  wire DCT_mac_muladd_16cud_U18_n_36;
  wire DCT_mac_muladd_16cud_U18_n_37;
  wire DCT_mac_muladd_16cud_U18_n_38;
  wire DCT_mac_muladd_16cud_U18_n_39;
  wire DCT_mac_muladd_16cud_U18_n_4;
  wire DCT_mac_muladd_16cud_U18_n_40;
  wire DCT_mac_muladd_16cud_U18_n_41;
  wire DCT_mac_muladd_16cud_U18_n_42;
  wire DCT_mac_muladd_16cud_U18_n_43;
  wire DCT_mac_muladd_16cud_U18_n_44;
  wire DCT_mac_muladd_16cud_U18_n_45;
  wire DCT_mac_muladd_16cud_U18_n_46;
  wire DCT_mac_muladd_16cud_U18_n_47;
  wire DCT_mac_muladd_16cud_U18_n_48;
  wire DCT_mac_muladd_16cud_U18_n_49;
  wire DCT_mac_muladd_16cud_U18_n_5;
  wire DCT_mac_muladd_16cud_U18_n_50;
  wire DCT_mac_muladd_16cud_U18_n_51;
  wire DCT_mac_muladd_16cud_U18_n_52;
  wire DCT_mac_muladd_16cud_U18_n_53;
  wire DCT_mac_muladd_16cud_U18_n_54;
  wire DCT_mac_muladd_16cud_U18_n_55;
  wire DCT_mac_muladd_16cud_U18_n_6;
  wire DCT_mac_muladd_16cud_U18_n_7;
  wire DCT_mac_muladd_16cud_U18_n_8;
  wire DCT_mac_muladd_16cud_U18_n_9;
  wire DCT_mac_muladd_16cud_U38_n_0;
  wire DCT_mac_muladd_16cud_U38_n_1;
  wire DCT_mac_muladd_16cud_U38_n_10;
  wire DCT_mac_muladd_16cud_U38_n_11;
  wire DCT_mac_muladd_16cud_U38_n_12;
  wire DCT_mac_muladd_16cud_U38_n_13;
  wire DCT_mac_muladd_16cud_U38_n_14;
  wire DCT_mac_muladd_16cud_U38_n_15;
  wire DCT_mac_muladd_16cud_U38_n_16;
  wire DCT_mac_muladd_16cud_U38_n_17;
  wire DCT_mac_muladd_16cud_U38_n_18;
  wire DCT_mac_muladd_16cud_U38_n_19;
  wire DCT_mac_muladd_16cud_U38_n_2;
  wire DCT_mac_muladd_16cud_U38_n_20;
  wire DCT_mac_muladd_16cud_U38_n_21;
  wire DCT_mac_muladd_16cud_U38_n_22;
  wire DCT_mac_muladd_16cud_U38_n_23;
  wire DCT_mac_muladd_16cud_U38_n_24;
  wire DCT_mac_muladd_16cud_U38_n_25;
  wire DCT_mac_muladd_16cud_U38_n_26;
  wire DCT_mac_muladd_16cud_U38_n_27;
  wire DCT_mac_muladd_16cud_U38_n_28;
  wire DCT_mac_muladd_16cud_U38_n_29;
  wire DCT_mac_muladd_16cud_U38_n_3;
  wire DCT_mac_muladd_16cud_U38_n_30;
  wire DCT_mac_muladd_16cud_U38_n_31;
  wire DCT_mac_muladd_16cud_U38_n_32;
  wire DCT_mac_muladd_16cud_U38_n_33;
  wire DCT_mac_muladd_16cud_U38_n_34;
  wire DCT_mac_muladd_16cud_U38_n_35;
  wire DCT_mac_muladd_16cud_U38_n_36;
  wire DCT_mac_muladd_16cud_U38_n_37;
  wire DCT_mac_muladd_16cud_U38_n_38;
  wire DCT_mac_muladd_16cud_U38_n_39;
  wire DCT_mac_muladd_16cud_U38_n_4;
  wire DCT_mac_muladd_16cud_U38_n_40;
  wire DCT_mac_muladd_16cud_U38_n_41;
  wire DCT_mac_muladd_16cud_U38_n_42;
  wire DCT_mac_muladd_16cud_U38_n_43;
  wire DCT_mac_muladd_16cud_U38_n_44;
  wire DCT_mac_muladd_16cud_U38_n_45;
  wire DCT_mac_muladd_16cud_U38_n_46;
  wire DCT_mac_muladd_16cud_U38_n_47;
  wire DCT_mac_muladd_16cud_U38_n_48;
  wire DCT_mac_muladd_16cud_U38_n_49;
  wire DCT_mac_muladd_16cud_U38_n_5;
  wire DCT_mac_muladd_16cud_U38_n_50;
  wire DCT_mac_muladd_16cud_U38_n_51;
  wire DCT_mac_muladd_16cud_U38_n_52;
  wire DCT_mac_muladd_16cud_U38_n_53;
  wire DCT_mac_muladd_16cud_U38_n_54;
  wire DCT_mac_muladd_16cud_U38_n_55;
  wire DCT_mac_muladd_16cud_U38_n_56;
  wire DCT_mac_muladd_16cud_U38_n_6;
  wire DCT_mac_muladd_16cud_U38_n_7;
  wire DCT_mac_muladd_16cud_U38_n_8;
  wire DCT_mac_muladd_16cud_U38_n_9;
  wire DCT_mac_muladd_16cud_U42_n_0;
  wire DCT_mac_muladd_16cud_U42_n_1;
  wire DCT_mac_muladd_16cud_U42_n_10;
  wire DCT_mac_muladd_16cud_U42_n_11;
  wire DCT_mac_muladd_16cud_U42_n_12;
  wire DCT_mac_muladd_16cud_U42_n_13;
  wire DCT_mac_muladd_16cud_U42_n_14;
  wire DCT_mac_muladd_16cud_U42_n_15;
  wire DCT_mac_muladd_16cud_U42_n_16;
  wire DCT_mac_muladd_16cud_U42_n_17;
  wire DCT_mac_muladd_16cud_U42_n_18;
  wire DCT_mac_muladd_16cud_U42_n_19;
  wire DCT_mac_muladd_16cud_U42_n_2;
  wire DCT_mac_muladd_16cud_U42_n_20;
  wire DCT_mac_muladd_16cud_U42_n_21;
  wire DCT_mac_muladd_16cud_U42_n_22;
  wire DCT_mac_muladd_16cud_U42_n_23;
  wire DCT_mac_muladd_16cud_U42_n_24;
  wire DCT_mac_muladd_16cud_U42_n_25;
  wire DCT_mac_muladd_16cud_U42_n_26;
  wire DCT_mac_muladd_16cud_U42_n_27;
  wire DCT_mac_muladd_16cud_U42_n_28;
  wire DCT_mac_muladd_16cud_U42_n_29;
  wire DCT_mac_muladd_16cud_U42_n_3;
  wire DCT_mac_muladd_16cud_U42_n_30;
  wire DCT_mac_muladd_16cud_U42_n_31;
  wire DCT_mac_muladd_16cud_U42_n_32;
  wire DCT_mac_muladd_16cud_U42_n_33;
  wire DCT_mac_muladd_16cud_U42_n_34;
  wire DCT_mac_muladd_16cud_U42_n_35;
  wire DCT_mac_muladd_16cud_U42_n_36;
  wire DCT_mac_muladd_16cud_U42_n_37;
  wire DCT_mac_muladd_16cud_U42_n_38;
  wire DCT_mac_muladd_16cud_U42_n_39;
  wire DCT_mac_muladd_16cud_U42_n_4;
  wire DCT_mac_muladd_16cud_U42_n_40;
  wire DCT_mac_muladd_16cud_U42_n_41;
  wire DCT_mac_muladd_16cud_U42_n_42;
  wire DCT_mac_muladd_16cud_U42_n_43;
  wire DCT_mac_muladd_16cud_U42_n_44;
  wire DCT_mac_muladd_16cud_U42_n_45;
  wire DCT_mac_muladd_16cud_U42_n_46;
  wire DCT_mac_muladd_16cud_U42_n_47;
  wire DCT_mac_muladd_16cud_U42_n_48;
  wire DCT_mac_muladd_16cud_U42_n_49;
  wire DCT_mac_muladd_16cud_U42_n_5;
  wire DCT_mac_muladd_16cud_U42_n_50;
  wire DCT_mac_muladd_16cud_U42_n_51;
  wire DCT_mac_muladd_16cud_U42_n_52;
  wire DCT_mac_muladd_16cud_U42_n_53;
  wire DCT_mac_muladd_16cud_U42_n_54;
  wire DCT_mac_muladd_16cud_U42_n_55;
  wire DCT_mac_muladd_16cud_U42_n_56;
  wire DCT_mac_muladd_16cud_U42_n_6;
  wire DCT_mac_muladd_16cud_U42_n_7;
  wire DCT_mac_muladd_16cud_U42_n_8;
  wire DCT_mac_muladd_16cud_U42_n_9;
  wire DCT_mac_muladd_16cud_U46_n_0;
  wire DCT_mac_muladd_16cud_U46_n_1;
  wire DCT_mac_muladd_16cud_U46_n_10;
  wire DCT_mac_muladd_16cud_U46_n_11;
  wire DCT_mac_muladd_16cud_U46_n_12;
  wire DCT_mac_muladd_16cud_U46_n_13;
  wire DCT_mac_muladd_16cud_U46_n_14;
  wire DCT_mac_muladd_16cud_U46_n_15;
  wire DCT_mac_muladd_16cud_U46_n_16;
  wire DCT_mac_muladd_16cud_U46_n_17;
  wire DCT_mac_muladd_16cud_U46_n_18;
  wire DCT_mac_muladd_16cud_U46_n_19;
  wire DCT_mac_muladd_16cud_U46_n_2;
  wire DCT_mac_muladd_16cud_U46_n_20;
  wire DCT_mac_muladd_16cud_U46_n_21;
  wire DCT_mac_muladd_16cud_U46_n_22;
  wire DCT_mac_muladd_16cud_U46_n_23;
  wire DCT_mac_muladd_16cud_U46_n_24;
  wire DCT_mac_muladd_16cud_U46_n_25;
  wire DCT_mac_muladd_16cud_U46_n_26;
  wire DCT_mac_muladd_16cud_U46_n_27;
  wire DCT_mac_muladd_16cud_U46_n_28;
  wire DCT_mac_muladd_16cud_U46_n_29;
  wire DCT_mac_muladd_16cud_U46_n_3;
  wire DCT_mac_muladd_16cud_U46_n_30;
  wire DCT_mac_muladd_16cud_U46_n_31;
  wire DCT_mac_muladd_16cud_U46_n_32;
  wire DCT_mac_muladd_16cud_U46_n_33;
  wire DCT_mac_muladd_16cud_U46_n_34;
  wire DCT_mac_muladd_16cud_U46_n_35;
  wire DCT_mac_muladd_16cud_U46_n_36;
  wire DCT_mac_muladd_16cud_U46_n_37;
  wire DCT_mac_muladd_16cud_U46_n_38;
  wire DCT_mac_muladd_16cud_U46_n_39;
  wire DCT_mac_muladd_16cud_U46_n_4;
  wire DCT_mac_muladd_16cud_U46_n_40;
  wire DCT_mac_muladd_16cud_U46_n_41;
  wire DCT_mac_muladd_16cud_U46_n_42;
  wire DCT_mac_muladd_16cud_U46_n_43;
  wire DCT_mac_muladd_16cud_U46_n_44;
  wire DCT_mac_muladd_16cud_U46_n_45;
  wire DCT_mac_muladd_16cud_U46_n_46;
  wire DCT_mac_muladd_16cud_U46_n_47;
  wire DCT_mac_muladd_16cud_U46_n_48;
  wire DCT_mac_muladd_16cud_U46_n_49;
  wire DCT_mac_muladd_16cud_U46_n_5;
  wire DCT_mac_muladd_16cud_U46_n_50;
  wire DCT_mac_muladd_16cud_U46_n_51;
  wire DCT_mac_muladd_16cud_U46_n_52;
  wire DCT_mac_muladd_16cud_U46_n_53;
  wire DCT_mac_muladd_16cud_U46_n_54;
  wire DCT_mac_muladd_16cud_U46_n_55;
  wire DCT_mac_muladd_16cud_U46_n_56;
  wire DCT_mac_muladd_16cud_U46_n_6;
  wire DCT_mac_muladd_16cud_U46_n_7;
  wire DCT_mac_muladd_16cud_U46_n_8;
  wire DCT_mac_muladd_16cud_U46_n_9;
  wire DCT_mac_muladd_16cud_U50_n_0;
  wire DCT_mac_muladd_16cud_U50_n_1;
  wire DCT_mac_muladd_16cud_U50_n_10;
  wire DCT_mac_muladd_16cud_U50_n_11;
  wire DCT_mac_muladd_16cud_U50_n_12;
  wire DCT_mac_muladd_16cud_U50_n_13;
  wire DCT_mac_muladd_16cud_U50_n_14;
  wire DCT_mac_muladd_16cud_U50_n_15;
  wire DCT_mac_muladd_16cud_U50_n_16;
  wire DCT_mac_muladd_16cud_U50_n_17;
  wire DCT_mac_muladd_16cud_U50_n_18;
  wire DCT_mac_muladd_16cud_U50_n_19;
  wire DCT_mac_muladd_16cud_U50_n_2;
  wire DCT_mac_muladd_16cud_U50_n_20;
  wire DCT_mac_muladd_16cud_U50_n_21;
  wire DCT_mac_muladd_16cud_U50_n_22;
  wire DCT_mac_muladd_16cud_U50_n_23;
  wire DCT_mac_muladd_16cud_U50_n_24;
  wire DCT_mac_muladd_16cud_U50_n_25;
  wire DCT_mac_muladd_16cud_U50_n_26;
  wire DCT_mac_muladd_16cud_U50_n_27;
  wire DCT_mac_muladd_16cud_U50_n_28;
  wire DCT_mac_muladd_16cud_U50_n_29;
  wire DCT_mac_muladd_16cud_U50_n_3;
  wire DCT_mac_muladd_16cud_U50_n_30;
  wire DCT_mac_muladd_16cud_U50_n_31;
  wire DCT_mac_muladd_16cud_U50_n_32;
  wire DCT_mac_muladd_16cud_U50_n_33;
  wire DCT_mac_muladd_16cud_U50_n_34;
  wire DCT_mac_muladd_16cud_U50_n_35;
  wire DCT_mac_muladd_16cud_U50_n_36;
  wire DCT_mac_muladd_16cud_U50_n_37;
  wire DCT_mac_muladd_16cud_U50_n_38;
  wire DCT_mac_muladd_16cud_U50_n_39;
  wire DCT_mac_muladd_16cud_U50_n_4;
  wire DCT_mac_muladd_16cud_U50_n_40;
  wire DCT_mac_muladd_16cud_U50_n_41;
  wire DCT_mac_muladd_16cud_U50_n_42;
  wire DCT_mac_muladd_16cud_U50_n_43;
  wire DCT_mac_muladd_16cud_U50_n_44;
  wire DCT_mac_muladd_16cud_U50_n_45;
  wire DCT_mac_muladd_16cud_U50_n_46;
  wire DCT_mac_muladd_16cud_U50_n_47;
  wire DCT_mac_muladd_16cud_U50_n_48;
  wire DCT_mac_muladd_16cud_U50_n_49;
  wire DCT_mac_muladd_16cud_U50_n_5;
  wire DCT_mac_muladd_16cud_U50_n_50;
  wire DCT_mac_muladd_16cud_U50_n_51;
  wire DCT_mac_muladd_16cud_U50_n_52;
  wire DCT_mac_muladd_16cud_U50_n_53;
  wire DCT_mac_muladd_16cud_U50_n_54;
  wire DCT_mac_muladd_16cud_U50_n_55;
  wire DCT_mac_muladd_16cud_U50_n_56;
  wire DCT_mac_muladd_16cud_U50_n_6;
  wire DCT_mac_muladd_16cud_U50_n_7;
  wire DCT_mac_muladd_16cud_U50_n_8;
  wire DCT_mac_muladd_16cud_U50_n_9;
  wire DCT_mac_muladd_16cud_U68_n_0;
  wire DCT_mac_muladd_16cud_U68_n_1;
  wire DCT_mac_muladd_16cud_U68_n_10;
  wire DCT_mac_muladd_16cud_U68_n_11;
  wire DCT_mac_muladd_16cud_U68_n_12;
  wire DCT_mac_muladd_16cud_U68_n_13;
  wire DCT_mac_muladd_16cud_U68_n_14;
  wire DCT_mac_muladd_16cud_U68_n_15;
  wire DCT_mac_muladd_16cud_U68_n_16;
  wire DCT_mac_muladd_16cud_U68_n_17;
  wire DCT_mac_muladd_16cud_U68_n_18;
  wire DCT_mac_muladd_16cud_U68_n_19;
  wire DCT_mac_muladd_16cud_U68_n_2;
  wire DCT_mac_muladd_16cud_U68_n_20;
  wire DCT_mac_muladd_16cud_U68_n_21;
  wire DCT_mac_muladd_16cud_U68_n_22;
  wire DCT_mac_muladd_16cud_U68_n_23;
  wire DCT_mac_muladd_16cud_U68_n_24;
  wire DCT_mac_muladd_16cud_U68_n_25;
  wire DCT_mac_muladd_16cud_U68_n_26;
  wire DCT_mac_muladd_16cud_U68_n_27;
  wire DCT_mac_muladd_16cud_U68_n_28;
  wire DCT_mac_muladd_16cud_U68_n_29;
  wire DCT_mac_muladd_16cud_U68_n_3;
  wire DCT_mac_muladd_16cud_U68_n_4;
  wire DCT_mac_muladd_16cud_U68_n_5;
  wire DCT_mac_muladd_16cud_U68_n_6;
  wire DCT_mac_muladd_16cud_U68_n_7;
  wire DCT_mac_muladd_16cud_U68_n_8;
  wire DCT_mac_muladd_16cud_U68_n_9;
  wire DCT_mac_muladd_16cud_U70_n_0;
  wire DCT_mac_muladd_16cud_U70_n_1;
  wire DCT_mac_muladd_16cud_U70_n_10;
  wire DCT_mac_muladd_16cud_U70_n_11;
  wire DCT_mac_muladd_16cud_U70_n_12;
  wire DCT_mac_muladd_16cud_U70_n_13;
  wire DCT_mac_muladd_16cud_U70_n_14;
  wire DCT_mac_muladd_16cud_U70_n_15;
  wire DCT_mac_muladd_16cud_U70_n_16;
  wire DCT_mac_muladd_16cud_U70_n_17;
  wire DCT_mac_muladd_16cud_U70_n_18;
  wire DCT_mac_muladd_16cud_U70_n_19;
  wire DCT_mac_muladd_16cud_U70_n_2;
  wire DCT_mac_muladd_16cud_U70_n_20;
  wire DCT_mac_muladd_16cud_U70_n_21;
  wire DCT_mac_muladd_16cud_U70_n_22;
  wire DCT_mac_muladd_16cud_U70_n_23;
  wire DCT_mac_muladd_16cud_U70_n_24;
  wire DCT_mac_muladd_16cud_U70_n_25;
  wire DCT_mac_muladd_16cud_U70_n_26;
  wire DCT_mac_muladd_16cud_U70_n_27;
  wire DCT_mac_muladd_16cud_U70_n_28;
  wire DCT_mac_muladd_16cud_U70_n_29;
  wire DCT_mac_muladd_16cud_U70_n_3;
  wire DCT_mac_muladd_16cud_U70_n_30;
  wire DCT_mac_muladd_16cud_U70_n_31;
  wire DCT_mac_muladd_16cud_U70_n_32;
  wire DCT_mac_muladd_16cud_U70_n_33;
  wire DCT_mac_muladd_16cud_U70_n_34;
  wire DCT_mac_muladd_16cud_U70_n_35;
  wire DCT_mac_muladd_16cud_U70_n_36;
  wire DCT_mac_muladd_16cud_U70_n_37;
  wire DCT_mac_muladd_16cud_U70_n_38;
  wire DCT_mac_muladd_16cud_U70_n_39;
  wire DCT_mac_muladd_16cud_U70_n_4;
  wire DCT_mac_muladd_16cud_U70_n_40;
  wire DCT_mac_muladd_16cud_U70_n_41;
  wire DCT_mac_muladd_16cud_U70_n_42;
  wire DCT_mac_muladd_16cud_U70_n_43;
  wire DCT_mac_muladd_16cud_U70_n_44;
  wire DCT_mac_muladd_16cud_U70_n_45;
  wire DCT_mac_muladd_16cud_U70_n_46;
  wire DCT_mac_muladd_16cud_U70_n_47;
  wire DCT_mac_muladd_16cud_U70_n_48;
  wire DCT_mac_muladd_16cud_U70_n_49;
  wire DCT_mac_muladd_16cud_U70_n_5;
  wire DCT_mac_muladd_16cud_U70_n_50;
  wire DCT_mac_muladd_16cud_U70_n_51;
  wire DCT_mac_muladd_16cud_U70_n_52;
  wire DCT_mac_muladd_16cud_U70_n_53;
  wire DCT_mac_muladd_16cud_U70_n_54;
  wire DCT_mac_muladd_16cud_U70_n_55;
  wire DCT_mac_muladd_16cud_U70_n_6;
  wire DCT_mac_muladd_16cud_U70_n_7;
  wire DCT_mac_muladd_16cud_U70_n_8;
  wire DCT_mac_muladd_16cud_U70_n_9;
  wire DCT_mac_muladd_16fYi_U21_n_0;
  wire DCT_mac_muladd_16fYi_U21_n_1;
  wire DCT_mac_muladd_16fYi_U21_n_10;
  wire DCT_mac_muladd_16fYi_U21_n_11;
  wire DCT_mac_muladd_16fYi_U21_n_12;
  wire DCT_mac_muladd_16fYi_U21_n_13;
  wire DCT_mac_muladd_16fYi_U21_n_14;
  wire DCT_mac_muladd_16fYi_U21_n_15;
  wire DCT_mac_muladd_16fYi_U21_n_16;
  wire DCT_mac_muladd_16fYi_U21_n_17;
  wire DCT_mac_muladd_16fYi_U21_n_18;
  wire DCT_mac_muladd_16fYi_U21_n_19;
  wire DCT_mac_muladd_16fYi_U21_n_2;
  wire DCT_mac_muladd_16fYi_U21_n_20;
  wire DCT_mac_muladd_16fYi_U21_n_21;
  wire DCT_mac_muladd_16fYi_U21_n_22;
  wire DCT_mac_muladd_16fYi_U21_n_23;
  wire DCT_mac_muladd_16fYi_U21_n_24;
  wire DCT_mac_muladd_16fYi_U21_n_25;
  wire DCT_mac_muladd_16fYi_U21_n_26;
  wire DCT_mac_muladd_16fYi_U21_n_27;
  wire DCT_mac_muladd_16fYi_U21_n_28;
  wire DCT_mac_muladd_16fYi_U21_n_29;
  wire DCT_mac_muladd_16fYi_U21_n_3;
  wire DCT_mac_muladd_16fYi_U21_n_4;
  wire DCT_mac_muladd_16fYi_U21_n_5;
  wire DCT_mac_muladd_16fYi_U21_n_6;
  wire DCT_mac_muladd_16fYi_U21_n_7;
  wire DCT_mac_muladd_16fYi_U21_n_8;
  wire DCT_mac_muladd_16fYi_U21_n_9;
  wire DCT_mac_muladd_16fYi_U66_n_0;
  wire DCT_mac_muladd_16fYi_U66_n_1;
  wire DCT_mac_muladd_16fYi_U66_n_10;
  wire DCT_mac_muladd_16fYi_U66_n_11;
  wire DCT_mac_muladd_16fYi_U66_n_12;
  wire DCT_mac_muladd_16fYi_U66_n_13;
  wire DCT_mac_muladd_16fYi_U66_n_14;
  wire DCT_mac_muladd_16fYi_U66_n_15;
  wire DCT_mac_muladd_16fYi_U66_n_16;
  wire DCT_mac_muladd_16fYi_U66_n_17;
  wire DCT_mac_muladd_16fYi_U66_n_18;
  wire DCT_mac_muladd_16fYi_U66_n_19;
  wire DCT_mac_muladd_16fYi_U66_n_2;
  wire DCT_mac_muladd_16fYi_U66_n_20;
  wire DCT_mac_muladd_16fYi_U66_n_21;
  wire DCT_mac_muladd_16fYi_U66_n_22;
  wire DCT_mac_muladd_16fYi_U66_n_23;
  wire DCT_mac_muladd_16fYi_U66_n_24;
  wire DCT_mac_muladd_16fYi_U66_n_25;
  wire DCT_mac_muladd_16fYi_U66_n_26;
  wire DCT_mac_muladd_16fYi_U66_n_27;
  wire DCT_mac_muladd_16fYi_U66_n_28;
  wire DCT_mac_muladd_16fYi_U66_n_29;
  wire DCT_mac_muladd_16fYi_U66_n_3;
  wire DCT_mac_muladd_16fYi_U66_n_30;
  wire DCT_mac_muladd_16fYi_U66_n_31;
  wire DCT_mac_muladd_16fYi_U66_n_32;
  wire DCT_mac_muladd_16fYi_U66_n_33;
  wire DCT_mac_muladd_16fYi_U66_n_34;
  wire DCT_mac_muladd_16fYi_U66_n_35;
  wire DCT_mac_muladd_16fYi_U66_n_36;
  wire DCT_mac_muladd_16fYi_U66_n_37;
  wire DCT_mac_muladd_16fYi_U66_n_38;
  wire DCT_mac_muladd_16fYi_U66_n_39;
  wire DCT_mac_muladd_16fYi_U66_n_4;
  wire DCT_mac_muladd_16fYi_U66_n_40;
  wire DCT_mac_muladd_16fYi_U66_n_41;
  wire DCT_mac_muladd_16fYi_U66_n_42;
  wire DCT_mac_muladd_16fYi_U66_n_43;
  wire DCT_mac_muladd_16fYi_U66_n_44;
  wire DCT_mac_muladd_16fYi_U66_n_45;
  wire DCT_mac_muladd_16fYi_U66_n_46;
  wire DCT_mac_muladd_16fYi_U66_n_47;
  wire DCT_mac_muladd_16fYi_U66_n_48;
  wire DCT_mac_muladd_16fYi_U66_n_49;
  wire DCT_mac_muladd_16fYi_U66_n_5;
  wire DCT_mac_muladd_16fYi_U66_n_50;
  wire DCT_mac_muladd_16fYi_U66_n_51;
  wire DCT_mac_muladd_16fYi_U66_n_52;
  wire DCT_mac_muladd_16fYi_U66_n_53;
  wire DCT_mac_muladd_16fYi_U66_n_54;
  wire DCT_mac_muladd_16fYi_U66_n_6;
  wire DCT_mac_muladd_16fYi_U66_n_7;
  wire DCT_mac_muladd_16fYi_U66_n_8;
  wire DCT_mac_muladd_16fYi_U66_n_9;
  wire DCT_mac_muladd_16g8j_U22_n_0;
  wire DCT_mac_muladd_16g8j_U22_n_1;
  wire DCT_mac_muladd_16g8j_U22_n_10;
  wire DCT_mac_muladd_16g8j_U22_n_11;
  wire DCT_mac_muladd_16g8j_U22_n_12;
  wire DCT_mac_muladd_16g8j_U22_n_13;
  wire DCT_mac_muladd_16g8j_U22_n_14;
  wire DCT_mac_muladd_16g8j_U22_n_15;
  wire DCT_mac_muladd_16g8j_U22_n_16;
  wire DCT_mac_muladd_16g8j_U22_n_17;
  wire DCT_mac_muladd_16g8j_U22_n_18;
  wire DCT_mac_muladd_16g8j_U22_n_19;
  wire DCT_mac_muladd_16g8j_U22_n_2;
  wire DCT_mac_muladd_16g8j_U22_n_20;
  wire DCT_mac_muladd_16g8j_U22_n_21;
  wire DCT_mac_muladd_16g8j_U22_n_22;
  wire DCT_mac_muladd_16g8j_U22_n_23;
  wire DCT_mac_muladd_16g8j_U22_n_24;
  wire DCT_mac_muladd_16g8j_U22_n_25;
  wire DCT_mac_muladd_16g8j_U22_n_26;
  wire DCT_mac_muladd_16g8j_U22_n_27;
  wire DCT_mac_muladd_16g8j_U22_n_28;
  wire DCT_mac_muladd_16g8j_U22_n_29;
  wire DCT_mac_muladd_16g8j_U22_n_3;
  wire DCT_mac_muladd_16g8j_U22_n_30;
  wire DCT_mac_muladd_16g8j_U22_n_31;
  wire DCT_mac_muladd_16g8j_U22_n_32;
  wire DCT_mac_muladd_16g8j_U22_n_33;
  wire DCT_mac_muladd_16g8j_U22_n_34;
  wire DCT_mac_muladd_16g8j_U22_n_35;
  wire DCT_mac_muladd_16g8j_U22_n_36;
  wire DCT_mac_muladd_16g8j_U22_n_37;
  wire DCT_mac_muladd_16g8j_U22_n_38;
  wire DCT_mac_muladd_16g8j_U22_n_39;
  wire DCT_mac_muladd_16g8j_U22_n_4;
  wire DCT_mac_muladd_16g8j_U22_n_40;
  wire DCT_mac_muladd_16g8j_U22_n_41;
  wire DCT_mac_muladd_16g8j_U22_n_42;
  wire DCT_mac_muladd_16g8j_U22_n_43;
  wire DCT_mac_muladd_16g8j_U22_n_44;
  wire DCT_mac_muladd_16g8j_U22_n_45;
  wire DCT_mac_muladd_16g8j_U22_n_46;
  wire DCT_mac_muladd_16g8j_U22_n_47;
  wire DCT_mac_muladd_16g8j_U22_n_48;
  wire DCT_mac_muladd_16g8j_U22_n_49;
  wire DCT_mac_muladd_16g8j_U22_n_5;
  wire DCT_mac_muladd_16g8j_U22_n_50;
  wire DCT_mac_muladd_16g8j_U22_n_51;
  wire DCT_mac_muladd_16g8j_U22_n_52;
  wire DCT_mac_muladd_16g8j_U22_n_53;
  wire DCT_mac_muladd_16g8j_U22_n_54;
  wire DCT_mac_muladd_16g8j_U22_n_6;
  wire DCT_mac_muladd_16g8j_U22_n_7;
  wire DCT_mac_muladd_16g8j_U22_n_8;
  wire DCT_mac_muladd_16g8j_U22_n_9;
  wire [26:0]\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 ;
  wire DCT_mac_muladd_16ibs_U24_n_27;
  wire DCT_mac_muladd_16ibs_U24_n_28;
  wire DCT_mac_muladd_16ibs_U24_n_29;
  wire DCT_mac_muladd_16ibs_U48_n_28;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ;
  wire [27:0]\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ;
  wire DCT_mac_muladd_16kbM_U27_n_0;
  wire DCT_mac_muladd_16kbM_U27_n_1;
  wire DCT_mac_muladd_16kbM_U27_n_10;
  wire DCT_mac_muladd_16kbM_U27_n_11;
  wire DCT_mac_muladd_16kbM_U27_n_12;
  wire DCT_mac_muladd_16kbM_U27_n_13;
  wire DCT_mac_muladd_16kbM_U27_n_14;
  wire DCT_mac_muladd_16kbM_U27_n_15;
  wire DCT_mac_muladd_16kbM_U27_n_16;
  wire DCT_mac_muladd_16kbM_U27_n_17;
  wire DCT_mac_muladd_16kbM_U27_n_18;
  wire DCT_mac_muladd_16kbM_U27_n_19;
  wire DCT_mac_muladd_16kbM_U27_n_2;
  wire DCT_mac_muladd_16kbM_U27_n_20;
  wire DCT_mac_muladd_16kbM_U27_n_21;
  wire DCT_mac_muladd_16kbM_U27_n_22;
  wire DCT_mac_muladd_16kbM_U27_n_23;
  wire DCT_mac_muladd_16kbM_U27_n_24;
  wire DCT_mac_muladd_16kbM_U27_n_25;
  wire DCT_mac_muladd_16kbM_U27_n_26;
  wire DCT_mac_muladd_16kbM_U27_n_27;
  wire DCT_mac_muladd_16kbM_U27_n_28;
  wire DCT_mac_muladd_16kbM_U27_n_29;
  wire DCT_mac_muladd_16kbM_U27_n_3;
  wire DCT_mac_muladd_16kbM_U27_n_30;
  wire DCT_mac_muladd_16kbM_U27_n_31;
  wire DCT_mac_muladd_16kbM_U27_n_32;
  wire DCT_mac_muladd_16kbM_U27_n_33;
  wire DCT_mac_muladd_16kbM_U27_n_34;
  wire DCT_mac_muladd_16kbM_U27_n_35;
  wire DCT_mac_muladd_16kbM_U27_n_36;
  wire DCT_mac_muladd_16kbM_U27_n_37;
  wire DCT_mac_muladd_16kbM_U27_n_38;
  wire DCT_mac_muladd_16kbM_U27_n_39;
  wire DCT_mac_muladd_16kbM_U27_n_4;
  wire DCT_mac_muladd_16kbM_U27_n_40;
  wire DCT_mac_muladd_16kbM_U27_n_41;
  wire DCT_mac_muladd_16kbM_U27_n_42;
  wire DCT_mac_muladd_16kbM_U27_n_43;
  wire DCT_mac_muladd_16kbM_U27_n_44;
  wire DCT_mac_muladd_16kbM_U27_n_45;
  wire DCT_mac_muladd_16kbM_U27_n_46;
  wire DCT_mac_muladd_16kbM_U27_n_47;
  wire DCT_mac_muladd_16kbM_U27_n_48;
  wire DCT_mac_muladd_16kbM_U27_n_49;
  wire DCT_mac_muladd_16kbM_U27_n_5;
  wire DCT_mac_muladd_16kbM_U27_n_50;
  wire DCT_mac_muladd_16kbM_U27_n_51;
  wire DCT_mac_muladd_16kbM_U27_n_52;
  wire DCT_mac_muladd_16kbM_U27_n_53;
  wire DCT_mac_muladd_16kbM_U27_n_54;
  wire DCT_mac_muladd_16kbM_U27_n_55;
  wire DCT_mac_muladd_16kbM_U27_n_56;
  wire DCT_mac_muladd_16kbM_U27_n_6;
  wire DCT_mac_muladd_16kbM_U27_n_7;
  wire DCT_mac_muladd_16kbM_U27_n_8;
  wire DCT_mac_muladd_16kbM_U27_n_9;
  wire DCT_mac_muladd_16kbM_U58_n_0;
  wire DCT_mac_muladd_16kbM_U58_n_1;
  wire DCT_mac_muladd_16kbM_U58_n_10;
  wire DCT_mac_muladd_16kbM_U58_n_11;
  wire DCT_mac_muladd_16kbM_U58_n_12;
  wire DCT_mac_muladd_16kbM_U58_n_13;
  wire DCT_mac_muladd_16kbM_U58_n_14;
  wire DCT_mac_muladd_16kbM_U58_n_15;
  wire DCT_mac_muladd_16kbM_U58_n_16;
  wire DCT_mac_muladd_16kbM_U58_n_17;
  wire DCT_mac_muladd_16kbM_U58_n_18;
  wire DCT_mac_muladd_16kbM_U58_n_19;
  wire DCT_mac_muladd_16kbM_U58_n_2;
  wire DCT_mac_muladd_16kbM_U58_n_20;
  wire DCT_mac_muladd_16kbM_U58_n_21;
  wire DCT_mac_muladd_16kbM_U58_n_22;
  wire DCT_mac_muladd_16kbM_U58_n_23;
  wire DCT_mac_muladd_16kbM_U58_n_24;
  wire DCT_mac_muladd_16kbM_U58_n_25;
  wire DCT_mac_muladd_16kbM_U58_n_26;
  wire DCT_mac_muladd_16kbM_U58_n_27;
  wire DCT_mac_muladd_16kbM_U58_n_28;
  wire DCT_mac_muladd_16kbM_U58_n_29;
  wire DCT_mac_muladd_16kbM_U58_n_3;
  wire DCT_mac_muladd_16kbM_U58_n_30;
  wire DCT_mac_muladd_16kbM_U58_n_31;
  wire DCT_mac_muladd_16kbM_U58_n_32;
  wire DCT_mac_muladd_16kbM_U58_n_33;
  wire DCT_mac_muladd_16kbM_U58_n_34;
  wire DCT_mac_muladd_16kbM_U58_n_35;
  wire DCT_mac_muladd_16kbM_U58_n_36;
  wire DCT_mac_muladd_16kbM_U58_n_37;
  wire DCT_mac_muladd_16kbM_U58_n_38;
  wire DCT_mac_muladd_16kbM_U58_n_39;
  wire DCT_mac_muladd_16kbM_U58_n_4;
  wire DCT_mac_muladd_16kbM_U58_n_40;
  wire DCT_mac_muladd_16kbM_U58_n_41;
  wire DCT_mac_muladd_16kbM_U58_n_42;
  wire DCT_mac_muladd_16kbM_U58_n_43;
  wire DCT_mac_muladd_16kbM_U58_n_44;
  wire DCT_mac_muladd_16kbM_U58_n_45;
  wire DCT_mac_muladd_16kbM_U58_n_46;
  wire DCT_mac_muladd_16kbM_U58_n_47;
  wire DCT_mac_muladd_16kbM_U58_n_48;
  wire DCT_mac_muladd_16kbM_U58_n_49;
  wire DCT_mac_muladd_16kbM_U58_n_5;
  wire DCT_mac_muladd_16kbM_U58_n_50;
  wire DCT_mac_muladd_16kbM_U58_n_51;
  wire DCT_mac_muladd_16kbM_U58_n_52;
  wire DCT_mac_muladd_16kbM_U58_n_53;
  wire DCT_mac_muladd_16kbM_U58_n_54;
  wire DCT_mac_muladd_16kbM_U58_n_55;
  wire DCT_mac_muladd_16kbM_U58_n_56;
  wire DCT_mac_muladd_16kbM_U58_n_6;
  wire DCT_mac_muladd_16kbM_U58_n_7;
  wire DCT_mac_muladd_16kbM_U58_n_8;
  wire DCT_mac_muladd_16kbM_U58_n_9;
  wire DCT_mac_muladd_16lbW_U28_n_0;
  wire DCT_mac_muladd_16lbW_U28_n_1;
  wire DCT_mac_muladd_16lbW_U28_n_10;
  wire DCT_mac_muladd_16lbW_U28_n_11;
  wire DCT_mac_muladd_16lbW_U28_n_12;
  wire DCT_mac_muladd_16lbW_U28_n_13;
  wire DCT_mac_muladd_16lbW_U28_n_14;
  wire DCT_mac_muladd_16lbW_U28_n_15;
  wire DCT_mac_muladd_16lbW_U28_n_16;
  wire DCT_mac_muladd_16lbW_U28_n_17;
  wire DCT_mac_muladd_16lbW_U28_n_18;
  wire DCT_mac_muladd_16lbW_U28_n_19;
  wire DCT_mac_muladd_16lbW_U28_n_2;
  wire DCT_mac_muladd_16lbW_U28_n_20;
  wire DCT_mac_muladd_16lbW_U28_n_21;
  wire DCT_mac_muladd_16lbW_U28_n_22;
  wire DCT_mac_muladd_16lbW_U28_n_23;
  wire DCT_mac_muladd_16lbW_U28_n_24;
  wire DCT_mac_muladd_16lbW_U28_n_25;
  wire DCT_mac_muladd_16lbW_U28_n_26;
  wire DCT_mac_muladd_16lbW_U28_n_27;
  wire DCT_mac_muladd_16lbW_U28_n_28;
  wire DCT_mac_muladd_16lbW_U28_n_3;
  wire DCT_mac_muladd_16lbW_U28_n_4;
  wire DCT_mac_muladd_16lbW_U28_n_5;
  wire DCT_mac_muladd_16lbW_U28_n_6;
  wire DCT_mac_muladd_16lbW_U28_n_7;
  wire DCT_mac_muladd_16lbW_U28_n_8;
  wire DCT_mac_muladd_16lbW_U28_n_9;
  wire DCT_mac_muladd_16lbW_U31_n_0;
  wire DCT_mac_muladd_16lbW_U31_n_1;
  wire DCT_mac_muladd_16lbW_U31_n_10;
  wire DCT_mac_muladd_16lbW_U31_n_11;
  wire DCT_mac_muladd_16lbW_U31_n_12;
  wire DCT_mac_muladd_16lbW_U31_n_13;
  wire DCT_mac_muladd_16lbW_U31_n_14;
  wire DCT_mac_muladd_16lbW_U31_n_15;
  wire DCT_mac_muladd_16lbW_U31_n_16;
  wire DCT_mac_muladd_16lbW_U31_n_17;
  wire DCT_mac_muladd_16lbW_U31_n_18;
  wire DCT_mac_muladd_16lbW_U31_n_19;
  wire DCT_mac_muladd_16lbW_U31_n_2;
  wire DCT_mac_muladd_16lbW_U31_n_20;
  wire DCT_mac_muladd_16lbW_U31_n_21;
  wire DCT_mac_muladd_16lbW_U31_n_22;
  wire DCT_mac_muladd_16lbW_U31_n_23;
  wire DCT_mac_muladd_16lbW_U31_n_24;
  wire DCT_mac_muladd_16lbW_U31_n_25;
  wire DCT_mac_muladd_16lbW_U31_n_26;
  wire DCT_mac_muladd_16lbW_U31_n_27;
  wire DCT_mac_muladd_16lbW_U31_n_28;
  wire DCT_mac_muladd_16lbW_U31_n_29;
  wire DCT_mac_muladd_16lbW_U31_n_3;
  wire DCT_mac_muladd_16lbW_U31_n_30;
  wire DCT_mac_muladd_16lbW_U31_n_31;
  wire DCT_mac_muladd_16lbW_U31_n_32;
  wire DCT_mac_muladd_16lbW_U31_n_33;
  wire DCT_mac_muladd_16lbW_U31_n_34;
  wire DCT_mac_muladd_16lbW_U31_n_35;
  wire DCT_mac_muladd_16lbW_U31_n_36;
  wire DCT_mac_muladd_16lbW_U31_n_37;
  wire DCT_mac_muladd_16lbW_U31_n_38;
  wire DCT_mac_muladd_16lbW_U31_n_39;
  wire DCT_mac_muladd_16lbW_U31_n_4;
  wire DCT_mac_muladd_16lbW_U31_n_40;
  wire DCT_mac_muladd_16lbW_U31_n_41;
  wire DCT_mac_muladd_16lbW_U31_n_42;
  wire DCT_mac_muladd_16lbW_U31_n_43;
  wire DCT_mac_muladd_16lbW_U31_n_44;
  wire DCT_mac_muladd_16lbW_U31_n_45;
  wire DCT_mac_muladd_16lbW_U31_n_46;
  wire DCT_mac_muladd_16lbW_U31_n_47;
  wire DCT_mac_muladd_16lbW_U31_n_48;
  wire DCT_mac_muladd_16lbW_U31_n_49;
  wire DCT_mac_muladd_16lbW_U31_n_5;
  wire DCT_mac_muladd_16lbW_U31_n_50;
  wire DCT_mac_muladd_16lbW_U31_n_51;
  wire DCT_mac_muladd_16lbW_U31_n_52;
  wire DCT_mac_muladd_16lbW_U31_n_53;
  wire DCT_mac_muladd_16lbW_U31_n_54;
  wire DCT_mac_muladd_16lbW_U31_n_55;
  wire DCT_mac_muladd_16lbW_U31_n_56;
  wire DCT_mac_muladd_16lbW_U31_n_6;
  wire DCT_mac_muladd_16lbW_U31_n_7;
  wire DCT_mac_muladd_16lbW_U31_n_8;
  wire DCT_mac_muladd_16lbW_U31_n_9;
  wire DCT_mac_muladd_16lbW_U61_n_0;
  wire DCT_mac_muladd_16lbW_U61_n_1;
  wire DCT_mac_muladd_16lbW_U61_n_10;
  wire DCT_mac_muladd_16lbW_U61_n_11;
  wire DCT_mac_muladd_16lbW_U61_n_12;
  wire DCT_mac_muladd_16lbW_U61_n_13;
  wire DCT_mac_muladd_16lbW_U61_n_14;
  wire DCT_mac_muladd_16lbW_U61_n_15;
  wire DCT_mac_muladd_16lbW_U61_n_16;
  wire DCT_mac_muladd_16lbW_U61_n_17;
  wire DCT_mac_muladd_16lbW_U61_n_18;
  wire DCT_mac_muladd_16lbW_U61_n_19;
  wire DCT_mac_muladd_16lbW_U61_n_2;
  wire DCT_mac_muladd_16lbW_U61_n_20;
  wire DCT_mac_muladd_16lbW_U61_n_21;
  wire DCT_mac_muladd_16lbW_U61_n_22;
  wire DCT_mac_muladd_16lbW_U61_n_23;
  wire DCT_mac_muladd_16lbW_U61_n_24;
  wire DCT_mac_muladd_16lbW_U61_n_25;
  wire DCT_mac_muladd_16lbW_U61_n_26;
  wire DCT_mac_muladd_16lbW_U61_n_27;
  wire DCT_mac_muladd_16lbW_U61_n_28;
  wire DCT_mac_muladd_16lbW_U61_n_3;
  wire DCT_mac_muladd_16lbW_U61_n_4;
  wire DCT_mac_muladd_16lbW_U61_n_5;
  wire DCT_mac_muladd_16lbW_U61_n_6;
  wire DCT_mac_muladd_16lbW_U61_n_7;
  wire DCT_mac_muladd_16lbW_U61_n_8;
  wire DCT_mac_muladd_16lbW_U61_n_9;
  wire DCT_mac_muladd_16lbW_U62_n_0;
  wire DCT_mac_muladd_16lbW_U62_n_1;
  wire DCT_mac_muladd_16lbW_U62_n_10;
  wire DCT_mac_muladd_16lbW_U62_n_11;
  wire DCT_mac_muladd_16lbW_U62_n_12;
  wire DCT_mac_muladd_16lbW_U62_n_13;
  wire DCT_mac_muladd_16lbW_U62_n_14;
  wire DCT_mac_muladd_16lbW_U62_n_15;
  wire DCT_mac_muladd_16lbW_U62_n_16;
  wire DCT_mac_muladd_16lbW_U62_n_17;
  wire DCT_mac_muladd_16lbW_U62_n_18;
  wire DCT_mac_muladd_16lbW_U62_n_19;
  wire DCT_mac_muladd_16lbW_U62_n_2;
  wire DCT_mac_muladd_16lbW_U62_n_20;
  wire DCT_mac_muladd_16lbW_U62_n_21;
  wire DCT_mac_muladd_16lbW_U62_n_22;
  wire DCT_mac_muladd_16lbW_U62_n_23;
  wire DCT_mac_muladd_16lbW_U62_n_24;
  wire DCT_mac_muladd_16lbW_U62_n_25;
  wire DCT_mac_muladd_16lbW_U62_n_26;
  wire DCT_mac_muladd_16lbW_U62_n_27;
  wire DCT_mac_muladd_16lbW_U62_n_28;
  wire DCT_mac_muladd_16lbW_U62_n_29;
  wire DCT_mac_muladd_16lbW_U62_n_3;
  wire DCT_mac_muladd_16lbW_U62_n_30;
  wire DCT_mac_muladd_16lbW_U62_n_31;
  wire DCT_mac_muladd_16lbW_U62_n_32;
  wire DCT_mac_muladd_16lbW_U62_n_33;
  wire DCT_mac_muladd_16lbW_U62_n_34;
  wire DCT_mac_muladd_16lbW_U62_n_35;
  wire DCT_mac_muladd_16lbW_U62_n_36;
  wire DCT_mac_muladd_16lbW_U62_n_37;
  wire DCT_mac_muladd_16lbW_U62_n_38;
  wire DCT_mac_muladd_16lbW_U62_n_39;
  wire DCT_mac_muladd_16lbW_U62_n_4;
  wire DCT_mac_muladd_16lbW_U62_n_40;
  wire DCT_mac_muladd_16lbW_U62_n_41;
  wire DCT_mac_muladd_16lbW_U62_n_42;
  wire DCT_mac_muladd_16lbW_U62_n_43;
  wire DCT_mac_muladd_16lbW_U62_n_44;
  wire DCT_mac_muladd_16lbW_U62_n_45;
  wire DCT_mac_muladd_16lbW_U62_n_46;
  wire DCT_mac_muladd_16lbW_U62_n_47;
  wire DCT_mac_muladd_16lbW_U62_n_48;
  wire DCT_mac_muladd_16lbW_U62_n_49;
  wire DCT_mac_muladd_16lbW_U62_n_5;
  wire DCT_mac_muladd_16lbW_U62_n_50;
  wire DCT_mac_muladd_16lbW_U62_n_51;
  wire DCT_mac_muladd_16lbW_U62_n_52;
  wire DCT_mac_muladd_16lbW_U62_n_53;
  wire DCT_mac_muladd_16lbW_U62_n_54;
  wire DCT_mac_muladd_16lbW_U62_n_55;
  wire DCT_mac_muladd_16lbW_U62_n_56;
  wire DCT_mac_muladd_16lbW_U62_n_6;
  wire DCT_mac_muladd_16lbW_U62_n_7;
  wire DCT_mac_muladd_16lbW_U62_n_8;
  wire DCT_mac_muladd_16lbW_U62_n_9;
  wire [27:0]\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 ;
  wire DCT_mac_muladd_16ncg_U32_n_28;
  wire [27:0]\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ;
  wire DCT_mac_muladd_16pcA_U35_n_0;
  wire DCT_mac_muladd_16pcA_U35_n_1;
  wire DCT_mac_muladd_16pcA_U35_n_10;
  wire DCT_mac_muladd_16pcA_U35_n_11;
  wire DCT_mac_muladd_16pcA_U35_n_12;
  wire DCT_mac_muladd_16pcA_U35_n_13;
  wire DCT_mac_muladd_16pcA_U35_n_14;
  wire DCT_mac_muladd_16pcA_U35_n_15;
  wire DCT_mac_muladd_16pcA_U35_n_16;
  wire DCT_mac_muladd_16pcA_U35_n_17;
  wire DCT_mac_muladd_16pcA_U35_n_18;
  wire DCT_mac_muladd_16pcA_U35_n_19;
  wire DCT_mac_muladd_16pcA_U35_n_2;
  wire DCT_mac_muladd_16pcA_U35_n_20;
  wire DCT_mac_muladd_16pcA_U35_n_21;
  wire DCT_mac_muladd_16pcA_U35_n_22;
  wire DCT_mac_muladd_16pcA_U35_n_23;
  wire DCT_mac_muladd_16pcA_U35_n_24;
  wire DCT_mac_muladd_16pcA_U35_n_25;
  wire DCT_mac_muladd_16pcA_U35_n_26;
  wire DCT_mac_muladd_16pcA_U35_n_27;
  wire DCT_mac_muladd_16pcA_U35_n_28;
  wire DCT_mac_muladd_16pcA_U35_n_29;
  wire DCT_mac_muladd_16pcA_U35_n_3;
  wire DCT_mac_muladd_16pcA_U35_n_30;
  wire DCT_mac_muladd_16pcA_U35_n_31;
  wire DCT_mac_muladd_16pcA_U35_n_32;
  wire DCT_mac_muladd_16pcA_U35_n_33;
  wire DCT_mac_muladd_16pcA_U35_n_34;
  wire DCT_mac_muladd_16pcA_U35_n_35;
  wire DCT_mac_muladd_16pcA_U35_n_36;
  wire DCT_mac_muladd_16pcA_U35_n_37;
  wire DCT_mac_muladd_16pcA_U35_n_38;
  wire DCT_mac_muladd_16pcA_U35_n_39;
  wire DCT_mac_muladd_16pcA_U35_n_4;
  wire DCT_mac_muladd_16pcA_U35_n_40;
  wire DCT_mac_muladd_16pcA_U35_n_41;
  wire DCT_mac_muladd_16pcA_U35_n_42;
  wire DCT_mac_muladd_16pcA_U35_n_43;
  wire DCT_mac_muladd_16pcA_U35_n_44;
  wire DCT_mac_muladd_16pcA_U35_n_45;
  wire DCT_mac_muladd_16pcA_U35_n_46;
  wire DCT_mac_muladd_16pcA_U35_n_47;
  wire DCT_mac_muladd_16pcA_U35_n_48;
  wire DCT_mac_muladd_16pcA_U35_n_49;
  wire DCT_mac_muladd_16pcA_U35_n_5;
  wire DCT_mac_muladd_16pcA_U35_n_50;
  wire DCT_mac_muladd_16pcA_U35_n_51;
  wire DCT_mac_muladd_16pcA_U35_n_52;
  wire DCT_mac_muladd_16pcA_U35_n_53;
  wire DCT_mac_muladd_16pcA_U35_n_54;
  wire DCT_mac_muladd_16pcA_U35_n_55;
  wire DCT_mac_muladd_16pcA_U35_n_56;
  wire DCT_mac_muladd_16pcA_U35_n_6;
  wire DCT_mac_muladd_16pcA_U35_n_7;
  wire DCT_mac_muladd_16pcA_U35_n_8;
  wire DCT_mac_muladd_16pcA_U35_n_9;
  wire DCT_mac_muladd_16pcA_U55_n_0;
  wire DCT_mac_muladd_16pcA_U55_n_1;
  wire DCT_mac_muladd_16pcA_U55_n_10;
  wire DCT_mac_muladd_16pcA_U55_n_11;
  wire DCT_mac_muladd_16pcA_U55_n_12;
  wire DCT_mac_muladd_16pcA_U55_n_13;
  wire DCT_mac_muladd_16pcA_U55_n_14;
  wire DCT_mac_muladd_16pcA_U55_n_15;
  wire DCT_mac_muladd_16pcA_U55_n_16;
  wire DCT_mac_muladd_16pcA_U55_n_17;
  wire DCT_mac_muladd_16pcA_U55_n_18;
  wire DCT_mac_muladd_16pcA_U55_n_19;
  wire DCT_mac_muladd_16pcA_U55_n_2;
  wire DCT_mac_muladd_16pcA_U55_n_20;
  wire DCT_mac_muladd_16pcA_U55_n_21;
  wire DCT_mac_muladd_16pcA_U55_n_22;
  wire DCT_mac_muladd_16pcA_U55_n_23;
  wire DCT_mac_muladd_16pcA_U55_n_24;
  wire DCT_mac_muladd_16pcA_U55_n_25;
  wire DCT_mac_muladd_16pcA_U55_n_26;
  wire DCT_mac_muladd_16pcA_U55_n_27;
  wire DCT_mac_muladd_16pcA_U55_n_28;
  wire DCT_mac_muladd_16pcA_U55_n_29;
  wire DCT_mac_muladd_16pcA_U55_n_3;
  wire DCT_mac_muladd_16pcA_U55_n_30;
  wire DCT_mac_muladd_16pcA_U55_n_31;
  wire DCT_mac_muladd_16pcA_U55_n_32;
  wire DCT_mac_muladd_16pcA_U55_n_33;
  wire DCT_mac_muladd_16pcA_U55_n_34;
  wire DCT_mac_muladd_16pcA_U55_n_35;
  wire DCT_mac_muladd_16pcA_U55_n_36;
  wire DCT_mac_muladd_16pcA_U55_n_37;
  wire DCT_mac_muladd_16pcA_U55_n_38;
  wire DCT_mac_muladd_16pcA_U55_n_39;
  wire DCT_mac_muladd_16pcA_U55_n_4;
  wire DCT_mac_muladd_16pcA_U55_n_40;
  wire DCT_mac_muladd_16pcA_U55_n_41;
  wire DCT_mac_muladd_16pcA_U55_n_42;
  wire DCT_mac_muladd_16pcA_U55_n_43;
  wire DCT_mac_muladd_16pcA_U55_n_44;
  wire DCT_mac_muladd_16pcA_U55_n_45;
  wire DCT_mac_muladd_16pcA_U55_n_46;
  wire DCT_mac_muladd_16pcA_U55_n_47;
  wire DCT_mac_muladd_16pcA_U55_n_48;
  wire DCT_mac_muladd_16pcA_U55_n_49;
  wire DCT_mac_muladd_16pcA_U55_n_5;
  wire DCT_mac_muladd_16pcA_U55_n_50;
  wire DCT_mac_muladd_16pcA_U55_n_51;
  wire DCT_mac_muladd_16pcA_U55_n_52;
  wire DCT_mac_muladd_16pcA_U55_n_53;
  wire DCT_mac_muladd_16pcA_U55_n_54;
  wire DCT_mac_muladd_16pcA_U55_n_55;
  wire DCT_mac_muladd_16pcA_U55_n_56;
  wire DCT_mac_muladd_16pcA_U55_n_6;
  wire DCT_mac_muladd_16pcA_U55_n_7;
  wire DCT_mac_muladd_16pcA_U55_n_8;
  wire DCT_mac_muladd_16pcA_U55_n_9;
  wire DCT_mac_muladd_16qcK_U36_n_0;
  wire DCT_mac_muladd_16qcK_U36_n_1;
  wire DCT_mac_muladd_16qcK_U36_n_10;
  wire DCT_mac_muladd_16qcK_U36_n_11;
  wire DCT_mac_muladd_16qcK_U36_n_12;
  wire DCT_mac_muladd_16qcK_U36_n_13;
  wire DCT_mac_muladd_16qcK_U36_n_14;
  wire DCT_mac_muladd_16qcK_U36_n_15;
  wire DCT_mac_muladd_16qcK_U36_n_16;
  wire DCT_mac_muladd_16qcK_U36_n_17;
  wire DCT_mac_muladd_16qcK_U36_n_18;
  wire DCT_mac_muladd_16qcK_U36_n_19;
  wire DCT_mac_muladd_16qcK_U36_n_2;
  wire DCT_mac_muladd_16qcK_U36_n_20;
  wire DCT_mac_muladd_16qcK_U36_n_21;
  wire DCT_mac_muladd_16qcK_U36_n_22;
  wire DCT_mac_muladd_16qcK_U36_n_23;
  wire DCT_mac_muladd_16qcK_U36_n_24;
  wire DCT_mac_muladd_16qcK_U36_n_25;
  wire DCT_mac_muladd_16qcK_U36_n_26;
  wire DCT_mac_muladd_16qcK_U36_n_27;
  wire DCT_mac_muladd_16qcK_U36_n_28;
  wire DCT_mac_muladd_16qcK_U36_n_3;
  wire DCT_mac_muladd_16qcK_U36_n_4;
  wire DCT_mac_muladd_16qcK_U36_n_5;
  wire DCT_mac_muladd_16qcK_U36_n_6;
  wire DCT_mac_muladd_16qcK_U36_n_7;
  wire DCT_mac_muladd_16qcK_U36_n_8;
  wire DCT_mac_muladd_16qcK_U36_n_9;
  wire DCT_mac_muladd_16qcK_U44_n_0;
  wire DCT_mac_muladd_16qcK_U44_n_1;
  wire DCT_mac_muladd_16qcK_U44_n_10;
  wire DCT_mac_muladd_16qcK_U44_n_11;
  wire DCT_mac_muladd_16qcK_U44_n_12;
  wire DCT_mac_muladd_16qcK_U44_n_13;
  wire DCT_mac_muladd_16qcK_U44_n_14;
  wire DCT_mac_muladd_16qcK_U44_n_15;
  wire DCT_mac_muladd_16qcK_U44_n_16;
  wire DCT_mac_muladd_16qcK_U44_n_17;
  wire DCT_mac_muladd_16qcK_U44_n_18;
  wire DCT_mac_muladd_16qcK_U44_n_19;
  wire DCT_mac_muladd_16qcK_U44_n_2;
  wire DCT_mac_muladd_16qcK_U44_n_20;
  wire DCT_mac_muladd_16qcK_U44_n_21;
  wire DCT_mac_muladd_16qcK_U44_n_22;
  wire DCT_mac_muladd_16qcK_U44_n_23;
  wire DCT_mac_muladd_16qcK_U44_n_24;
  wire DCT_mac_muladd_16qcK_U44_n_25;
  wire DCT_mac_muladd_16qcK_U44_n_26;
  wire DCT_mac_muladd_16qcK_U44_n_27;
  wire DCT_mac_muladd_16qcK_U44_n_28;
  wire DCT_mac_muladd_16qcK_U44_n_3;
  wire DCT_mac_muladd_16qcK_U44_n_4;
  wire DCT_mac_muladd_16qcK_U44_n_5;
  wire DCT_mac_muladd_16qcK_U44_n_6;
  wire DCT_mac_muladd_16qcK_U44_n_7;
  wire DCT_mac_muladd_16qcK_U44_n_8;
  wire DCT_mac_muladd_16qcK_U44_n_9;
  wire [27:0]\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 ;
  wire DCT_mac_muladd_16rcU_U40_n_28;
  wire DCT_mac_muladd_16sc4_U52_n_0;
  wire DCT_mac_muladd_16sc4_U52_n_1;
  wire DCT_mac_muladd_16sc4_U52_n_10;
  wire DCT_mac_muladd_16sc4_U52_n_11;
  wire DCT_mac_muladd_16sc4_U52_n_12;
  wire DCT_mac_muladd_16sc4_U52_n_13;
  wire DCT_mac_muladd_16sc4_U52_n_14;
  wire DCT_mac_muladd_16sc4_U52_n_15;
  wire DCT_mac_muladd_16sc4_U52_n_16;
  wire DCT_mac_muladd_16sc4_U52_n_17;
  wire DCT_mac_muladd_16sc4_U52_n_18;
  wire DCT_mac_muladd_16sc4_U52_n_19;
  wire DCT_mac_muladd_16sc4_U52_n_2;
  wire DCT_mac_muladd_16sc4_U52_n_20;
  wire DCT_mac_muladd_16sc4_U52_n_21;
  wire DCT_mac_muladd_16sc4_U52_n_22;
  wire DCT_mac_muladd_16sc4_U52_n_23;
  wire DCT_mac_muladd_16sc4_U52_n_24;
  wire DCT_mac_muladd_16sc4_U52_n_25;
  wire DCT_mac_muladd_16sc4_U52_n_26;
  wire DCT_mac_muladd_16sc4_U52_n_27;
  wire DCT_mac_muladd_16sc4_U52_n_28;
  wire DCT_mac_muladd_16sc4_U52_n_3;
  wire DCT_mac_muladd_16sc4_U52_n_4;
  wire DCT_mac_muladd_16sc4_U52_n_5;
  wire DCT_mac_muladd_16sc4_U52_n_6;
  wire DCT_mac_muladd_16sc4_U52_n_7;
  wire DCT_mac_muladd_16sc4_U52_n_8;
  wire DCT_mac_muladd_16sc4_U52_n_9;
  wire [27:0]\DCT_mac_muladd_16tde_DSP48_18_U/p__0 ;
  wire DCT_mac_muladd_16tde_U56_n_28;
  wire [27:0]\DCT_mac_muladd_16udo_DSP48_19_U/p__0 ;
  wire DCT_mac_muladd_16udo_U64_n_28;
  wire [26:0]\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ;
  wire [27:0]\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 ;
  wire DCT_mac_muladd_16wdI_U72_n_28;
  wire DCT_mac_muladd_16wdI_U72_n_29;
  wire [25:0]\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ;
  wire [15:0]DINBDIN;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [15:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [28:0]add_ln52_10_fu_542_p2;
  wire [28:0]add_ln52_14_fu_553_p2;
  wire [28:0]add_ln52_17_fu_575_p2;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_1;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_2;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_3;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_4;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_5;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_6;
  wire add_ln52_1_fu_558_p2__169_carry__0_n_7;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_1;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_2;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_3;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_4;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_5;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_6;
  wire add_ln52_1_fu_558_p2__169_carry__1_n_7;
  wire add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0;
  wire add_ln52_1_fu_558_p2__169_carry__2_n_4;
  wire add_ln52_1_fu_558_p2__169_carry__2_n_5;
  wire add_ln52_1_fu_558_p2__169_carry__2_n_6;
  wire add_ln52_1_fu_558_p2__169_carry__2_n_7;
  wire add_ln52_1_fu_558_p2__169_carry_i_1_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_2_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_3_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_4_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_5_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_6_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_7_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_i_8_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_n_0;
  wire add_ln52_1_fu_558_p2__169_carry_n_1;
  wire add_ln52_1_fu_558_p2__169_carry_n_2;
  wire add_ln52_1_fu_558_p2__169_carry_n_3;
  wire add_ln52_1_fu_558_p2__169_carry_n_4;
  wire add_ln52_1_fu_558_p2__169_carry_n_5;
  wire add_ln52_1_fu_558_p2__169_carry_n_6;
  wire add_ln52_1_fu_558_p2__169_carry_n_7;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_0;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_1;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_2;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_3;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_4;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_5;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_6;
  wire add_ln52_1_fu_558_p2__84_carry__0_n_7;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_0;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_1;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_2;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_3;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_4;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_5;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_6;
  wire add_ln52_1_fu_558_p2__84_carry__1_n_7;
  wire add_ln52_1_fu_558_p2__84_carry__2_n_4;
  wire add_ln52_1_fu_558_p2__84_carry__2_n_5;
  wire add_ln52_1_fu_558_p2__84_carry__2_n_6;
  wire add_ln52_1_fu_558_p2__84_carry__2_n_7;
  wire add_ln52_1_fu_558_p2__84_carry_n_0;
  wire add_ln52_1_fu_558_p2__84_carry_n_1;
  wire add_ln52_1_fu_558_p2__84_carry_n_2;
  wire add_ln52_1_fu_558_p2__84_carry_n_3;
  wire add_ln52_1_fu_558_p2__84_carry_n_4;
  wire add_ln52_1_fu_558_p2__84_carry_n_5;
  wire add_ln52_1_fu_558_p2__84_carry_n_6;
  wire add_ln52_1_fu_558_p2__84_carry_n_7;
  wire add_ln52_1_fu_558_p2_carry__0_n_0;
  wire add_ln52_1_fu_558_p2_carry__0_n_1;
  wire add_ln52_1_fu_558_p2_carry__0_n_2;
  wire add_ln52_1_fu_558_p2_carry__0_n_3;
  wire add_ln52_1_fu_558_p2_carry__0_n_4;
  wire add_ln52_1_fu_558_p2_carry__0_n_5;
  wire add_ln52_1_fu_558_p2_carry__0_n_6;
  wire add_ln52_1_fu_558_p2_carry__0_n_7;
  wire add_ln52_1_fu_558_p2_carry__1_n_0;
  wire add_ln52_1_fu_558_p2_carry__1_n_1;
  wire add_ln52_1_fu_558_p2_carry__1_n_2;
  wire add_ln52_1_fu_558_p2_carry__1_n_3;
  wire add_ln52_1_fu_558_p2_carry__1_n_4;
  wire add_ln52_1_fu_558_p2_carry__1_n_5;
  wire add_ln52_1_fu_558_p2_carry__1_n_6;
  wire add_ln52_1_fu_558_p2_carry__1_n_7;
  wire add_ln52_1_fu_558_p2_carry__2_n_4;
  wire add_ln52_1_fu_558_p2_carry__2_n_5;
  wire add_ln52_1_fu_558_p2_carry__2_n_6;
  wire add_ln52_1_fu_558_p2_carry__2_n_7;
  wire add_ln52_1_fu_558_p2_carry_n_0;
  wire add_ln52_1_fu_558_p2_carry_n_1;
  wire add_ln52_1_fu_558_p2_carry_n_2;
  wire add_ln52_1_fu_558_p2_carry_n_3;
  wire add_ln52_1_fu_558_p2_carry_n_4;
  wire add_ln52_1_fu_558_p2_carry_n_5;
  wire add_ln52_1_fu_558_p2_carry_n_6;
  wire add_ln52_1_fu_558_p2_carry_n_7;
  wire [28:0]add_ln52_21_fu_582_p2;
  wire [28:0]add_ln52_24_fu_603_p2;
  wire [28:0]add_ln52_28_fu_610_p2;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_1;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_2;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_3;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_4;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_5;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_6;
  wire add_ln52_2_fu_586_p2__169_carry__0_n_7;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_1;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_2;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_3;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_4;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_5;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_6;
  wire add_ln52_2_fu_586_p2__169_carry__1_n_7;
  wire add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0;
  wire add_ln52_2_fu_586_p2__169_carry__2_n_4;
  wire add_ln52_2_fu_586_p2__169_carry__2_n_5;
  wire add_ln52_2_fu_586_p2__169_carry__2_n_6;
  wire add_ln52_2_fu_586_p2__169_carry__2_n_7;
  wire add_ln52_2_fu_586_p2__169_carry_i_1_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_2_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_3_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_4_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_5_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_6_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_7_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_i_8_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_n_0;
  wire add_ln52_2_fu_586_p2__169_carry_n_1;
  wire add_ln52_2_fu_586_p2__169_carry_n_2;
  wire add_ln52_2_fu_586_p2__169_carry_n_3;
  wire add_ln52_2_fu_586_p2__169_carry_n_4;
  wire add_ln52_2_fu_586_p2__169_carry_n_5;
  wire add_ln52_2_fu_586_p2__169_carry_n_6;
  wire add_ln52_2_fu_586_p2__169_carry_n_7;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_0;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_1;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_2;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_3;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_4;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_5;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_6;
  wire add_ln52_2_fu_586_p2__84_carry__0_n_7;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_0;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_1;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_2;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_3;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_4;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_5;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_6;
  wire add_ln52_2_fu_586_p2__84_carry__1_n_7;
  wire add_ln52_2_fu_586_p2__84_carry__2_n_4;
  wire add_ln52_2_fu_586_p2__84_carry__2_n_5;
  wire add_ln52_2_fu_586_p2__84_carry__2_n_6;
  wire add_ln52_2_fu_586_p2__84_carry__2_n_7;
  wire add_ln52_2_fu_586_p2__84_carry_n_0;
  wire add_ln52_2_fu_586_p2__84_carry_n_1;
  wire add_ln52_2_fu_586_p2__84_carry_n_2;
  wire add_ln52_2_fu_586_p2__84_carry_n_3;
  wire add_ln52_2_fu_586_p2__84_carry_n_4;
  wire add_ln52_2_fu_586_p2__84_carry_n_5;
  wire add_ln52_2_fu_586_p2__84_carry_n_6;
  wire add_ln52_2_fu_586_p2__84_carry_n_7;
  wire add_ln52_2_fu_586_p2_carry__0_n_0;
  wire add_ln52_2_fu_586_p2_carry__0_n_1;
  wire add_ln52_2_fu_586_p2_carry__0_n_2;
  wire add_ln52_2_fu_586_p2_carry__0_n_3;
  wire add_ln52_2_fu_586_p2_carry__0_n_4;
  wire add_ln52_2_fu_586_p2_carry__0_n_5;
  wire add_ln52_2_fu_586_p2_carry__0_n_6;
  wire add_ln52_2_fu_586_p2_carry__0_n_7;
  wire add_ln52_2_fu_586_p2_carry__1_n_0;
  wire add_ln52_2_fu_586_p2_carry__1_n_1;
  wire add_ln52_2_fu_586_p2_carry__1_n_2;
  wire add_ln52_2_fu_586_p2_carry__1_n_3;
  wire add_ln52_2_fu_586_p2_carry__1_n_4;
  wire add_ln52_2_fu_586_p2_carry__1_n_5;
  wire add_ln52_2_fu_586_p2_carry__1_n_6;
  wire add_ln52_2_fu_586_p2_carry__1_n_7;
  wire add_ln52_2_fu_586_p2_carry__2_n_4;
  wire add_ln52_2_fu_586_p2_carry__2_n_5;
  wire add_ln52_2_fu_586_p2_carry__2_n_6;
  wire add_ln52_2_fu_586_p2_carry__2_n_7;
  wire add_ln52_2_fu_586_p2_carry_n_0;
  wire add_ln52_2_fu_586_p2_carry_n_1;
  wire add_ln52_2_fu_586_p2_carry_n_2;
  wire add_ln52_2_fu_586_p2_carry_n_3;
  wire add_ln52_2_fu_586_p2_carry_n_4;
  wire add_ln52_2_fu_586_p2_carry_n_5;
  wire add_ln52_2_fu_586_p2_carry_n_6;
  wire add_ln52_2_fu_586_p2_carry_n_7;
  wire [28:0]add_ln52_31_fu_631_p2;
  wire [28:0]add_ln52_35_fu_638_p2;
  wire [28:0]add_ln52_38_fu_659_p2;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_1;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_2;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_3;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_4;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_5;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_6;
  wire add_ln52_3_fu_614_p2__169_carry__0_n_7;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_1;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_2;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_3;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_4;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_5;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_6;
  wire add_ln52_3_fu_614_p2__169_carry__1_n_7;
  wire add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0;
  wire add_ln52_3_fu_614_p2__169_carry__2_n_4;
  wire add_ln52_3_fu_614_p2__169_carry__2_n_5;
  wire add_ln52_3_fu_614_p2__169_carry__2_n_6;
  wire add_ln52_3_fu_614_p2__169_carry__2_n_7;
  wire add_ln52_3_fu_614_p2__169_carry_i_1_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_2_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_3_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_4_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_5_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_6_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_7_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_i_8_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_n_0;
  wire add_ln52_3_fu_614_p2__169_carry_n_1;
  wire add_ln52_3_fu_614_p2__169_carry_n_2;
  wire add_ln52_3_fu_614_p2__169_carry_n_3;
  wire add_ln52_3_fu_614_p2__169_carry_n_4;
  wire add_ln52_3_fu_614_p2__169_carry_n_5;
  wire add_ln52_3_fu_614_p2__169_carry_n_6;
  wire add_ln52_3_fu_614_p2__169_carry_n_7;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_0;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_1;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_2;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_3;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_4;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_5;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_6;
  wire add_ln52_3_fu_614_p2__84_carry__0_n_7;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_0;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_1;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_2;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_3;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_4;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_5;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_6;
  wire add_ln52_3_fu_614_p2__84_carry__1_n_7;
  wire add_ln52_3_fu_614_p2__84_carry__2_n_4;
  wire add_ln52_3_fu_614_p2__84_carry__2_n_5;
  wire add_ln52_3_fu_614_p2__84_carry__2_n_6;
  wire add_ln52_3_fu_614_p2__84_carry__2_n_7;
  wire add_ln52_3_fu_614_p2__84_carry_n_0;
  wire add_ln52_3_fu_614_p2__84_carry_n_1;
  wire add_ln52_3_fu_614_p2__84_carry_n_2;
  wire add_ln52_3_fu_614_p2__84_carry_n_3;
  wire add_ln52_3_fu_614_p2__84_carry_n_4;
  wire add_ln52_3_fu_614_p2__84_carry_n_5;
  wire add_ln52_3_fu_614_p2__84_carry_n_6;
  wire add_ln52_3_fu_614_p2__84_carry_n_7;
  wire add_ln52_3_fu_614_p2_carry__0_n_0;
  wire add_ln52_3_fu_614_p2_carry__0_n_1;
  wire add_ln52_3_fu_614_p2_carry__0_n_2;
  wire add_ln52_3_fu_614_p2_carry__0_n_3;
  wire add_ln52_3_fu_614_p2_carry__0_n_4;
  wire add_ln52_3_fu_614_p2_carry__0_n_5;
  wire add_ln52_3_fu_614_p2_carry__0_n_6;
  wire add_ln52_3_fu_614_p2_carry__0_n_7;
  wire add_ln52_3_fu_614_p2_carry__1_n_0;
  wire add_ln52_3_fu_614_p2_carry__1_n_1;
  wire add_ln52_3_fu_614_p2_carry__1_n_2;
  wire add_ln52_3_fu_614_p2_carry__1_n_3;
  wire add_ln52_3_fu_614_p2_carry__1_n_4;
  wire add_ln52_3_fu_614_p2_carry__1_n_5;
  wire add_ln52_3_fu_614_p2_carry__1_n_6;
  wire add_ln52_3_fu_614_p2_carry__1_n_7;
  wire add_ln52_3_fu_614_p2_carry__2_n_4;
  wire add_ln52_3_fu_614_p2_carry__2_n_5;
  wire add_ln52_3_fu_614_p2_carry__2_n_6;
  wire add_ln52_3_fu_614_p2_carry__2_n_7;
  wire add_ln52_3_fu_614_p2_carry_n_0;
  wire add_ln52_3_fu_614_p2_carry_n_1;
  wire add_ln52_3_fu_614_p2_carry_n_2;
  wire add_ln52_3_fu_614_p2_carry_n_3;
  wire add_ln52_3_fu_614_p2_carry_n_4;
  wire add_ln52_3_fu_614_p2_carry_n_5;
  wire add_ln52_3_fu_614_p2_carry_n_6;
  wire add_ln52_3_fu_614_p2_carry_n_7;
  wire [28:0]add_ln52_42_fu_666_p2;
  wire [28:0]add_ln52_45_fu_687_p2;
  wire [28:0]add_ln52_49_fu_694_p2;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_1;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_2;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_3;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_4;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_5;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_6;
  wire add_ln52_4_fu_642_p2__169_carry__0_n_7;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_1;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_2;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_3;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_4;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_5;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_6;
  wire add_ln52_4_fu_642_p2__169_carry__1_n_7;
  wire add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0;
  wire add_ln52_4_fu_642_p2__169_carry__2_n_4;
  wire add_ln52_4_fu_642_p2__169_carry__2_n_5;
  wire add_ln52_4_fu_642_p2__169_carry__2_n_6;
  wire add_ln52_4_fu_642_p2__169_carry__2_n_7;
  wire add_ln52_4_fu_642_p2__169_carry_i_1_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_2_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_3_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_4_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_5_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_6_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_7_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_i_8_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_n_0;
  wire add_ln52_4_fu_642_p2__169_carry_n_1;
  wire add_ln52_4_fu_642_p2__169_carry_n_2;
  wire add_ln52_4_fu_642_p2__169_carry_n_3;
  wire add_ln52_4_fu_642_p2__169_carry_n_4;
  wire add_ln52_4_fu_642_p2__169_carry_n_5;
  wire add_ln52_4_fu_642_p2__169_carry_n_6;
  wire add_ln52_4_fu_642_p2__169_carry_n_7;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_0;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_1;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_2;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_3;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_4;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_5;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_6;
  wire add_ln52_4_fu_642_p2__84_carry__0_n_7;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_0;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_1;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_2;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_3;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_4;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_5;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_6;
  wire add_ln52_4_fu_642_p2__84_carry__1_n_7;
  wire add_ln52_4_fu_642_p2__84_carry__2_n_4;
  wire add_ln52_4_fu_642_p2__84_carry__2_n_5;
  wire add_ln52_4_fu_642_p2__84_carry__2_n_6;
  wire add_ln52_4_fu_642_p2__84_carry__2_n_7;
  wire add_ln52_4_fu_642_p2__84_carry_n_0;
  wire add_ln52_4_fu_642_p2__84_carry_n_1;
  wire add_ln52_4_fu_642_p2__84_carry_n_2;
  wire add_ln52_4_fu_642_p2__84_carry_n_3;
  wire add_ln52_4_fu_642_p2__84_carry_n_4;
  wire add_ln52_4_fu_642_p2__84_carry_n_5;
  wire add_ln52_4_fu_642_p2__84_carry_n_6;
  wire add_ln52_4_fu_642_p2__84_carry_n_7;
  wire add_ln52_4_fu_642_p2_carry__0_n_0;
  wire add_ln52_4_fu_642_p2_carry__0_n_1;
  wire add_ln52_4_fu_642_p2_carry__0_n_2;
  wire add_ln52_4_fu_642_p2_carry__0_n_3;
  wire add_ln52_4_fu_642_p2_carry__0_n_4;
  wire add_ln52_4_fu_642_p2_carry__0_n_5;
  wire add_ln52_4_fu_642_p2_carry__0_n_6;
  wire add_ln52_4_fu_642_p2_carry__0_n_7;
  wire add_ln52_4_fu_642_p2_carry__1_n_0;
  wire add_ln52_4_fu_642_p2_carry__1_n_1;
  wire add_ln52_4_fu_642_p2_carry__1_n_2;
  wire add_ln52_4_fu_642_p2_carry__1_n_3;
  wire add_ln52_4_fu_642_p2_carry__1_n_4;
  wire add_ln52_4_fu_642_p2_carry__1_n_5;
  wire add_ln52_4_fu_642_p2_carry__1_n_6;
  wire add_ln52_4_fu_642_p2_carry__1_n_7;
  wire add_ln52_4_fu_642_p2_carry__2_n_4;
  wire add_ln52_4_fu_642_p2_carry__2_n_5;
  wire add_ln52_4_fu_642_p2_carry__2_n_6;
  wire add_ln52_4_fu_642_p2_carry__2_n_7;
  wire add_ln52_4_fu_642_p2_carry_n_0;
  wire add_ln52_4_fu_642_p2_carry_n_1;
  wire add_ln52_4_fu_642_p2_carry_n_2;
  wire add_ln52_4_fu_642_p2_carry_n_3;
  wire add_ln52_4_fu_642_p2_carry_n_4;
  wire add_ln52_4_fu_642_p2_carry_n_5;
  wire add_ln52_4_fu_642_p2_carry_n_6;
  wire add_ln52_4_fu_642_p2_carry_n_7;
  wire [28:0]add_ln52_52_fu_718_p2;
  wire [28:0]add_ln52_56_fu_729_p2;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_1;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_2;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_3;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_4;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_5;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_6;
  wire add_ln52_5_fu_670_p2__169_carry__0_n_7;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_1;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_2;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_3;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_4;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_5;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_6;
  wire add_ln52_5_fu_670_p2__169_carry__1_n_7;
  wire add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0;
  wire add_ln52_5_fu_670_p2__169_carry__2_n_4;
  wire add_ln52_5_fu_670_p2__169_carry__2_n_5;
  wire add_ln52_5_fu_670_p2__169_carry__2_n_6;
  wire add_ln52_5_fu_670_p2__169_carry__2_n_7;
  wire add_ln52_5_fu_670_p2__169_carry_i_1_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_2_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_3_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_4_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_5_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_6_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_7_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_i_8_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_n_0;
  wire add_ln52_5_fu_670_p2__169_carry_n_1;
  wire add_ln52_5_fu_670_p2__169_carry_n_2;
  wire add_ln52_5_fu_670_p2__169_carry_n_3;
  wire add_ln52_5_fu_670_p2__169_carry_n_4;
  wire add_ln52_5_fu_670_p2__169_carry_n_5;
  wire add_ln52_5_fu_670_p2__169_carry_n_6;
  wire add_ln52_5_fu_670_p2__169_carry_n_7;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_0;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_1;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_2;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_3;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_4;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_5;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_6;
  wire add_ln52_5_fu_670_p2__84_carry__0_n_7;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_0;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_1;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_2;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_3;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_4;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_5;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_6;
  wire add_ln52_5_fu_670_p2__84_carry__1_n_7;
  wire add_ln52_5_fu_670_p2__84_carry__2_n_4;
  wire add_ln52_5_fu_670_p2__84_carry__2_n_5;
  wire add_ln52_5_fu_670_p2__84_carry__2_n_6;
  wire add_ln52_5_fu_670_p2__84_carry__2_n_7;
  wire add_ln52_5_fu_670_p2__84_carry_n_0;
  wire add_ln52_5_fu_670_p2__84_carry_n_1;
  wire add_ln52_5_fu_670_p2__84_carry_n_2;
  wire add_ln52_5_fu_670_p2__84_carry_n_3;
  wire add_ln52_5_fu_670_p2__84_carry_n_4;
  wire add_ln52_5_fu_670_p2__84_carry_n_5;
  wire add_ln52_5_fu_670_p2__84_carry_n_6;
  wire add_ln52_5_fu_670_p2__84_carry_n_7;
  wire add_ln52_5_fu_670_p2_carry__0_n_0;
  wire add_ln52_5_fu_670_p2_carry__0_n_1;
  wire add_ln52_5_fu_670_p2_carry__0_n_2;
  wire add_ln52_5_fu_670_p2_carry__0_n_3;
  wire add_ln52_5_fu_670_p2_carry__0_n_4;
  wire add_ln52_5_fu_670_p2_carry__0_n_5;
  wire add_ln52_5_fu_670_p2_carry__0_n_6;
  wire add_ln52_5_fu_670_p2_carry__0_n_7;
  wire add_ln52_5_fu_670_p2_carry__1_n_0;
  wire add_ln52_5_fu_670_p2_carry__1_n_1;
  wire add_ln52_5_fu_670_p2_carry__1_n_2;
  wire add_ln52_5_fu_670_p2_carry__1_n_3;
  wire add_ln52_5_fu_670_p2_carry__1_n_4;
  wire add_ln52_5_fu_670_p2_carry__1_n_5;
  wire add_ln52_5_fu_670_p2_carry__1_n_6;
  wire add_ln52_5_fu_670_p2_carry__1_n_7;
  wire add_ln52_5_fu_670_p2_carry__2_n_4;
  wire add_ln52_5_fu_670_p2_carry__2_n_5;
  wire add_ln52_5_fu_670_p2_carry__2_n_6;
  wire add_ln52_5_fu_670_p2_carry__2_n_7;
  wire add_ln52_5_fu_670_p2_carry_n_0;
  wire add_ln52_5_fu_670_p2_carry_n_1;
  wire add_ln52_5_fu_670_p2_carry_n_2;
  wire add_ln52_5_fu_670_p2_carry_n_3;
  wire add_ln52_5_fu_670_p2_carry_n_4;
  wire add_ln52_5_fu_670_p2_carry_n_5;
  wire add_ln52_5_fu_670_p2_carry_n_6;
  wire add_ln52_5_fu_670_p2_carry_n_7;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_1;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_2;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_3;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_4;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_5;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_6;
  wire add_ln52_6_fu_698_p2__169_carry__0_n_7;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_1;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_2;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_3;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_4;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_5;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_6;
  wire add_ln52_6_fu_698_p2__169_carry__1_n_7;
  wire add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0;
  wire add_ln52_6_fu_698_p2__169_carry__2_n_4;
  wire add_ln52_6_fu_698_p2__169_carry__2_n_5;
  wire add_ln52_6_fu_698_p2__169_carry__2_n_6;
  wire add_ln52_6_fu_698_p2__169_carry__2_n_7;
  wire add_ln52_6_fu_698_p2__169_carry_i_1_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_2_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_3_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_4_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_5_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_6_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_7_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_i_8_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_n_0;
  wire add_ln52_6_fu_698_p2__169_carry_n_1;
  wire add_ln52_6_fu_698_p2__169_carry_n_2;
  wire add_ln52_6_fu_698_p2__169_carry_n_3;
  wire add_ln52_6_fu_698_p2__169_carry_n_4;
  wire add_ln52_6_fu_698_p2__169_carry_n_5;
  wire add_ln52_6_fu_698_p2__169_carry_n_6;
  wire add_ln52_6_fu_698_p2__169_carry_n_7;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_0;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_1;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_2;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_3;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_4;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_5;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_6;
  wire add_ln52_6_fu_698_p2__84_carry__0_n_7;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_0;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_1;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_2;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_3;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_4;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_5;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_6;
  wire add_ln52_6_fu_698_p2__84_carry__1_n_7;
  wire add_ln52_6_fu_698_p2__84_carry__2_n_4;
  wire add_ln52_6_fu_698_p2__84_carry__2_n_5;
  wire add_ln52_6_fu_698_p2__84_carry__2_n_6;
  wire add_ln52_6_fu_698_p2__84_carry__2_n_7;
  wire add_ln52_6_fu_698_p2__84_carry_n_0;
  wire add_ln52_6_fu_698_p2__84_carry_n_1;
  wire add_ln52_6_fu_698_p2__84_carry_n_2;
  wire add_ln52_6_fu_698_p2__84_carry_n_3;
  wire add_ln52_6_fu_698_p2__84_carry_n_4;
  wire add_ln52_6_fu_698_p2__84_carry_n_5;
  wire add_ln52_6_fu_698_p2__84_carry_n_6;
  wire add_ln52_6_fu_698_p2__84_carry_n_7;
  wire add_ln52_6_fu_698_p2_carry__0_n_0;
  wire add_ln52_6_fu_698_p2_carry__0_n_1;
  wire add_ln52_6_fu_698_p2_carry__0_n_2;
  wire add_ln52_6_fu_698_p2_carry__0_n_3;
  wire add_ln52_6_fu_698_p2_carry__0_n_4;
  wire add_ln52_6_fu_698_p2_carry__0_n_5;
  wire add_ln52_6_fu_698_p2_carry__0_n_6;
  wire add_ln52_6_fu_698_p2_carry__0_n_7;
  wire add_ln52_6_fu_698_p2_carry__1_n_0;
  wire add_ln52_6_fu_698_p2_carry__1_n_1;
  wire add_ln52_6_fu_698_p2_carry__1_n_2;
  wire add_ln52_6_fu_698_p2_carry__1_n_3;
  wire add_ln52_6_fu_698_p2_carry__1_n_4;
  wire add_ln52_6_fu_698_p2_carry__1_n_5;
  wire add_ln52_6_fu_698_p2_carry__1_n_6;
  wire add_ln52_6_fu_698_p2_carry__1_n_7;
  wire add_ln52_6_fu_698_p2_carry__2_n_4;
  wire add_ln52_6_fu_698_p2_carry__2_n_5;
  wire add_ln52_6_fu_698_p2_carry__2_n_6;
  wire add_ln52_6_fu_698_p2_carry__2_n_7;
  wire add_ln52_6_fu_698_p2_carry_n_0;
  wire add_ln52_6_fu_698_p2_carry_n_1;
  wire add_ln52_6_fu_698_p2_carry_n_2;
  wire add_ln52_6_fu_698_p2_carry_n_3;
  wire add_ln52_6_fu_698_p2_carry_n_4;
  wire add_ln52_6_fu_698_p2_carry_n_5;
  wire add_ln52_6_fu_698_p2_carry_n_6;
  wire add_ln52_6_fu_698_p2_carry_n_7;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_1;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_2;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_3;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_4;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_5;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_6;
  wire add_ln52_7_fu_734_p2__169_carry__0_n_7;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_1;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_2;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_3;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_4;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_5;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_6;
  wire add_ln52_7_fu_734_p2__169_carry__1_n_7;
  wire add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0;
  wire add_ln52_7_fu_734_p2__169_carry__2_n_4;
  wire add_ln52_7_fu_734_p2__169_carry__2_n_5;
  wire add_ln52_7_fu_734_p2__169_carry__2_n_6;
  wire add_ln52_7_fu_734_p2__169_carry__2_n_7;
  wire add_ln52_7_fu_734_p2__169_carry_i_1_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_2_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_3_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_4_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_5_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_6_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_7_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_i_8_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_n_0;
  wire add_ln52_7_fu_734_p2__169_carry_n_1;
  wire add_ln52_7_fu_734_p2__169_carry_n_2;
  wire add_ln52_7_fu_734_p2__169_carry_n_3;
  wire add_ln52_7_fu_734_p2__169_carry_n_4;
  wire add_ln52_7_fu_734_p2__169_carry_n_5;
  wire add_ln52_7_fu_734_p2__169_carry_n_6;
  wire add_ln52_7_fu_734_p2__169_carry_n_7;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_0;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_1;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_2;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_3;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_4;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_5;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_6;
  wire add_ln52_7_fu_734_p2__84_carry__0_n_7;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_0;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_1;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_2;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_3;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_4;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_5;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_6;
  wire add_ln52_7_fu_734_p2__84_carry__1_n_7;
  wire add_ln52_7_fu_734_p2__84_carry__2_n_4;
  wire add_ln52_7_fu_734_p2__84_carry__2_n_5;
  wire add_ln52_7_fu_734_p2__84_carry__2_n_6;
  wire add_ln52_7_fu_734_p2__84_carry__2_n_7;
  wire add_ln52_7_fu_734_p2__84_carry_n_0;
  wire add_ln52_7_fu_734_p2__84_carry_n_1;
  wire add_ln52_7_fu_734_p2__84_carry_n_2;
  wire add_ln52_7_fu_734_p2__84_carry_n_3;
  wire add_ln52_7_fu_734_p2__84_carry_n_4;
  wire add_ln52_7_fu_734_p2__84_carry_n_5;
  wire add_ln52_7_fu_734_p2__84_carry_n_6;
  wire add_ln52_7_fu_734_p2__84_carry_n_7;
  wire add_ln52_7_fu_734_p2_carry__0_n_0;
  wire add_ln52_7_fu_734_p2_carry__0_n_1;
  wire add_ln52_7_fu_734_p2_carry__0_n_2;
  wire add_ln52_7_fu_734_p2_carry__0_n_3;
  wire add_ln52_7_fu_734_p2_carry__0_n_4;
  wire add_ln52_7_fu_734_p2_carry__0_n_5;
  wire add_ln52_7_fu_734_p2_carry__0_n_6;
  wire add_ln52_7_fu_734_p2_carry__0_n_7;
  wire add_ln52_7_fu_734_p2_carry__1_n_0;
  wire add_ln52_7_fu_734_p2_carry__1_n_1;
  wire add_ln52_7_fu_734_p2_carry__1_n_2;
  wire add_ln52_7_fu_734_p2_carry__1_n_3;
  wire add_ln52_7_fu_734_p2_carry__1_n_4;
  wire add_ln52_7_fu_734_p2_carry__1_n_5;
  wire add_ln52_7_fu_734_p2_carry__1_n_6;
  wire add_ln52_7_fu_734_p2_carry__1_n_7;
  wire add_ln52_7_fu_734_p2_carry__2_n_4;
  wire add_ln52_7_fu_734_p2_carry__2_n_5;
  wire add_ln52_7_fu_734_p2_carry__2_n_6;
  wire add_ln52_7_fu_734_p2_carry__2_n_7;
  wire add_ln52_7_fu_734_p2_carry_n_0;
  wire add_ln52_7_fu_734_p2_carry_n_1;
  wire add_ln52_7_fu_734_p2_carry_n_2;
  wire add_ln52_7_fu_734_p2_carry_n_3;
  wire add_ln52_7_fu_734_p2_carry_n_4;
  wire add_ln52_7_fu_734_p2_carry_n_5;
  wire add_ln52_7_fu_734_p2_carry_n_6;
  wire add_ln52_7_fu_734_p2_carry_n_7;
  wire [15:0]\ap_CS_fsm_reg[1] ;
  wire [15:0]\ap_CS_fsm_reg[1]_0 ;
  wire [15:0]\ap_CS_fsm_reg[1]_1 ;
  wire [15:0]\ap_CS_fsm_reg[1]_2 ;
  wire [15:0]\ap_CS_fsm_reg[1]_3 ;
  wire [15:0]\ap_CS_fsm_reg[1]_4 ;
  wire [15:0]\ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire grp_DCT_1D_1_fu_828_ap_start_reg;
  wire [15:0]grp_DCT_1D_1_fu_828_output_1_d0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_2_d0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_3_d0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_4_d0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_5_d0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_6_d0;
  wire [1:0]grp_DCT_1D_1_fu_828_output_7_address0;
  wire [15:0]grp_DCT_1D_1_fu_828_output_7_d0;
  wire [0:0]grp_DCT_2D_fu_410_input_7_address0;
  wire [0:0]\output_offset_read_reg_1203_reg[2]_0 ;
  wire [1:0]\output_offset_read_reg_1203_reg[2]_1 ;
  wire p_i_100_n_0;
  wire p_i_101_n_0;
  wire p_i_102_n_0;
  wire p_i_103_n_0;
  wire p_i_104_n_0;
  wire p_i_106_n_0;
  wire p_i_107_n_0;
  wire p_i_108_n_0;
  wire p_i_109_n_0;
  wire p_i_10_n_0;
  wire p_i_110_n_0;
  wire p_i_111_n_0;
  wire p_i_112_n_0;
  wire p_i_113_n_0;
  wire p_i_114_n_0;
  wire p_i_115_n_0;
  wire p_i_116_n_0;
  wire p_i_117_n_0;
  wire p_i_118_n_0;
  wire p_i_119_n_0;
  wire p_i_11_n_0;
  wire p_i_120_n_0;
  wire p_i_12_n_0;
  wire p_i_13_n_0;
  wire p_i_14_n_0;
  wire p_i_15_n_0;
  wire p_i_16_n_0;
  wire [0:0]p_i_17_0;
  wire p_i_17_n_0;
  wire p_i_18_n_0;
  wire p_i_18_n_1;
  wire p_i_18_n_2;
  wire p_i_18_n_3;
  wire p_i_18_n_4;
  wire p_i_18_n_5;
  wire p_i_18_n_6;
  wire p_i_18_n_7;
  wire p_i_19_n_0;
  wire p_i_1_n_7;
  wire p_i_20_n_0;
  wire p_i_21_n_0;
  wire p_i_22_n_0;
  wire p_i_23_n_0;
  wire p_i_24_n_0;
  wire p_i_25_n_0;
  wire p_i_26_n_0;
  wire p_i_27_n_7;
  wire p_i_28_n_0;
  wire [15:0]p_i_29_0;
  wire p_i_29_n_0;
  wire p_i_29_n_1;
  wire p_i_29_n_2;
  wire p_i_29_n_3;
  wire p_i_29_n_4;
  wire p_i_29_n_5;
  wire p_i_29_n_6;
  wire p_i_29_n_7;
  wire p_i_2_n_0;
  wire p_i_2_n_1;
  wire p_i_2_n_2;
  wire p_i_2_n_3;
  wire p_i_2_n_4;
  wire p_i_2_n_5;
  wire p_i_2_n_6;
  wire p_i_2_n_7;
  wire p_i_30_n_0;
  wire p_i_31_n_0;
  wire p_i_32_n_0;
  wire p_i_33_n_0;
  wire p_i_34_n_0;
  wire p_i_35_n_0;
  wire p_i_36_n_0;
  wire [0:0]p_i_37_0;
  wire p_i_37_n_0;
  wire p_i_38_n_0;
  wire p_i_38_n_1;
  wire p_i_38_n_2;
  wire p_i_38_n_3;
  wire p_i_38_n_4;
  wire p_i_38_n_5;
  wire p_i_38_n_6;
  wire p_i_38_n_7;
  wire p_i_39_n_0;
  wire p_i_3_n_0;
  wire p_i_3_n_1;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_3_n_4;
  wire p_i_3_n_5;
  wire p_i_3_n_6;
  wire p_i_3_n_7;
  wire p_i_40_n_0;
  wire p_i_41_n_0;
  wire p_i_42_n_0;
  wire p_i_43_n_0;
  wire p_i_44_n_0;
  wire p_i_45_n_0;
  wire p_i_46_n_0;
  wire p_i_47_n_7;
  wire p_i_48_n_0;
  wire p_i_4_n_7;
  wire p_i_50_n_0;
  wire p_i_51_n_0;
  wire p_i_52_n_0;
  wire p_i_53_n_0;
  wire p_i_54_n_0;
  wire p_i_55_n_0;
  wire p_i_56_n_0;
  wire [15:0]p_i_57_0;
  wire p_i_57_n_0;
  wire p_i_57_n_1;
  wire p_i_57_n_2;
  wire p_i_57_n_3;
  wire p_i_57_n_4;
  wire p_i_57_n_5;
  wire p_i_57_n_6;
  wire p_i_57_n_7;
  wire p_i_58_n_0;
  wire p_i_59_n_0;
  wire [0:0]p_i_5_0;
  wire p_i_5_n_0;
  wire p_i_5_n_1;
  wire p_i_5_n_2;
  wire p_i_5_n_3;
  wire p_i_5_n_4;
  wire p_i_5_n_5;
  wire p_i_5_n_6;
  wire p_i_5_n_7;
  wire p_i_60_n_0;
  wire p_i_61_n_0;
  wire p_i_62_n_0;
  wire p_i_63_n_0;
  wire p_i_64_n_0;
  wire p_i_65_n_0;
  wire p_i_66_n_0;
  wire p_i_66_n_1;
  wire p_i_66_n_2;
  wire p_i_66_n_3;
  wire p_i_66_n_4;
  wire p_i_66_n_5;
  wire p_i_66_n_6;
  wire p_i_66_n_7;
  wire p_i_67_n_7;
  wire p_i_68_n_0;
  wire p_i_6_n_0;
  wire p_i_6_n_1;
  wire p_i_6_n_2;
  wire p_i_6_n_3;
  wire p_i_6_n_4;
  wire p_i_6_n_5;
  wire p_i_6_n_6;
  wire p_i_6_n_7;
  wire p_i_70_n_0;
  wire p_i_71_n_0;
  wire p_i_72_n_0;
  wire p_i_73_n_0;
  wire p_i_74_n_0;
  wire p_i_75_n_0;
  wire p_i_76_n_0;
  wire p_i_77_n_0;
  wire p_i_77_n_1;
  wire p_i_77_n_2;
  wire p_i_77_n_3;
  wire p_i_77_n_4;
  wire p_i_77_n_5;
  wire p_i_77_n_6;
  wire p_i_77_n_7;
  wire p_i_78_n_0;
  wire p_i_79_n_0;
  wire p_i_7_n_7;
  wire p_i_80_n_0;
  wire p_i_81_n_0;
  wire p_i_82_n_0;
  wire p_i_83_n_0;
  wire p_i_84_n_0;
  wire p_i_85_n_0;
  wire p_i_86_n_0;
  wire p_i_86_n_1;
  wire p_i_86_n_2;
  wire p_i_86_n_3;
  wire p_i_86_n_4;
  wire p_i_86_n_5;
  wire p_i_86_n_6;
  wire p_i_86_n_7;
  wire p_i_87_n_0;
  wire p_i_89_n_0;
  wire p_i_8_n_0;
  wire p_i_90_n_0;
  wire p_i_91_n_0;
  wire p_i_92_n_0;
  wire p_i_93_n_0;
  wire p_i_94_n_0;
  wire p_i_95_n_0;
  wire p_i_96_n_0;
  wire p_i_97_n_0;
  wire p_i_98_n_0;
  wire p_i_99_n_0;
  wire [15:0]p_i_9_0;
  wire p_i_9_n_0;
  wire p_i_9_n_1;
  wire p_i_9_n_2;
  wire p_i_9_n_3;
  wire p_i_9_n_4;
  wire p_i_9_n_5;
  wire p_i_9_n_6;
  wire p_i_9_n_7;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [15:0]sext_ln50_31_fu_471_p1;
  wire [15:0]sext_ln50_32_fu_481_p1;
  wire [15:0]sext_ln50_34_fu_501_p1;
  wire [15:0]sext_ln50_35_fu_511_p1;
  wire [7:0]NLW_add_ln52_1_fu_558_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_1_fu_558_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_1_fu_558_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_1_fu_558_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_1_fu_558_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_1_fu_558_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_1_fu_558_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_1_fu_558_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_2_fu_586_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_2_fu_586_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_2_fu_586_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_2_fu_586_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_2_fu_586_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_2_fu_586_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_2_fu_586_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_2_fu_586_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_3_fu_614_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_3_fu_614_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_3_fu_614_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_3_fu_614_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_3_fu_614_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_3_fu_614_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_3_fu_614_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_3_fu_614_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_4_fu_642_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_4_fu_642_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_4_fu_642_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_4_fu_642_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_4_fu_642_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_4_fu_642_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_4_fu_642_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_4_fu_642_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_5_fu_670_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_5_fu_670_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_5_fu_670_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_5_fu_670_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_5_fu_670_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_5_fu_670_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_5_fu_670_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_5_fu_670_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_6_fu_698_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_6_fu_698_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_6_fu_698_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_6_fu_698_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_6_fu_698_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_6_fu_698_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_6_fu_698_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_6_fu_698_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_add_ln52_7_fu_734_p2__169_carry_O_UNCONNECTED;
  wire [4:0]NLW_add_ln52_7_fu_734_p2__169_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_7_fu_734_p2__169_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_7_fu_734_p2__169_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_7_fu_734_p2__84_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_7_fu_734_p2__84_carry__2_O_UNCONNECTED;
  wire [7:4]NLW_add_ln52_7_fu_734_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln52_7_fu_734_p2_carry__2_O_UNCONNECTED;
  wire [7:1]NLW_p_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_p_i_1_O_UNCONNECTED;
  wire [7:1]NLW_p_i_27_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_27_O_UNCONNECTED;
  wire [7:1]NLW_p_i_4_CO_UNCONNECTED;
  wire [7:2]NLW_p_i_4_O_UNCONNECTED;
  wire [7:1]NLW_p_i_47_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_47_O_UNCONNECTED;
  wire [7:1]NLW_p_i_67_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_67_O_UNCONNECTED;
  wire [7:1]NLW_p_i_7_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_7_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84 DCT_ama_addmuladdbkb_U17
       (.A(A_0),
        .D(D),
        .DINBDIN(DINBDIN),
        .WEA(WEA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85 DCT_mac_muladd_16cud_U18
       (.DSP_ALU_INST(DSP_ALU_INST_2),
        .DSP_ALU_INST_0(p_i_9_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U18_n_37,DCT_mac_muladd_16cud_U18_n_38,DCT_mac_muladd_16cud_U18_n_39,DCT_mac_muladd_16cud_U18_n_40,DCT_mac_muladd_16cud_U18_n_41,DCT_mac_muladd_16cud_U18_n_42,DCT_mac_muladd_16cud_U18_n_43,DCT_mac_muladd_16cud_U18_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U18_n_45,DCT_mac_muladd_16cud_U18_n_46,DCT_mac_muladd_16cud_U18_n_47,DCT_mac_muladd_16cud_U18_n_48,DCT_mac_muladd_16cud_U18_n_49,DCT_mac_muladd_16cud_U18_n_50,DCT_mac_muladd_16cud_U18_n_51,DCT_mac_muladd_16cud_U18_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U18_n_53,DCT_mac_muladd_16cud_U18_n_54,DCT_mac_muladd_16cud_U18_n_55}),
        .P({DCT_mac_muladd_16cud_U18_n_0,DCT_mac_muladd_16cud_U18_n_1,DCT_mac_muladd_16cud_U18_n_2,DCT_mac_muladd_16cud_U18_n_3,DCT_mac_muladd_16cud_U18_n_4,DCT_mac_muladd_16cud_U18_n_5,DCT_mac_muladd_16cud_U18_n_6,DCT_mac_muladd_16cud_U18_n_7,DCT_mac_muladd_16cud_U18_n_8,DCT_mac_muladd_16cud_U18_n_9,DCT_mac_muladd_16cud_U18_n_10,DCT_mac_muladd_16cud_U18_n_11,DCT_mac_muladd_16cud_U18_n_12,DCT_mac_muladd_16cud_U18_n_13,DCT_mac_muladd_16cud_U18_n_14,DCT_mac_muladd_16cud_U18_n_15,DCT_mac_muladd_16cud_U18_n_16,DCT_mac_muladd_16cud_U18_n_17,DCT_mac_muladd_16cud_U18_n_18,DCT_mac_muladd_16cud_U18_n_19,DCT_mac_muladd_16cud_U18_n_20,DCT_mac_muladd_16cud_U18_n_21,DCT_mac_muladd_16cud_U18_n_22,DCT_mac_muladd_16cud_U18_n_23,DCT_mac_muladd_16cud_U18_n_24,DCT_mac_muladd_16cud_U18_n_25,DCT_mac_muladd_16cud_U18_n_26,DCT_mac_muladd_16cud_U18_n_27,DCT_mac_muladd_16cud_U18_n_28}),
        .S({DCT_mac_muladd_16cud_U18_n_29,DCT_mac_muladd_16cud_U18_n_30,DCT_mac_muladd_16cud_U18_n_31,DCT_mac_muladd_16cud_U18_n_32,DCT_mac_muladd_16cud_U18_n_33,DCT_mac_muladd_16cud_U18_n_34,DCT_mac_muladd_16cud_U18_n_35,DCT_mac_muladd_16cud_U18_n_36}),
        .add_ln52_1_fu_558_p2_carry__2({DCT_mac_muladd_16fYi_U21_n_1,DCT_mac_muladd_16fYi_U21_n_2,DCT_mac_muladd_16fYi_U21_n_3,DCT_mac_muladd_16fYi_U21_n_4,DCT_mac_muladd_16fYi_U21_n_5,DCT_mac_muladd_16fYi_U21_n_6,DCT_mac_muladd_16fYi_U21_n_7,DCT_mac_muladd_16fYi_U21_n_8,DCT_mac_muladd_16fYi_U21_n_9,DCT_mac_muladd_16fYi_U21_n_10,DCT_mac_muladd_16fYi_U21_n_11,DCT_mac_muladd_16fYi_U21_n_12,DCT_mac_muladd_16fYi_U21_n_13,DCT_mac_muladd_16fYi_U21_n_14,DCT_mac_muladd_16fYi_U21_n_15,DCT_mac_muladd_16fYi_U21_n_16,DCT_mac_muladd_16fYi_U21_n_17,DCT_mac_muladd_16fYi_U21_n_18,DCT_mac_muladd_16fYi_U21_n_19,DCT_mac_muladd_16fYi_U21_n_20,DCT_mac_muladd_16fYi_U21_n_21,DCT_mac_muladd_16fYi_U21_n_22,DCT_mac_muladd_16fYi_U21_n_23,DCT_mac_muladd_16fYi_U21_n_24,DCT_mac_muladd_16fYi_U21_n_25,DCT_mac_muladd_16fYi_U21_n_26,DCT_mac_muladd_16fYi_U21_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86 DCT_mac_muladd_16cud_U38
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(p_i_29_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U38_n_37,DCT_mac_muladd_16cud_U38_n_38,DCT_mac_muladd_16cud_U38_n_39,DCT_mac_muladd_16cud_U38_n_40,DCT_mac_muladd_16cud_U38_n_41,DCT_mac_muladd_16cud_U38_n_42,DCT_mac_muladd_16cud_U38_n_43,DCT_mac_muladd_16cud_U38_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U38_n_45,DCT_mac_muladd_16cud_U38_n_46,DCT_mac_muladd_16cud_U38_n_47,DCT_mac_muladd_16cud_U38_n_48,DCT_mac_muladd_16cud_U38_n_49,DCT_mac_muladd_16cud_U38_n_50,DCT_mac_muladd_16cud_U38_n_51,DCT_mac_muladd_16cud_U38_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U38_n_53,DCT_mac_muladd_16cud_U38_n_54,DCT_mac_muladd_16cud_U38_n_55,DCT_mac_muladd_16cud_U38_n_56}),
        .P({DCT_mac_muladd_16cud_U38_n_0,DCT_mac_muladd_16cud_U38_n_1,DCT_mac_muladd_16cud_U38_n_2,DCT_mac_muladd_16cud_U38_n_3,DCT_mac_muladd_16cud_U38_n_4,DCT_mac_muladd_16cud_U38_n_5,DCT_mac_muladd_16cud_U38_n_6,DCT_mac_muladd_16cud_U38_n_7,DCT_mac_muladd_16cud_U38_n_8,DCT_mac_muladd_16cud_U38_n_9,DCT_mac_muladd_16cud_U38_n_10,DCT_mac_muladd_16cud_U38_n_11,DCT_mac_muladd_16cud_U38_n_12,DCT_mac_muladd_16cud_U38_n_13,DCT_mac_muladd_16cud_U38_n_14,DCT_mac_muladd_16cud_U38_n_15,DCT_mac_muladd_16cud_U38_n_16,DCT_mac_muladd_16cud_U38_n_17,DCT_mac_muladd_16cud_U38_n_18,DCT_mac_muladd_16cud_U38_n_19,DCT_mac_muladd_16cud_U38_n_20,DCT_mac_muladd_16cud_U38_n_21,DCT_mac_muladd_16cud_U38_n_22,DCT_mac_muladd_16cud_U38_n_23,DCT_mac_muladd_16cud_U38_n_24,DCT_mac_muladd_16cud_U38_n_25,DCT_mac_muladd_16cud_U38_n_26,DCT_mac_muladd_16cud_U38_n_27,DCT_mac_muladd_16cud_U38_n_28}),
        .S({DCT_mac_muladd_16cud_U38_n_29,DCT_mac_muladd_16cud_U38_n_30,DCT_mac_muladd_16cud_U38_n_31,DCT_mac_muladd_16cud_U38_n_32,DCT_mac_muladd_16cud_U38_n_33,DCT_mac_muladd_16cud_U38_n_34,DCT_mac_muladd_16cud_U38_n_35,DCT_mac_muladd_16cud_U38_n_36}),
        .add_ln52_3_fu_614_p2__84_carry__2(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87 DCT_mac_muladd_16cud_U42
       (.DSP_ALU_INST(DSP_ALU_INST_2),
        .DSP_ALU_INST_0(p_i_9_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U42_n_37,DCT_mac_muladd_16cud_U42_n_38,DCT_mac_muladd_16cud_U42_n_39,DCT_mac_muladd_16cud_U42_n_40,DCT_mac_muladd_16cud_U42_n_41,DCT_mac_muladd_16cud_U42_n_42,DCT_mac_muladd_16cud_U42_n_43,DCT_mac_muladd_16cud_U42_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U42_n_45,DCT_mac_muladd_16cud_U42_n_46,DCT_mac_muladd_16cud_U42_n_47,DCT_mac_muladd_16cud_U42_n_48,DCT_mac_muladd_16cud_U42_n_49,DCT_mac_muladd_16cud_U42_n_50,DCT_mac_muladd_16cud_U42_n_51,DCT_mac_muladd_16cud_U42_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U42_n_53,DCT_mac_muladd_16cud_U42_n_54,DCT_mac_muladd_16cud_U42_n_55,DCT_mac_muladd_16cud_U42_n_56}),
        .P({DCT_mac_muladd_16cud_U42_n_0,DCT_mac_muladd_16cud_U42_n_1,DCT_mac_muladd_16cud_U42_n_2,DCT_mac_muladd_16cud_U42_n_3,DCT_mac_muladd_16cud_U42_n_4,DCT_mac_muladd_16cud_U42_n_5,DCT_mac_muladd_16cud_U42_n_6,DCT_mac_muladd_16cud_U42_n_7,DCT_mac_muladd_16cud_U42_n_8,DCT_mac_muladd_16cud_U42_n_9,DCT_mac_muladd_16cud_U42_n_10,DCT_mac_muladd_16cud_U42_n_11,DCT_mac_muladd_16cud_U42_n_12,DCT_mac_muladd_16cud_U42_n_13,DCT_mac_muladd_16cud_U42_n_14,DCT_mac_muladd_16cud_U42_n_15,DCT_mac_muladd_16cud_U42_n_16,DCT_mac_muladd_16cud_U42_n_17,DCT_mac_muladd_16cud_U42_n_18,DCT_mac_muladd_16cud_U42_n_19,DCT_mac_muladd_16cud_U42_n_20,DCT_mac_muladd_16cud_U42_n_21,DCT_mac_muladd_16cud_U42_n_22,DCT_mac_muladd_16cud_U42_n_23,DCT_mac_muladd_16cud_U42_n_24,DCT_mac_muladd_16cud_U42_n_25,DCT_mac_muladd_16cud_U42_n_26,DCT_mac_muladd_16cud_U42_n_27,DCT_mac_muladd_16cud_U42_n_28}),
        .S({DCT_mac_muladd_16cud_U42_n_29,DCT_mac_muladd_16cud_U42_n_30,DCT_mac_muladd_16cud_U42_n_31,DCT_mac_muladd_16cud_U42_n_32,DCT_mac_muladd_16cud_U42_n_33,DCT_mac_muladd_16cud_U42_n_34,DCT_mac_muladd_16cud_U42_n_35,DCT_mac_muladd_16cud_U42_n_36}),
        .add_ln52_4_fu_642_p2_carry__2({DCT_mac_muladd_16qcK_U44_n_0,DCT_mac_muladd_16qcK_U44_n_1,DCT_mac_muladd_16qcK_U44_n_2,DCT_mac_muladd_16qcK_U44_n_3,DCT_mac_muladd_16qcK_U44_n_4,DCT_mac_muladd_16qcK_U44_n_5,DCT_mac_muladd_16qcK_U44_n_6,DCT_mac_muladd_16qcK_U44_n_7,DCT_mac_muladd_16qcK_U44_n_8,DCT_mac_muladd_16qcK_U44_n_9,DCT_mac_muladd_16qcK_U44_n_10,DCT_mac_muladd_16qcK_U44_n_11,DCT_mac_muladd_16qcK_U44_n_12,DCT_mac_muladd_16qcK_U44_n_13,DCT_mac_muladd_16qcK_U44_n_14,DCT_mac_muladd_16qcK_U44_n_15,DCT_mac_muladd_16qcK_U44_n_16,DCT_mac_muladd_16qcK_U44_n_17,DCT_mac_muladd_16qcK_U44_n_18,DCT_mac_muladd_16qcK_U44_n_19,DCT_mac_muladd_16qcK_U44_n_20,DCT_mac_muladd_16qcK_U44_n_21,DCT_mac_muladd_16qcK_U44_n_22,DCT_mac_muladd_16qcK_U44_n_23,DCT_mac_muladd_16qcK_U44_n_24,DCT_mac_muladd_16qcK_U44_n_25,DCT_mac_muladd_16qcK_U44_n_26,DCT_mac_muladd_16qcK_U44_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88 DCT_mac_muladd_16cud_U46
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(p_i_29_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U46_n_37,DCT_mac_muladd_16cud_U46_n_38,DCT_mac_muladd_16cud_U46_n_39,DCT_mac_muladd_16cud_U46_n_40,DCT_mac_muladd_16cud_U46_n_41,DCT_mac_muladd_16cud_U46_n_42,DCT_mac_muladd_16cud_U46_n_43,DCT_mac_muladd_16cud_U46_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U46_n_45,DCT_mac_muladd_16cud_U46_n_46,DCT_mac_muladd_16cud_U46_n_47,DCT_mac_muladd_16cud_U46_n_48,DCT_mac_muladd_16cud_U46_n_49,DCT_mac_muladd_16cud_U46_n_50,DCT_mac_muladd_16cud_U46_n_51,DCT_mac_muladd_16cud_U46_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U46_n_53,DCT_mac_muladd_16cud_U46_n_54,DCT_mac_muladd_16cud_U46_n_55,DCT_mac_muladd_16cud_U46_n_56}),
        .P({DCT_mac_muladd_16cud_U46_n_0,DCT_mac_muladd_16cud_U46_n_1,DCT_mac_muladd_16cud_U46_n_2,DCT_mac_muladd_16cud_U46_n_3,DCT_mac_muladd_16cud_U46_n_4,DCT_mac_muladd_16cud_U46_n_5,DCT_mac_muladd_16cud_U46_n_6,DCT_mac_muladd_16cud_U46_n_7,DCT_mac_muladd_16cud_U46_n_8,DCT_mac_muladd_16cud_U46_n_9,DCT_mac_muladd_16cud_U46_n_10,DCT_mac_muladd_16cud_U46_n_11,DCT_mac_muladd_16cud_U46_n_12,DCT_mac_muladd_16cud_U46_n_13,DCT_mac_muladd_16cud_U46_n_14,DCT_mac_muladd_16cud_U46_n_15,DCT_mac_muladd_16cud_U46_n_16,DCT_mac_muladd_16cud_U46_n_17,DCT_mac_muladd_16cud_U46_n_18,DCT_mac_muladd_16cud_U46_n_19,DCT_mac_muladd_16cud_U46_n_20,DCT_mac_muladd_16cud_U46_n_21,DCT_mac_muladd_16cud_U46_n_22,DCT_mac_muladd_16cud_U46_n_23,DCT_mac_muladd_16cud_U46_n_24,DCT_mac_muladd_16cud_U46_n_25,DCT_mac_muladd_16cud_U46_n_26,DCT_mac_muladd_16cud_U46_n_27,DCT_mac_muladd_16cud_U46_n_28}),
        .S({DCT_mac_muladd_16cud_U46_n_29,DCT_mac_muladd_16cud_U46_n_30,DCT_mac_muladd_16cud_U46_n_31,DCT_mac_muladd_16cud_U46_n_32,DCT_mac_muladd_16cud_U46_n_33,DCT_mac_muladd_16cud_U46_n_34,DCT_mac_muladd_16cud_U46_n_35,DCT_mac_muladd_16cud_U46_n_36}),
        .add_ln52_4_fu_642_p2__84_carry__2(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89 DCT_mac_muladd_16cud_U50
       (.DSP_ALU_INST(DSP_ALU_INST_2),
        .DSP_ALU_INST_0(p_i_9_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U50_n_37,DCT_mac_muladd_16cud_U50_n_38,DCT_mac_muladd_16cud_U50_n_39,DCT_mac_muladd_16cud_U50_n_40,DCT_mac_muladd_16cud_U50_n_41,DCT_mac_muladd_16cud_U50_n_42,DCT_mac_muladd_16cud_U50_n_43,DCT_mac_muladd_16cud_U50_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U50_n_45,DCT_mac_muladd_16cud_U50_n_46,DCT_mac_muladd_16cud_U50_n_47,DCT_mac_muladd_16cud_U50_n_48,DCT_mac_muladd_16cud_U50_n_49,DCT_mac_muladd_16cud_U50_n_50,DCT_mac_muladd_16cud_U50_n_51,DCT_mac_muladd_16cud_U50_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U50_n_53,DCT_mac_muladd_16cud_U50_n_54,DCT_mac_muladd_16cud_U50_n_55,DCT_mac_muladd_16cud_U50_n_56}),
        .P({DCT_mac_muladd_16cud_U50_n_0,DCT_mac_muladd_16cud_U50_n_1,DCT_mac_muladd_16cud_U50_n_2,DCT_mac_muladd_16cud_U50_n_3,DCT_mac_muladd_16cud_U50_n_4,DCT_mac_muladd_16cud_U50_n_5,DCT_mac_muladd_16cud_U50_n_6,DCT_mac_muladd_16cud_U50_n_7,DCT_mac_muladd_16cud_U50_n_8,DCT_mac_muladd_16cud_U50_n_9,DCT_mac_muladd_16cud_U50_n_10,DCT_mac_muladd_16cud_U50_n_11,DCT_mac_muladd_16cud_U50_n_12,DCT_mac_muladd_16cud_U50_n_13,DCT_mac_muladd_16cud_U50_n_14,DCT_mac_muladd_16cud_U50_n_15,DCT_mac_muladd_16cud_U50_n_16,DCT_mac_muladd_16cud_U50_n_17,DCT_mac_muladd_16cud_U50_n_18,DCT_mac_muladd_16cud_U50_n_19,DCT_mac_muladd_16cud_U50_n_20,DCT_mac_muladd_16cud_U50_n_21,DCT_mac_muladd_16cud_U50_n_22,DCT_mac_muladd_16cud_U50_n_23,DCT_mac_muladd_16cud_U50_n_24,DCT_mac_muladd_16cud_U50_n_25,DCT_mac_muladd_16cud_U50_n_26,DCT_mac_muladd_16cud_U50_n_27,DCT_mac_muladd_16cud_U50_n_28}),
        .S({DCT_mac_muladd_16cud_U50_n_29,DCT_mac_muladd_16cud_U50_n_30,DCT_mac_muladd_16cud_U50_n_31,DCT_mac_muladd_16cud_U50_n_32,DCT_mac_muladd_16cud_U50_n_33,DCT_mac_muladd_16cud_U50_n_34,DCT_mac_muladd_16cud_U50_n_35,DCT_mac_muladd_16cud_U50_n_36}),
        .add_ln52_5_fu_670_p2_carry__2({DCT_mac_muladd_16sc4_U52_n_0,DCT_mac_muladd_16sc4_U52_n_1,DCT_mac_muladd_16sc4_U52_n_2,DCT_mac_muladd_16sc4_U52_n_3,DCT_mac_muladd_16sc4_U52_n_4,DCT_mac_muladd_16sc4_U52_n_5,DCT_mac_muladd_16sc4_U52_n_6,DCT_mac_muladd_16sc4_U52_n_7,DCT_mac_muladd_16sc4_U52_n_8,DCT_mac_muladd_16sc4_U52_n_9,DCT_mac_muladd_16sc4_U52_n_10,DCT_mac_muladd_16sc4_U52_n_11,DCT_mac_muladd_16sc4_U52_n_12,DCT_mac_muladd_16sc4_U52_n_13,DCT_mac_muladd_16sc4_U52_n_14,DCT_mac_muladd_16sc4_U52_n_15,DCT_mac_muladd_16sc4_U52_n_16,DCT_mac_muladd_16sc4_U52_n_17,DCT_mac_muladd_16sc4_U52_n_18,DCT_mac_muladd_16sc4_U52_n_19,DCT_mac_muladd_16sc4_U52_n_20,DCT_mac_muladd_16sc4_U52_n_21,DCT_mac_muladd_16sc4_U52_n_22,DCT_mac_muladd_16sc4_U52_n_23,DCT_mac_muladd_16sc4_U52_n_24,DCT_mac_muladd_16sc4_U52_n_25,DCT_mac_muladd_16sc4_U52_n_26,DCT_mac_muladd_16sc4_U52_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90 DCT_mac_muladd_16cud_U68
       (.DI(DCT_mac_muladd_16cud_U68_n_27),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .DSP_ALU_INST_0(p_i_57_0),
        .P({DCT_mac_muladd_16cud_U68_n_0,DCT_mac_muladd_16cud_U68_n_1,DCT_mac_muladd_16cud_U68_n_2,DCT_mac_muladd_16cud_U68_n_3,DCT_mac_muladd_16cud_U68_n_4,DCT_mac_muladd_16cud_U68_n_5,DCT_mac_muladd_16cud_U68_n_6,DCT_mac_muladd_16cud_U68_n_7,DCT_mac_muladd_16cud_U68_n_8,DCT_mac_muladd_16cud_U68_n_9,DCT_mac_muladd_16cud_U68_n_10,DCT_mac_muladd_16cud_U68_n_11,DCT_mac_muladd_16cud_U68_n_12,DCT_mac_muladd_16cud_U68_n_13,DCT_mac_muladd_16cud_U68_n_14,DCT_mac_muladd_16cud_U68_n_15,DCT_mac_muladd_16cud_U68_n_16,DCT_mac_muladd_16cud_U68_n_17,DCT_mac_muladd_16cud_U68_n_18,DCT_mac_muladd_16cud_U68_n_19,DCT_mac_muladd_16cud_U68_n_20,DCT_mac_muladd_16cud_U68_n_21,DCT_mac_muladd_16cud_U68_n_22,DCT_mac_muladd_16cud_U68_n_23,DCT_mac_muladd_16cud_U68_n_24,DCT_mac_muladd_16cud_U68_n_25,DCT_mac_muladd_16cud_U68_n_26}),
        .S({DCT_mac_muladd_16cud_U68_n_28,DCT_mac_muladd_16cud_U68_n_29}),
        .add_ln52_7_fu_734_p2_carry__2(DCT_mac_muladd_16fYi_U66_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91 DCT_mac_muladd_16cud_U70
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(p_i_29_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16cud_U70_n_37,DCT_mac_muladd_16cud_U70_n_38,DCT_mac_muladd_16cud_U70_n_39,DCT_mac_muladd_16cud_U70_n_40,DCT_mac_muladd_16cud_U70_n_41,DCT_mac_muladd_16cud_U70_n_42,DCT_mac_muladd_16cud_U70_n_43,DCT_mac_muladd_16cud_U70_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16cud_U70_n_45,DCT_mac_muladd_16cud_U70_n_46,DCT_mac_muladd_16cud_U70_n_47,DCT_mac_muladd_16cud_U70_n_48,DCT_mac_muladd_16cud_U70_n_49,DCT_mac_muladd_16cud_U70_n_50,DCT_mac_muladd_16cud_U70_n_51,DCT_mac_muladd_16cud_U70_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16cud_U70_n_53,DCT_mac_muladd_16cud_U70_n_54,DCT_mac_muladd_16cud_U70_n_55}),
        .P({DCT_mac_muladd_16cud_U70_n_0,DCT_mac_muladd_16cud_U70_n_1,DCT_mac_muladd_16cud_U70_n_2,DCT_mac_muladd_16cud_U70_n_3,DCT_mac_muladd_16cud_U70_n_4,DCT_mac_muladd_16cud_U70_n_5,DCT_mac_muladd_16cud_U70_n_6,DCT_mac_muladd_16cud_U70_n_7,DCT_mac_muladd_16cud_U70_n_8,DCT_mac_muladd_16cud_U70_n_9,DCT_mac_muladd_16cud_U70_n_10,DCT_mac_muladd_16cud_U70_n_11,DCT_mac_muladd_16cud_U70_n_12,DCT_mac_muladd_16cud_U70_n_13,DCT_mac_muladd_16cud_U70_n_14,DCT_mac_muladd_16cud_U70_n_15,DCT_mac_muladd_16cud_U70_n_16,DCT_mac_muladd_16cud_U70_n_17,DCT_mac_muladd_16cud_U70_n_18,DCT_mac_muladd_16cud_U70_n_19,DCT_mac_muladd_16cud_U70_n_20,DCT_mac_muladd_16cud_U70_n_21,DCT_mac_muladd_16cud_U70_n_22,DCT_mac_muladd_16cud_U70_n_23,DCT_mac_muladd_16cud_U70_n_24,DCT_mac_muladd_16cud_U70_n_25,DCT_mac_muladd_16cud_U70_n_26,DCT_mac_muladd_16cud_U70_n_27,DCT_mac_muladd_16cud_U70_n_28}),
        .S({DCT_mac_muladd_16cud_U70_n_29,DCT_mac_muladd_16cud_U70_n_30,DCT_mac_muladd_16cud_U70_n_31,DCT_mac_muladd_16cud_U70_n_32,DCT_mac_muladd_16cud_U70_n_33,DCT_mac_muladd_16cud_U70_n_34,DCT_mac_muladd_16cud_U70_n_35,DCT_mac_muladd_16cud_U70_n_36}),
        .add_ln52_7_fu_734_p2__84_carry__2(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [26:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92 DCT_mac_muladd_16fYi_U21
       (.DSP_ALU_INST(p_i_57_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_1),
        .P({DCT_mac_muladd_16fYi_U21_n_0,DCT_mac_muladd_16fYi_U21_n_1,DCT_mac_muladd_16fYi_U21_n_2,DCT_mac_muladd_16fYi_U21_n_3,DCT_mac_muladd_16fYi_U21_n_4,DCT_mac_muladd_16fYi_U21_n_5,DCT_mac_muladd_16fYi_U21_n_6,DCT_mac_muladd_16fYi_U21_n_7,DCT_mac_muladd_16fYi_U21_n_8,DCT_mac_muladd_16fYi_U21_n_9,DCT_mac_muladd_16fYi_U21_n_10,DCT_mac_muladd_16fYi_U21_n_11,DCT_mac_muladd_16fYi_U21_n_12,DCT_mac_muladd_16fYi_U21_n_13,DCT_mac_muladd_16fYi_U21_n_14,DCT_mac_muladd_16fYi_U21_n_15,DCT_mac_muladd_16fYi_U21_n_16,DCT_mac_muladd_16fYi_U21_n_17,DCT_mac_muladd_16fYi_U21_n_18,DCT_mac_muladd_16fYi_U21_n_19,DCT_mac_muladd_16fYi_U21_n_20,DCT_mac_muladd_16fYi_U21_n_21,DCT_mac_muladd_16fYi_U21_n_22,DCT_mac_muladd_16fYi_U21_n_23,DCT_mac_muladd_16fYi_U21_n_24,DCT_mac_muladd_16fYi_U21_n_25,DCT_mac_muladd_16fYi_U21_n_26,DCT_mac_muladd_16fYi_U21_n_27}),
        .S({DCT_mac_muladd_16fYi_U21_n_28,DCT_mac_muladd_16fYi_U21_n_29}),
        .add_ln52_1_fu_558_p2_carry__2({DCT_mac_muladd_16cud_U18_n_0,DCT_mac_muladd_16cud_U18_n_1}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93 DCT_mac_muladd_16fYi_U66
       (.DSP_ALU_INST(DSP_ALU_INST_2),
        .DSP_ALU_INST_0(p_i_9_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16fYi_U66_n_36,DCT_mac_muladd_16fYi_U66_n_37,DCT_mac_muladd_16fYi_U66_n_38,DCT_mac_muladd_16fYi_U66_n_39,DCT_mac_muladd_16fYi_U66_n_40,DCT_mac_muladd_16fYi_U66_n_41,DCT_mac_muladd_16fYi_U66_n_42,DCT_mac_muladd_16fYi_U66_n_43}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16fYi_U66_n_44,DCT_mac_muladd_16fYi_U66_n_45,DCT_mac_muladd_16fYi_U66_n_46,DCT_mac_muladd_16fYi_U66_n_47,DCT_mac_muladd_16fYi_U66_n_48,DCT_mac_muladd_16fYi_U66_n_49,DCT_mac_muladd_16fYi_U66_n_50,DCT_mac_muladd_16fYi_U66_n_51}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16fYi_U66_n_52,DCT_mac_muladd_16fYi_U66_n_53,DCT_mac_muladd_16fYi_U66_n_54}),
        .P({DCT_mac_muladd_16fYi_U66_n_0,DCT_mac_muladd_16fYi_U66_n_1,DCT_mac_muladd_16fYi_U66_n_2,DCT_mac_muladd_16fYi_U66_n_3,DCT_mac_muladd_16fYi_U66_n_4,DCT_mac_muladd_16fYi_U66_n_5,DCT_mac_muladd_16fYi_U66_n_6,DCT_mac_muladd_16fYi_U66_n_7,DCT_mac_muladd_16fYi_U66_n_8,DCT_mac_muladd_16fYi_U66_n_9,DCT_mac_muladd_16fYi_U66_n_10,DCT_mac_muladd_16fYi_U66_n_11,DCT_mac_muladd_16fYi_U66_n_12,DCT_mac_muladd_16fYi_U66_n_13,DCT_mac_muladd_16fYi_U66_n_14,DCT_mac_muladd_16fYi_U66_n_15,DCT_mac_muladd_16fYi_U66_n_16,DCT_mac_muladd_16fYi_U66_n_17,DCT_mac_muladd_16fYi_U66_n_18,DCT_mac_muladd_16fYi_U66_n_19,DCT_mac_muladd_16fYi_U66_n_20,DCT_mac_muladd_16fYi_U66_n_21,DCT_mac_muladd_16fYi_U66_n_22,DCT_mac_muladd_16fYi_U66_n_23,DCT_mac_muladd_16fYi_U66_n_24,DCT_mac_muladd_16fYi_U66_n_25,DCT_mac_muladd_16fYi_U66_n_26,DCT_mac_muladd_16fYi_U66_n_27}),
        .S({DCT_mac_muladd_16fYi_U66_n_28,DCT_mac_muladd_16fYi_U66_n_29,DCT_mac_muladd_16fYi_U66_n_30,DCT_mac_muladd_16fYi_U66_n_31,DCT_mac_muladd_16fYi_U66_n_32,DCT_mac_muladd_16fYi_U66_n_33,DCT_mac_muladd_16fYi_U66_n_34,DCT_mac_muladd_16fYi_U66_n_35}),
        .add_ln52_7_fu_734_p2_carry__2({DCT_mac_muladd_16cud_U68_n_0,DCT_mac_muladd_16cud_U68_n_1,DCT_mac_muladd_16cud_U68_n_2,DCT_mac_muladd_16cud_U68_n_3,DCT_mac_muladd_16cud_U68_n_4,DCT_mac_muladd_16cud_U68_n_5,DCT_mac_muladd_16cud_U68_n_6,DCT_mac_muladd_16cud_U68_n_7,DCT_mac_muladd_16cud_U68_n_8,DCT_mac_muladd_16cud_U68_n_9,DCT_mac_muladd_16cud_U68_n_10,DCT_mac_muladd_16cud_U68_n_11,DCT_mac_muladd_16cud_U68_n_12,DCT_mac_muladd_16cud_U68_n_13,DCT_mac_muladd_16cud_U68_n_14,DCT_mac_muladd_16cud_U68_n_15,DCT_mac_muladd_16cud_U68_n_16,DCT_mac_muladd_16cud_U68_n_17,DCT_mac_muladd_16cud_U68_n_18,DCT_mac_muladd_16cud_U68_n_19,DCT_mac_muladd_16cud_U68_n_20,DCT_mac_muladd_16cud_U68_n_21,DCT_mac_muladd_16cud_U68_n_22,DCT_mac_muladd_16cud_U68_n_23,DCT_mac_muladd_16cud_U68_n_24,DCT_mac_muladd_16cud_U68_n_25,DCT_mac_muladd_16cud_U68_n_26}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94 DCT_mac_muladd_16g8j_U22
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(p_i_29_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16g8j_U22_n_36,DCT_mac_muladd_16g8j_U22_n_37,DCT_mac_muladd_16g8j_U22_n_38,DCT_mac_muladd_16g8j_U22_n_39,DCT_mac_muladd_16g8j_U22_n_40,DCT_mac_muladd_16g8j_U22_n_41,DCT_mac_muladd_16g8j_U22_n_42,DCT_mac_muladd_16g8j_U22_n_43}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16g8j_U22_n_44,DCT_mac_muladd_16g8j_U22_n_45,DCT_mac_muladd_16g8j_U22_n_46,DCT_mac_muladd_16g8j_U22_n_47,DCT_mac_muladd_16g8j_U22_n_48,DCT_mac_muladd_16g8j_U22_n_49,DCT_mac_muladd_16g8j_U22_n_50,DCT_mac_muladd_16g8j_U22_n_51}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16g8j_U22_n_52,DCT_mac_muladd_16g8j_U22_n_53,DCT_mac_muladd_16g8j_U22_n_54}),
        .P({DCT_mac_muladd_16g8j_U22_n_0,DCT_mac_muladd_16g8j_U22_n_1,DCT_mac_muladd_16g8j_U22_n_2,DCT_mac_muladd_16g8j_U22_n_3,DCT_mac_muladd_16g8j_U22_n_4,DCT_mac_muladd_16g8j_U22_n_5,DCT_mac_muladd_16g8j_U22_n_6,DCT_mac_muladd_16g8j_U22_n_7,DCT_mac_muladd_16g8j_U22_n_8,DCT_mac_muladd_16g8j_U22_n_9,DCT_mac_muladd_16g8j_U22_n_10,DCT_mac_muladd_16g8j_U22_n_11,DCT_mac_muladd_16g8j_U22_n_12,DCT_mac_muladd_16g8j_U22_n_13,DCT_mac_muladd_16g8j_U22_n_14,DCT_mac_muladd_16g8j_U22_n_15,DCT_mac_muladd_16g8j_U22_n_16,DCT_mac_muladd_16g8j_U22_n_17,DCT_mac_muladd_16g8j_U22_n_18,DCT_mac_muladd_16g8j_U22_n_19,DCT_mac_muladd_16g8j_U22_n_20,DCT_mac_muladd_16g8j_U22_n_21,DCT_mac_muladd_16g8j_U22_n_22,DCT_mac_muladd_16g8j_U22_n_23,DCT_mac_muladd_16g8j_U22_n_24,DCT_mac_muladd_16g8j_U22_n_25,DCT_mac_muladd_16g8j_U22_n_26,DCT_mac_muladd_16g8j_U22_n_27}),
        .S({DCT_mac_muladd_16g8j_U22_n_28,DCT_mac_muladd_16g8j_U22_n_29,DCT_mac_muladd_16g8j_U22_n_30,DCT_mac_muladd_16g8j_U22_n_31,DCT_mac_muladd_16g8j_U22_n_32,DCT_mac_muladd_16g8j_U22_n_33,DCT_mac_muladd_16g8j_U22_n_34,DCT_mac_muladd_16g8j_U22_n_35}),
        .add_ln52_1_fu_558_p2__84_carry__2(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95 DCT_mac_muladd_16ibs_U24
       (.DI(DCT_mac_muladd_16ibs_U24_n_27),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ),
        .P(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0 ),
        .S({DCT_mac_muladd_16ibs_U24_n_28,DCT_mac_muladd_16ibs_U24_n_29}),
        .add_ln52_1_fu_558_p2__84_carry__2(DCT_mac_muladd_16g8j_U22_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96 DCT_mac_muladd_16ibs_U48
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ),
        .P(\DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0 ),
        .S(DCT_mac_muladd_16ibs_U48_n_28),
        .add_ln52_4_fu_642_p2__84_carry__2(DCT_mac_muladd_16cud_U46_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97 DCT_mac_muladd_16jbC_U25
       (.A(A),
        .P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98 DCT_mac_muladd_16jbC_U41
       (.A(A),
        .P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99 DCT_mac_muladd_16jbC_U57
       (.A(A),
        .P(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100 DCT_mac_muladd_16kbM_U27
       (.DSP_ALU_INST(p_i_9_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16kbM_U27_n_37,DCT_mac_muladd_16kbM_U27_n_38,DCT_mac_muladd_16kbM_U27_n_39,DCT_mac_muladd_16kbM_U27_n_40,DCT_mac_muladd_16kbM_U27_n_41,DCT_mac_muladd_16kbM_U27_n_42,DCT_mac_muladd_16kbM_U27_n_43,DCT_mac_muladd_16kbM_U27_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16kbM_U27_n_45,DCT_mac_muladd_16kbM_U27_n_46,DCT_mac_muladd_16kbM_U27_n_47,DCT_mac_muladd_16kbM_U27_n_48,DCT_mac_muladd_16kbM_U27_n_49,DCT_mac_muladd_16kbM_U27_n_50,DCT_mac_muladd_16kbM_U27_n_51,DCT_mac_muladd_16kbM_U27_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16kbM_U27_n_53,DCT_mac_muladd_16kbM_U27_n_54,DCT_mac_muladd_16kbM_U27_n_55,DCT_mac_muladd_16kbM_U27_n_56}),
        .P({DCT_mac_muladd_16kbM_U27_n_0,DCT_mac_muladd_16kbM_U27_n_1,DCT_mac_muladd_16kbM_U27_n_2,DCT_mac_muladd_16kbM_U27_n_3,DCT_mac_muladd_16kbM_U27_n_4,DCT_mac_muladd_16kbM_U27_n_5,DCT_mac_muladd_16kbM_U27_n_6,DCT_mac_muladd_16kbM_U27_n_7,DCT_mac_muladd_16kbM_U27_n_8,DCT_mac_muladd_16kbM_U27_n_9,DCT_mac_muladd_16kbM_U27_n_10,DCT_mac_muladd_16kbM_U27_n_11,DCT_mac_muladd_16kbM_U27_n_12,DCT_mac_muladd_16kbM_U27_n_13,DCT_mac_muladd_16kbM_U27_n_14,DCT_mac_muladd_16kbM_U27_n_15,DCT_mac_muladd_16kbM_U27_n_16,DCT_mac_muladd_16kbM_U27_n_17,DCT_mac_muladd_16kbM_U27_n_18,DCT_mac_muladd_16kbM_U27_n_19,DCT_mac_muladd_16kbM_U27_n_20,DCT_mac_muladd_16kbM_U27_n_21,DCT_mac_muladd_16kbM_U27_n_22,DCT_mac_muladd_16kbM_U27_n_23,DCT_mac_muladd_16kbM_U27_n_24,DCT_mac_muladd_16kbM_U27_n_25,DCT_mac_muladd_16kbM_U27_n_26,DCT_mac_muladd_16kbM_U27_n_27,DCT_mac_muladd_16kbM_U27_n_28}),
        .S({DCT_mac_muladd_16kbM_U27_n_29,DCT_mac_muladd_16kbM_U27_n_30,DCT_mac_muladd_16kbM_U27_n_31,DCT_mac_muladd_16kbM_U27_n_32,DCT_mac_muladd_16kbM_U27_n_33,DCT_mac_muladd_16kbM_U27_n_34,DCT_mac_muladd_16kbM_U27_n_35,DCT_mac_muladd_16kbM_U27_n_36}),
        .add_ln52_2_fu_586_p2_carry__2({DCT_mac_muladd_16lbW_U28_n_0,DCT_mac_muladd_16lbW_U28_n_1,DCT_mac_muladd_16lbW_U28_n_2,DCT_mac_muladd_16lbW_U28_n_3,DCT_mac_muladd_16lbW_U28_n_4,DCT_mac_muladd_16lbW_U28_n_5,DCT_mac_muladd_16lbW_U28_n_6,DCT_mac_muladd_16lbW_U28_n_7,DCT_mac_muladd_16lbW_U28_n_8,DCT_mac_muladd_16lbW_U28_n_9,DCT_mac_muladd_16lbW_U28_n_10,DCT_mac_muladd_16lbW_U28_n_11,DCT_mac_muladd_16lbW_U28_n_12,DCT_mac_muladd_16lbW_U28_n_13,DCT_mac_muladd_16lbW_U28_n_14,DCT_mac_muladd_16lbW_U28_n_15,DCT_mac_muladd_16lbW_U28_n_16,DCT_mac_muladd_16lbW_U28_n_17,DCT_mac_muladd_16lbW_U28_n_18,DCT_mac_muladd_16lbW_U28_n_19,DCT_mac_muladd_16lbW_U28_n_20,DCT_mac_muladd_16lbW_U28_n_21,DCT_mac_muladd_16lbW_U28_n_22,DCT_mac_muladd_16lbW_U28_n_23,DCT_mac_muladd_16lbW_U28_n_24,DCT_mac_muladd_16lbW_U28_n_25,DCT_mac_muladd_16lbW_U28_n_26,DCT_mac_muladd_16lbW_U28_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101 DCT_mac_muladd_16kbM_U58
       (.DSP_ALU_INST(DSP_ALU_INST_2),
        .DSP_ALU_INST_0(p_i_9_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16kbM_U58_n_37,DCT_mac_muladd_16kbM_U58_n_38,DCT_mac_muladd_16kbM_U58_n_39,DCT_mac_muladd_16kbM_U58_n_40,DCT_mac_muladd_16kbM_U58_n_41,DCT_mac_muladd_16kbM_U58_n_42,DCT_mac_muladd_16kbM_U58_n_43,DCT_mac_muladd_16kbM_U58_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16kbM_U58_n_45,DCT_mac_muladd_16kbM_U58_n_46,DCT_mac_muladd_16kbM_U58_n_47,DCT_mac_muladd_16kbM_U58_n_48,DCT_mac_muladd_16kbM_U58_n_49,DCT_mac_muladd_16kbM_U58_n_50,DCT_mac_muladd_16kbM_U58_n_51,DCT_mac_muladd_16kbM_U58_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16kbM_U58_n_53,DCT_mac_muladd_16kbM_U58_n_54,DCT_mac_muladd_16kbM_U58_n_55,DCT_mac_muladd_16kbM_U58_n_56}),
        .P({DCT_mac_muladd_16kbM_U58_n_0,DCT_mac_muladd_16kbM_U58_n_1,DCT_mac_muladd_16kbM_U58_n_2,DCT_mac_muladd_16kbM_U58_n_3,DCT_mac_muladd_16kbM_U58_n_4,DCT_mac_muladd_16kbM_U58_n_5,DCT_mac_muladd_16kbM_U58_n_6,DCT_mac_muladd_16kbM_U58_n_7,DCT_mac_muladd_16kbM_U58_n_8,DCT_mac_muladd_16kbM_U58_n_9,DCT_mac_muladd_16kbM_U58_n_10,DCT_mac_muladd_16kbM_U58_n_11,DCT_mac_muladd_16kbM_U58_n_12,DCT_mac_muladd_16kbM_U58_n_13,DCT_mac_muladd_16kbM_U58_n_14,DCT_mac_muladd_16kbM_U58_n_15,DCT_mac_muladd_16kbM_U58_n_16,DCT_mac_muladd_16kbM_U58_n_17,DCT_mac_muladd_16kbM_U58_n_18,DCT_mac_muladd_16kbM_U58_n_19,DCT_mac_muladd_16kbM_U58_n_20,DCT_mac_muladd_16kbM_U58_n_21,DCT_mac_muladd_16kbM_U58_n_22,DCT_mac_muladd_16kbM_U58_n_23,DCT_mac_muladd_16kbM_U58_n_24,DCT_mac_muladd_16kbM_U58_n_25,DCT_mac_muladd_16kbM_U58_n_26,DCT_mac_muladd_16kbM_U58_n_27,DCT_mac_muladd_16kbM_U58_n_28}),
        .S({DCT_mac_muladd_16kbM_U58_n_29,DCT_mac_muladd_16kbM_U58_n_30,DCT_mac_muladd_16kbM_U58_n_31,DCT_mac_muladd_16kbM_U58_n_32,DCT_mac_muladd_16kbM_U58_n_33,DCT_mac_muladd_16kbM_U58_n_34,DCT_mac_muladd_16kbM_U58_n_35,DCT_mac_muladd_16kbM_U58_n_36}),
        .add_ln52_6_fu_698_p2_carry__2({DCT_mac_muladd_16lbW_U61_n_0,DCT_mac_muladd_16lbW_U61_n_1,DCT_mac_muladd_16lbW_U61_n_2,DCT_mac_muladd_16lbW_U61_n_3,DCT_mac_muladd_16lbW_U61_n_4,DCT_mac_muladd_16lbW_U61_n_5,DCT_mac_muladd_16lbW_U61_n_6,DCT_mac_muladd_16lbW_U61_n_7,DCT_mac_muladd_16lbW_U61_n_8,DCT_mac_muladd_16lbW_U61_n_9,DCT_mac_muladd_16lbW_U61_n_10,DCT_mac_muladd_16lbW_U61_n_11,DCT_mac_muladd_16lbW_U61_n_12,DCT_mac_muladd_16lbW_U61_n_13,DCT_mac_muladd_16lbW_U61_n_14,DCT_mac_muladd_16lbW_U61_n_15,DCT_mac_muladd_16lbW_U61_n_16,DCT_mac_muladd_16lbW_U61_n_17,DCT_mac_muladd_16lbW_U61_n_18,DCT_mac_muladd_16lbW_U61_n_19,DCT_mac_muladd_16lbW_U61_n_20,DCT_mac_muladd_16lbW_U61_n_21,DCT_mac_muladd_16lbW_U61_n_22,DCT_mac_muladd_16lbW_U61_n_23,DCT_mac_muladd_16lbW_U61_n_24,DCT_mac_muladd_16lbW_U61_n_25,DCT_mac_muladd_16lbW_U61_n_26,DCT_mac_muladd_16lbW_U61_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102 DCT_mac_muladd_16lbW_U28
       (.DSP_ALU_INST(DSP_ALU_INST_1),
        .DSP_ALU_INST_0(p_i_57_0),
        .P({DCT_mac_muladd_16lbW_U28_n_0,DCT_mac_muladd_16lbW_U28_n_1,DCT_mac_muladd_16lbW_U28_n_2,DCT_mac_muladd_16lbW_U28_n_3,DCT_mac_muladd_16lbW_U28_n_4,DCT_mac_muladd_16lbW_U28_n_5,DCT_mac_muladd_16lbW_U28_n_6,DCT_mac_muladd_16lbW_U28_n_7,DCT_mac_muladd_16lbW_U28_n_8,DCT_mac_muladd_16lbW_U28_n_9,DCT_mac_muladd_16lbW_U28_n_10,DCT_mac_muladd_16lbW_U28_n_11,DCT_mac_muladd_16lbW_U28_n_12,DCT_mac_muladd_16lbW_U28_n_13,DCT_mac_muladd_16lbW_U28_n_14,DCT_mac_muladd_16lbW_U28_n_15,DCT_mac_muladd_16lbW_U28_n_16,DCT_mac_muladd_16lbW_U28_n_17,DCT_mac_muladd_16lbW_U28_n_18,DCT_mac_muladd_16lbW_U28_n_19,DCT_mac_muladd_16lbW_U28_n_20,DCT_mac_muladd_16lbW_U28_n_21,DCT_mac_muladd_16lbW_U28_n_22,DCT_mac_muladd_16lbW_U28_n_23,DCT_mac_muladd_16lbW_U28_n_24,DCT_mac_muladd_16lbW_U28_n_25,DCT_mac_muladd_16lbW_U28_n_26,DCT_mac_muladd_16lbW_U28_n_27}),
        .S(DCT_mac_muladd_16lbW_U28_n_28),
        .add_ln52_2_fu_586_p2_carry__2(DCT_mac_muladd_16kbM_U27_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103 DCT_mac_muladd_16lbW_U31
       (.DSP_ALU_INST(p_i_29_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16lbW_U31_n_37,DCT_mac_muladd_16lbW_U31_n_38,DCT_mac_muladd_16lbW_U31_n_39,DCT_mac_muladd_16lbW_U31_n_40,DCT_mac_muladd_16lbW_U31_n_41,DCT_mac_muladd_16lbW_U31_n_42,DCT_mac_muladd_16lbW_U31_n_43,DCT_mac_muladd_16lbW_U31_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16lbW_U31_n_45,DCT_mac_muladd_16lbW_U31_n_46,DCT_mac_muladd_16lbW_U31_n_47,DCT_mac_muladd_16lbW_U31_n_48,DCT_mac_muladd_16lbW_U31_n_49,DCT_mac_muladd_16lbW_U31_n_50,DCT_mac_muladd_16lbW_U31_n_51,DCT_mac_muladd_16lbW_U31_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16lbW_U31_n_53,DCT_mac_muladd_16lbW_U31_n_54,DCT_mac_muladd_16lbW_U31_n_55,DCT_mac_muladd_16lbW_U31_n_56}),
        .P({DCT_mac_muladd_16lbW_U31_n_0,DCT_mac_muladd_16lbW_U31_n_1,DCT_mac_muladd_16lbW_U31_n_2,DCT_mac_muladd_16lbW_U31_n_3,DCT_mac_muladd_16lbW_U31_n_4,DCT_mac_muladd_16lbW_U31_n_5,DCT_mac_muladd_16lbW_U31_n_6,DCT_mac_muladd_16lbW_U31_n_7,DCT_mac_muladd_16lbW_U31_n_8,DCT_mac_muladd_16lbW_U31_n_9,DCT_mac_muladd_16lbW_U31_n_10,DCT_mac_muladd_16lbW_U31_n_11,DCT_mac_muladd_16lbW_U31_n_12,DCT_mac_muladd_16lbW_U31_n_13,DCT_mac_muladd_16lbW_U31_n_14,DCT_mac_muladd_16lbW_U31_n_15,DCT_mac_muladd_16lbW_U31_n_16,DCT_mac_muladd_16lbW_U31_n_17,DCT_mac_muladd_16lbW_U31_n_18,DCT_mac_muladd_16lbW_U31_n_19,DCT_mac_muladd_16lbW_U31_n_20,DCT_mac_muladd_16lbW_U31_n_21,DCT_mac_muladd_16lbW_U31_n_22,DCT_mac_muladd_16lbW_U31_n_23,DCT_mac_muladd_16lbW_U31_n_24,DCT_mac_muladd_16lbW_U31_n_25,DCT_mac_muladd_16lbW_U31_n_26,DCT_mac_muladd_16lbW_U31_n_27,DCT_mac_muladd_16lbW_U31_n_28}),
        .S({DCT_mac_muladd_16lbW_U31_n_29,DCT_mac_muladd_16lbW_U31_n_30,DCT_mac_muladd_16lbW_U31_n_31,DCT_mac_muladd_16lbW_U31_n_32,DCT_mac_muladd_16lbW_U31_n_33,DCT_mac_muladd_16lbW_U31_n_34,DCT_mac_muladd_16lbW_U31_n_35,DCT_mac_muladd_16lbW_U31_n_36}),
        .add_ln52_2_fu_586_p2__84_carry__2(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104 DCT_mac_muladd_16lbW_U61
       (.DSP_ALU_INST(p_i_57_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_1),
        .P({DCT_mac_muladd_16lbW_U61_n_0,DCT_mac_muladd_16lbW_U61_n_1,DCT_mac_muladd_16lbW_U61_n_2,DCT_mac_muladd_16lbW_U61_n_3,DCT_mac_muladd_16lbW_U61_n_4,DCT_mac_muladd_16lbW_U61_n_5,DCT_mac_muladd_16lbW_U61_n_6,DCT_mac_muladd_16lbW_U61_n_7,DCT_mac_muladd_16lbW_U61_n_8,DCT_mac_muladd_16lbW_U61_n_9,DCT_mac_muladd_16lbW_U61_n_10,DCT_mac_muladd_16lbW_U61_n_11,DCT_mac_muladd_16lbW_U61_n_12,DCT_mac_muladd_16lbW_U61_n_13,DCT_mac_muladd_16lbW_U61_n_14,DCT_mac_muladd_16lbW_U61_n_15,DCT_mac_muladd_16lbW_U61_n_16,DCT_mac_muladd_16lbW_U61_n_17,DCT_mac_muladd_16lbW_U61_n_18,DCT_mac_muladd_16lbW_U61_n_19,DCT_mac_muladd_16lbW_U61_n_20,DCT_mac_muladd_16lbW_U61_n_21,DCT_mac_muladd_16lbW_U61_n_22,DCT_mac_muladd_16lbW_U61_n_23,DCT_mac_muladd_16lbW_U61_n_24,DCT_mac_muladd_16lbW_U61_n_25,DCT_mac_muladd_16lbW_U61_n_26,DCT_mac_muladd_16lbW_U61_n_27}),
        .S(DCT_mac_muladd_16lbW_U61_n_28),
        .add_ln52_6_fu_698_p2_carry__2(DCT_mac_muladd_16kbM_U58_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105 DCT_mac_muladd_16lbW_U62
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(p_i_29_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16lbW_U62_n_37,DCT_mac_muladd_16lbW_U62_n_38,DCT_mac_muladd_16lbW_U62_n_39,DCT_mac_muladd_16lbW_U62_n_40,DCT_mac_muladd_16lbW_U62_n_41,DCT_mac_muladd_16lbW_U62_n_42,DCT_mac_muladd_16lbW_U62_n_43,DCT_mac_muladd_16lbW_U62_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16lbW_U62_n_45,DCT_mac_muladd_16lbW_U62_n_46,DCT_mac_muladd_16lbW_U62_n_47,DCT_mac_muladd_16lbW_U62_n_48,DCT_mac_muladd_16lbW_U62_n_49,DCT_mac_muladd_16lbW_U62_n_50,DCT_mac_muladd_16lbW_U62_n_51,DCT_mac_muladd_16lbW_U62_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16lbW_U62_n_53,DCT_mac_muladd_16lbW_U62_n_54,DCT_mac_muladd_16lbW_U62_n_55,DCT_mac_muladd_16lbW_U62_n_56}),
        .P({DCT_mac_muladd_16lbW_U62_n_0,DCT_mac_muladd_16lbW_U62_n_1,DCT_mac_muladd_16lbW_U62_n_2,DCT_mac_muladd_16lbW_U62_n_3,DCT_mac_muladd_16lbW_U62_n_4,DCT_mac_muladd_16lbW_U62_n_5,DCT_mac_muladd_16lbW_U62_n_6,DCT_mac_muladd_16lbW_U62_n_7,DCT_mac_muladd_16lbW_U62_n_8,DCT_mac_muladd_16lbW_U62_n_9,DCT_mac_muladd_16lbW_U62_n_10,DCT_mac_muladd_16lbW_U62_n_11,DCT_mac_muladd_16lbW_U62_n_12,DCT_mac_muladd_16lbW_U62_n_13,DCT_mac_muladd_16lbW_U62_n_14,DCT_mac_muladd_16lbW_U62_n_15,DCT_mac_muladd_16lbW_U62_n_16,DCT_mac_muladd_16lbW_U62_n_17,DCT_mac_muladd_16lbW_U62_n_18,DCT_mac_muladd_16lbW_U62_n_19,DCT_mac_muladd_16lbW_U62_n_20,DCT_mac_muladd_16lbW_U62_n_21,DCT_mac_muladd_16lbW_U62_n_22,DCT_mac_muladd_16lbW_U62_n_23,DCT_mac_muladd_16lbW_U62_n_24,DCT_mac_muladd_16lbW_U62_n_25,DCT_mac_muladd_16lbW_U62_n_26,DCT_mac_muladd_16lbW_U62_n_27,DCT_mac_muladd_16lbW_U62_n_28}),
        .S({DCT_mac_muladd_16lbW_U62_n_29,DCT_mac_muladd_16lbW_U62_n_30,DCT_mac_muladd_16lbW_U62_n_31,DCT_mac_muladd_16lbW_U62_n_32,DCT_mac_muladd_16lbW_U62_n_33,DCT_mac_muladd_16lbW_U62_n_34,DCT_mac_muladd_16lbW_U62_n_35,DCT_mac_muladd_16lbW_U62_n_36}),
        .add_ln52_6_fu_698_p2__84_carry__2(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106 DCT_mac_muladd_16ncg_U32
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ),
        .P(\DCT_mac_muladd_16ncg_DSP48_12_U/p__0 ),
        .S(DCT_mac_muladd_16ncg_U32_n_28),
        .add_ln52_2_fu_586_p2__84_carry__2(DCT_mac_muladd_16lbW_U31_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107 DCT_mac_muladd_16ocq_U33
       (.A(A),
        .P(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108 DCT_mac_muladd_16ocq_U49
       (.A(A),
        .P(\DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109 DCT_mac_muladd_16pcA_U35
       (.DSP_ALU_INST(p_i_9_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16pcA_U35_n_37,DCT_mac_muladd_16pcA_U35_n_38,DCT_mac_muladd_16pcA_U35_n_39,DCT_mac_muladd_16pcA_U35_n_40,DCT_mac_muladd_16pcA_U35_n_41,DCT_mac_muladd_16pcA_U35_n_42,DCT_mac_muladd_16pcA_U35_n_43,DCT_mac_muladd_16pcA_U35_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16pcA_U35_n_45,DCT_mac_muladd_16pcA_U35_n_46,DCT_mac_muladd_16pcA_U35_n_47,DCT_mac_muladd_16pcA_U35_n_48,DCT_mac_muladd_16pcA_U35_n_49,DCT_mac_muladd_16pcA_U35_n_50,DCT_mac_muladd_16pcA_U35_n_51,DCT_mac_muladd_16pcA_U35_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16pcA_U35_n_53,DCT_mac_muladd_16pcA_U35_n_54,DCT_mac_muladd_16pcA_U35_n_55,DCT_mac_muladd_16pcA_U35_n_56}),
        .P({DCT_mac_muladd_16pcA_U35_n_0,DCT_mac_muladd_16pcA_U35_n_1,DCT_mac_muladd_16pcA_U35_n_2,DCT_mac_muladd_16pcA_U35_n_3,DCT_mac_muladd_16pcA_U35_n_4,DCT_mac_muladd_16pcA_U35_n_5,DCT_mac_muladd_16pcA_U35_n_6,DCT_mac_muladd_16pcA_U35_n_7,DCT_mac_muladd_16pcA_U35_n_8,DCT_mac_muladd_16pcA_U35_n_9,DCT_mac_muladd_16pcA_U35_n_10,DCT_mac_muladd_16pcA_U35_n_11,DCT_mac_muladd_16pcA_U35_n_12,DCT_mac_muladd_16pcA_U35_n_13,DCT_mac_muladd_16pcA_U35_n_14,DCT_mac_muladd_16pcA_U35_n_15,DCT_mac_muladd_16pcA_U35_n_16,DCT_mac_muladd_16pcA_U35_n_17,DCT_mac_muladd_16pcA_U35_n_18,DCT_mac_muladd_16pcA_U35_n_19,DCT_mac_muladd_16pcA_U35_n_20,DCT_mac_muladd_16pcA_U35_n_21,DCT_mac_muladd_16pcA_U35_n_22,DCT_mac_muladd_16pcA_U35_n_23,DCT_mac_muladd_16pcA_U35_n_24,DCT_mac_muladd_16pcA_U35_n_25,DCT_mac_muladd_16pcA_U35_n_26,DCT_mac_muladd_16pcA_U35_n_27,DCT_mac_muladd_16pcA_U35_n_28}),
        .S({DCT_mac_muladd_16pcA_U35_n_29,DCT_mac_muladd_16pcA_U35_n_30,DCT_mac_muladd_16pcA_U35_n_31,DCT_mac_muladd_16pcA_U35_n_32,DCT_mac_muladd_16pcA_U35_n_33,DCT_mac_muladd_16pcA_U35_n_34,DCT_mac_muladd_16pcA_U35_n_35,DCT_mac_muladd_16pcA_U35_n_36}),
        .add_ln52_3_fu_614_p2_carry__2({DCT_mac_muladd_16qcK_U36_n_0,DCT_mac_muladd_16qcK_U36_n_1,DCT_mac_muladd_16qcK_U36_n_2,DCT_mac_muladd_16qcK_U36_n_3,DCT_mac_muladd_16qcK_U36_n_4,DCT_mac_muladd_16qcK_U36_n_5,DCT_mac_muladd_16qcK_U36_n_6,DCT_mac_muladd_16qcK_U36_n_7,DCT_mac_muladd_16qcK_U36_n_8,DCT_mac_muladd_16qcK_U36_n_9,DCT_mac_muladd_16qcK_U36_n_10,DCT_mac_muladd_16qcK_U36_n_11,DCT_mac_muladd_16qcK_U36_n_12,DCT_mac_muladd_16qcK_U36_n_13,DCT_mac_muladd_16qcK_U36_n_14,DCT_mac_muladd_16qcK_U36_n_15,DCT_mac_muladd_16qcK_U36_n_16,DCT_mac_muladd_16qcK_U36_n_17,DCT_mac_muladd_16qcK_U36_n_18,DCT_mac_muladd_16qcK_U36_n_19,DCT_mac_muladd_16qcK_U36_n_20,DCT_mac_muladd_16qcK_U36_n_21,DCT_mac_muladd_16qcK_U36_n_22,DCT_mac_muladd_16qcK_U36_n_23,DCT_mac_muladd_16qcK_U36_n_24,DCT_mac_muladd_16qcK_U36_n_25,DCT_mac_muladd_16qcK_U36_n_26,DCT_mac_muladd_16qcK_U36_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110 DCT_mac_muladd_16pcA_U55
       (.DSP_ALU_INST(p_i_29_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST({DCT_mac_muladd_16pcA_U55_n_37,DCT_mac_muladd_16pcA_U55_n_38,DCT_mac_muladd_16pcA_U55_n_39,DCT_mac_muladd_16pcA_U55_n_40,DCT_mac_muladd_16pcA_U55_n_41,DCT_mac_muladd_16pcA_U55_n_42,DCT_mac_muladd_16pcA_U55_n_43,DCT_mac_muladd_16pcA_U55_n_44}),
        .DSP_OUTPUT_INST_0({DCT_mac_muladd_16pcA_U55_n_45,DCT_mac_muladd_16pcA_U55_n_46,DCT_mac_muladd_16pcA_U55_n_47,DCT_mac_muladd_16pcA_U55_n_48,DCT_mac_muladd_16pcA_U55_n_49,DCT_mac_muladd_16pcA_U55_n_50,DCT_mac_muladd_16pcA_U55_n_51,DCT_mac_muladd_16pcA_U55_n_52}),
        .DSP_OUTPUT_INST_1({DCT_mac_muladd_16pcA_U55_n_53,DCT_mac_muladd_16pcA_U55_n_54,DCT_mac_muladd_16pcA_U55_n_55,DCT_mac_muladd_16pcA_U55_n_56}),
        .P({DCT_mac_muladd_16pcA_U55_n_0,DCT_mac_muladd_16pcA_U55_n_1,DCT_mac_muladd_16pcA_U55_n_2,DCT_mac_muladd_16pcA_U55_n_3,DCT_mac_muladd_16pcA_U55_n_4,DCT_mac_muladd_16pcA_U55_n_5,DCT_mac_muladd_16pcA_U55_n_6,DCT_mac_muladd_16pcA_U55_n_7,DCT_mac_muladd_16pcA_U55_n_8,DCT_mac_muladd_16pcA_U55_n_9,DCT_mac_muladd_16pcA_U55_n_10,DCT_mac_muladd_16pcA_U55_n_11,DCT_mac_muladd_16pcA_U55_n_12,DCT_mac_muladd_16pcA_U55_n_13,DCT_mac_muladd_16pcA_U55_n_14,DCT_mac_muladd_16pcA_U55_n_15,DCT_mac_muladd_16pcA_U55_n_16,DCT_mac_muladd_16pcA_U55_n_17,DCT_mac_muladd_16pcA_U55_n_18,DCT_mac_muladd_16pcA_U55_n_19,DCT_mac_muladd_16pcA_U55_n_20,DCT_mac_muladd_16pcA_U55_n_21,DCT_mac_muladd_16pcA_U55_n_22,DCT_mac_muladd_16pcA_U55_n_23,DCT_mac_muladd_16pcA_U55_n_24,DCT_mac_muladd_16pcA_U55_n_25,DCT_mac_muladd_16pcA_U55_n_26,DCT_mac_muladd_16pcA_U55_n_27,DCT_mac_muladd_16pcA_U55_n_28}),
        .S({DCT_mac_muladd_16pcA_U55_n_29,DCT_mac_muladd_16pcA_U55_n_30,DCT_mac_muladd_16pcA_U55_n_31,DCT_mac_muladd_16pcA_U55_n_32,DCT_mac_muladd_16pcA_U55_n_33,DCT_mac_muladd_16pcA_U55_n_34,DCT_mac_muladd_16pcA_U55_n_35,DCT_mac_muladd_16pcA_U55_n_36}),
        .add_ln52_5_fu_670_p2__84_carry__2(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111 DCT_mac_muladd_16qcK_U36
       (.DSP_ALU_INST(DSP_ALU_INST_1),
        .DSP_ALU_INST_0(p_i_57_0),
        .P({DCT_mac_muladd_16qcK_U36_n_0,DCT_mac_muladd_16qcK_U36_n_1,DCT_mac_muladd_16qcK_U36_n_2,DCT_mac_muladd_16qcK_U36_n_3,DCT_mac_muladd_16qcK_U36_n_4,DCT_mac_muladd_16qcK_U36_n_5,DCT_mac_muladd_16qcK_U36_n_6,DCT_mac_muladd_16qcK_U36_n_7,DCT_mac_muladd_16qcK_U36_n_8,DCT_mac_muladd_16qcK_U36_n_9,DCT_mac_muladd_16qcK_U36_n_10,DCT_mac_muladd_16qcK_U36_n_11,DCT_mac_muladd_16qcK_U36_n_12,DCT_mac_muladd_16qcK_U36_n_13,DCT_mac_muladd_16qcK_U36_n_14,DCT_mac_muladd_16qcK_U36_n_15,DCT_mac_muladd_16qcK_U36_n_16,DCT_mac_muladd_16qcK_U36_n_17,DCT_mac_muladd_16qcK_U36_n_18,DCT_mac_muladd_16qcK_U36_n_19,DCT_mac_muladd_16qcK_U36_n_20,DCT_mac_muladd_16qcK_U36_n_21,DCT_mac_muladd_16qcK_U36_n_22,DCT_mac_muladd_16qcK_U36_n_23,DCT_mac_muladd_16qcK_U36_n_24,DCT_mac_muladd_16qcK_U36_n_25,DCT_mac_muladd_16qcK_U36_n_26,DCT_mac_muladd_16qcK_U36_n_27}),
        .S(DCT_mac_muladd_16qcK_U36_n_28),
        .add_ln52_3_fu_614_p2_carry__2(DCT_mac_muladd_16pcA_U35_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112 DCT_mac_muladd_16qcK_U44
       (.DSP_ALU_INST(DSP_ALU_INST_1),
        .DSP_ALU_INST_0(p_i_57_0),
        .P({DCT_mac_muladd_16qcK_U44_n_0,DCT_mac_muladd_16qcK_U44_n_1,DCT_mac_muladd_16qcK_U44_n_2,DCT_mac_muladd_16qcK_U44_n_3,DCT_mac_muladd_16qcK_U44_n_4,DCT_mac_muladd_16qcK_U44_n_5,DCT_mac_muladd_16qcK_U44_n_6,DCT_mac_muladd_16qcK_U44_n_7,DCT_mac_muladd_16qcK_U44_n_8,DCT_mac_muladd_16qcK_U44_n_9,DCT_mac_muladd_16qcK_U44_n_10,DCT_mac_muladd_16qcK_U44_n_11,DCT_mac_muladd_16qcK_U44_n_12,DCT_mac_muladd_16qcK_U44_n_13,DCT_mac_muladd_16qcK_U44_n_14,DCT_mac_muladd_16qcK_U44_n_15,DCT_mac_muladd_16qcK_U44_n_16,DCT_mac_muladd_16qcK_U44_n_17,DCT_mac_muladd_16qcK_U44_n_18,DCT_mac_muladd_16qcK_U44_n_19,DCT_mac_muladd_16qcK_U44_n_20,DCT_mac_muladd_16qcK_U44_n_21,DCT_mac_muladd_16qcK_U44_n_22,DCT_mac_muladd_16qcK_U44_n_23,DCT_mac_muladd_16qcK_U44_n_24,DCT_mac_muladd_16qcK_U44_n_25,DCT_mac_muladd_16qcK_U44_n_26,DCT_mac_muladd_16qcK_U44_n_27}),
        .S(DCT_mac_muladd_16qcK_U44_n_28),
        .add_ln52_4_fu_642_p2_carry__2(DCT_mac_muladd_16cud_U42_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113 DCT_mac_muladd_16rcU_U40
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1 ),
        .P(\DCT_mac_muladd_16rcU_DSP48_16_U/p__0 ),
        .S(DCT_mac_muladd_16rcU_U40_n_28),
        .add_ln52_3_fu_614_p2__84_carry__2(DCT_mac_muladd_16cud_U38_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114 DCT_mac_muladd_16sc4_U52
       (.DSP_ALU_INST(DSP_ALU_INST_1),
        .DSP_ALU_INST_0(p_i_57_0),
        .P({DCT_mac_muladd_16sc4_U52_n_0,DCT_mac_muladd_16sc4_U52_n_1,DCT_mac_muladd_16sc4_U52_n_2,DCT_mac_muladd_16sc4_U52_n_3,DCT_mac_muladd_16sc4_U52_n_4,DCT_mac_muladd_16sc4_U52_n_5,DCT_mac_muladd_16sc4_U52_n_6,DCT_mac_muladd_16sc4_U52_n_7,DCT_mac_muladd_16sc4_U52_n_8,DCT_mac_muladd_16sc4_U52_n_9,DCT_mac_muladd_16sc4_U52_n_10,DCT_mac_muladd_16sc4_U52_n_11,DCT_mac_muladd_16sc4_U52_n_12,DCT_mac_muladd_16sc4_U52_n_13,DCT_mac_muladd_16sc4_U52_n_14,DCT_mac_muladd_16sc4_U52_n_15,DCT_mac_muladd_16sc4_U52_n_16,DCT_mac_muladd_16sc4_U52_n_17,DCT_mac_muladd_16sc4_U52_n_18,DCT_mac_muladd_16sc4_U52_n_19,DCT_mac_muladd_16sc4_U52_n_20,DCT_mac_muladd_16sc4_U52_n_21,DCT_mac_muladd_16sc4_U52_n_22,DCT_mac_muladd_16sc4_U52_n_23,DCT_mac_muladd_16sc4_U52_n_24,DCT_mac_muladd_16sc4_U52_n_25,DCT_mac_muladd_16sc4_U52_n_26,DCT_mac_muladd_16sc4_U52_n_27}),
        .S(DCT_mac_muladd_16sc4_U52_n_28),
        .add_ln52_5_fu_670_p2_carry__2(DCT_mac_muladd_16cud_U50_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115 DCT_mac_muladd_16tde_U56
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2 ),
        .P(\DCT_mac_muladd_16tde_DSP48_18_U/p__0 ),
        .S(DCT_mac_muladd_16tde_U56_n_28),
        .add_ln52_5_fu_670_p2__84_carry__2(DCT_mac_muladd_16pcA_U55_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116 DCT_mac_muladd_16udo_U64
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ),
        .P(\DCT_mac_muladd_16udo_DSP48_19_U/p__0 ),
        .S(DCT_mac_muladd_16udo_U64_n_28),
        .add_ln52_6_fu_698_p2__84_carry__2(DCT_mac_muladd_16lbW_U62_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117 DCT_mac_muladd_16vdy_U65
       (.A(A),
        .P(\DCT_mac_muladd_16vdy_DSP48_20_U/p__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118 DCT_mac_muladd_16wdI_U72
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ),
        .P(\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 ),
        .S({DCT_mac_muladd_16wdI_U72_n_28,DCT_mac_muladd_16wdI_U72_n_29}),
        .add_ln52_7_fu_734_p2__84_carry__2({DCT_mac_muladd_16cud_U70_n_0,DCT_mac_muladd_16cud_U70_n_1}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119 DCT_mac_muladd_16xdS_U73
       (.A(A),
        .P(\DCT_mac_muladd_16xdS_DSP48_22_U/p__0 ));
  CARRY8 add_ln52_1_fu_558_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__169_carry_n_0,add_ln52_1_fu_558_p2__169_carry_n_1,add_ln52_1_fu_558_p2__169_carry_n_2,add_ln52_1_fu_558_p2__169_carry_n_3,add_ln52_1_fu_558_p2__169_carry_n_4,add_ln52_1_fu_558_p2__169_carry_n_5,add_ln52_1_fu_558_p2__169_carry_n_6,add_ln52_1_fu_558_p2__169_carry_n_7}),
        .DI(add_ln52_10_fu_542_p2[7:0]),
        .O(NLW_add_ln52_1_fu_558_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_1_fu_558_p2__169_carry_i_1_n_0,add_ln52_1_fu_558_p2__169_carry_i_2_n_0,add_ln52_1_fu_558_p2__169_carry_i_3_n_0,add_ln52_1_fu_558_p2__169_carry_i_4_n_0,add_ln52_1_fu_558_p2__169_carry_i_5_n_0,add_ln52_1_fu_558_p2__169_carry_i_6_n_0,add_ln52_1_fu_558_p2__169_carry_i_7_n_0,add_ln52_1_fu_558_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_1_fu_558_p2__169_carry__0
       (.CI(add_ln52_1_fu_558_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__169_carry__0_n_0,add_ln52_1_fu_558_p2__169_carry__0_n_1,add_ln52_1_fu_558_p2__169_carry__0_n_2,add_ln52_1_fu_558_p2__169_carry__0_n_3,add_ln52_1_fu_558_p2__169_carry__0_n_4,add_ln52_1_fu_558_p2__169_carry__0_n_5,add_ln52_1_fu_558_p2__169_carry__0_n_6,add_ln52_1_fu_558_p2__169_carry__0_n_7}),
        .DI(add_ln52_10_fu_542_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_1_d0[2:0],NLW_add_ln52_1_fu_558_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0,add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_1
       (.I0(add_ln52_10_fu_542_p2[15]),
        .I1(add_ln52_14_fu_553_p2[15]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_2
       (.I0(add_ln52_10_fu_542_p2[14]),
        .I1(add_ln52_14_fu_553_p2[14]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_3
       (.I0(add_ln52_10_fu_542_p2[13]),
        .I1(add_ln52_14_fu_553_p2[13]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_4
       (.I0(add_ln52_10_fu_542_p2[12]),
        .I1(add_ln52_14_fu_553_p2[12]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_5
       (.I0(add_ln52_10_fu_542_p2[11]),
        .I1(add_ln52_14_fu_553_p2[11]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_6
       (.I0(add_ln52_10_fu_542_p2[10]),
        .I1(add_ln52_14_fu_553_p2[10]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_7
       (.I0(add_ln52_10_fu_542_p2[9]),
        .I1(add_ln52_14_fu_553_p2[9]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__0_i_8
       (.I0(add_ln52_10_fu_542_p2[8]),
        .I1(add_ln52_14_fu_553_p2[8]),
        .O(add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_1_fu_558_p2__169_carry__1
       (.CI(add_ln52_1_fu_558_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__169_carry__1_n_0,add_ln52_1_fu_558_p2__169_carry__1_n_1,add_ln52_1_fu_558_p2__169_carry__1_n_2,add_ln52_1_fu_558_p2__169_carry__1_n_3,add_ln52_1_fu_558_p2__169_carry__1_n_4,add_ln52_1_fu_558_p2__169_carry__1_n_5,add_ln52_1_fu_558_p2__169_carry__1_n_6,add_ln52_1_fu_558_p2__169_carry__1_n_7}),
        .DI(add_ln52_10_fu_542_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_1_d0[10:3]),
        .S({add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0,add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_1
       (.I0(add_ln52_10_fu_542_p2[23]),
        .I1(add_ln52_14_fu_553_p2[23]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_2
       (.I0(add_ln52_10_fu_542_p2[22]),
        .I1(add_ln52_14_fu_553_p2[22]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_3
       (.I0(add_ln52_10_fu_542_p2[21]),
        .I1(add_ln52_14_fu_553_p2[21]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_4
       (.I0(add_ln52_10_fu_542_p2[20]),
        .I1(add_ln52_14_fu_553_p2[20]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_5
       (.I0(add_ln52_10_fu_542_p2[19]),
        .I1(add_ln52_14_fu_553_p2[19]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_6
       (.I0(add_ln52_10_fu_542_p2[18]),
        .I1(add_ln52_14_fu_553_p2[18]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_7
       (.I0(add_ln52_10_fu_542_p2[17]),
        .I1(add_ln52_14_fu_553_p2[17]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__1_i_8
       (.I0(add_ln52_10_fu_542_p2[16]),
        .I1(add_ln52_14_fu_553_p2[16]),
        .O(add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_1_fu_558_p2__169_carry__2
       (.CI(add_ln52_1_fu_558_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_1_fu_558_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_1_fu_558_p2__169_carry__2_n_4,add_ln52_1_fu_558_p2__169_carry__2_n_5,add_ln52_1_fu_558_p2__169_carry__2_n_6,add_ln52_1_fu_558_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_10_fu_542_p2[27:24]}),
        .O({NLW_add_ln52_1_fu_558_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_1_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0,add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0,add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0,add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0,add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__2_i_1
       (.I0(add_ln52_14_fu_553_p2[28]),
        .I1(add_ln52_10_fu_542_p2[28]),
        .O(add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__2_i_2
       (.I0(add_ln52_10_fu_542_p2[27]),
        .I1(add_ln52_14_fu_553_p2[27]),
        .O(add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__2_i_3
       (.I0(add_ln52_10_fu_542_p2[26]),
        .I1(add_ln52_14_fu_553_p2[26]),
        .O(add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__2_i_4
       (.I0(add_ln52_10_fu_542_p2[25]),
        .I1(add_ln52_14_fu_553_p2[25]),
        .O(add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry__2_i_5
       (.I0(add_ln52_10_fu_542_p2[24]),
        .I1(add_ln52_14_fu_553_p2[24]),
        .O(add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_1
       (.I0(add_ln52_10_fu_542_p2[7]),
        .I1(add_ln52_14_fu_553_p2[7]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_2
       (.I0(add_ln52_10_fu_542_p2[6]),
        .I1(add_ln52_14_fu_553_p2[6]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_3
       (.I0(add_ln52_10_fu_542_p2[5]),
        .I1(add_ln52_14_fu_553_p2[5]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_4
       (.I0(add_ln52_10_fu_542_p2[4]),
        .I1(add_ln52_14_fu_553_p2[4]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_5
       (.I0(add_ln52_10_fu_542_p2[3]),
        .I1(add_ln52_14_fu_553_p2[3]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_6
       (.I0(add_ln52_10_fu_542_p2[2]),
        .I1(add_ln52_14_fu_553_p2[2]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_7
       (.I0(add_ln52_10_fu_542_p2[1]),
        .I1(add_ln52_14_fu_553_p2[1]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__169_carry_i_8
       (.I0(add_ln52_10_fu_542_p2[0]),
        .I1(add_ln52_14_fu_553_p2[0]),
        .O(add_ln52_1_fu_558_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_1_fu_558_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__84_carry_n_0,add_ln52_1_fu_558_p2__84_carry_n_1,add_ln52_1_fu_558_p2__84_carry_n_2,add_ln52_1_fu_558_p2__84_carry_n_3,add_ln52_1_fu_558_p2__84_carry_n_4,add_ln52_1_fu_558_p2__84_carry_n_5,add_ln52_1_fu_558_p2__84_carry_n_6,add_ln52_1_fu_558_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16g8j_U22_n_20,DCT_mac_muladd_16g8j_U22_n_21,DCT_mac_muladd_16g8j_U22_n_22,DCT_mac_muladd_16g8j_U22_n_23,DCT_mac_muladd_16g8j_U22_n_24,DCT_mac_muladd_16g8j_U22_n_25,DCT_mac_muladd_16g8j_U22_n_26,DCT_mac_muladd_16g8j_U22_n_27}),
        .O(add_ln52_14_fu_553_p2[7:0]),
        .S({DCT_mac_muladd_16g8j_U22_n_28,DCT_mac_muladd_16g8j_U22_n_29,DCT_mac_muladd_16g8j_U22_n_30,DCT_mac_muladd_16g8j_U22_n_31,DCT_mac_muladd_16g8j_U22_n_32,DCT_mac_muladd_16g8j_U22_n_33,DCT_mac_muladd_16g8j_U22_n_34,DCT_mac_muladd_16g8j_U22_n_35}));
  CARRY8 add_ln52_1_fu_558_p2__84_carry__0
       (.CI(add_ln52_1_fu_558_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__84_carry__0_n_0,add_ln52_1_fu_558_p2__84_carry__0_n_1,add_ln52_1_fu_558_p2__84_carry__0_n_2,add_ln52_1_fu_558_p2__84_carry__0_n_3,add_ln52_1_fu_558_p2__84_carry__0_n_4,add_ln52_1_fu_558_p2__84_carry__0_n_5,add_ln52_1_fu_558_p2__84_carry__0_n_6,add_ln52_1_fu_558_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16g8j_U22_n_12,DCT_mac_muladd_16g8j_U22_n_13,DCT_mac_muladd_16g8j_U22_n_14,DCT_mac_muladd_16g8j_U22_n_15,DCT_mac_muladd_16g8j_U22_n_16,DCT_mac_muladd_16g8j_U22_n_17,DCT_mac_muladd_16g8j_U22_n_18,DCT_mac_muladd_16g8j_U22_n_19}),
        .O(add_ln52_14_fu_553_p2[15:8]),
        .S({DCT_mac_muladd_16g8j_U22_n_36,DCT_mac_muladd_16g8j_U22_n_37,DCT_mac_muladd_16g8j_U22_n_38,DCT_mac_muladd_16g8j_U22_n_39,DCT_mac_muladd_16g8j_U22_n_40,DCT_mac_muladd_16g8j_U22_n_41,DCT_mac_muladd_16g8j_U22_n_42,DCT_mac_muladd_16g8j_U22_n_43}));
  CARRY8 add_ln52_1_fu_558_p2__84_carry__1
       (.CI(add_ln52_1_fu_558_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2__84_carry__1_n_0,add_ln52_1_fu_558_p2__84_carry__1_n_1,add_ln52_1_fu_558_p2__84_carry__1_n_2,add_ln52_1_fu_558_p2__84_carry__1_n_3,add_ln52_1_fu_558_p2__84_carry__1_n_4,add_ln52_1_fu_558_p2__84_carry__1_n_5,add_ln52_1_fu_558_p2__84_carry__1_n_6,add_ln52_1_fu_558_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16g8j_U22_n_4,DCT_mac_muladd_16g8j_U22_n_5,DCT_mac_muladd_16g8j_U22_n_6,DCT_mac_muladd_16g8j_U22_n_7,DCT_mac_muladd_16g8j_U22_n_8,DCT_mac_muladd_16g8j_U22_n_9,DCT_mac_muladd_16g8j_U22_n_10,DCT_mac_muladd_16g8j_U22_n_11}),
        .O(add_ln52_14_fu_553_p2[23:16]),
        .S({DCT_mac_muladd_16g8j_U22_n_44,DCT_mac_muladd_16g8j_U22_n_45,DCT_mac_muladd_16g8j_U22_n_46,DCT_mac_muladd_16g8j_U22_n_47,DCT_mac_muladd_16g8j_U22_n_48,DCT_mac_muladd_16g8j_U22_n_49,DCT_mac_muladd_16g8j_U22_n_50,DCT_mac_muladd_16g8j_U22_n_51}));
  CARRY8 add_ln52_1_fu_558_p2__84_carry__2
       (.CI(add_ln52_1_fu_558_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_1_fu_558_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_1_fu_558_p2__84_carry__2_n_4,add_ln52_1_fu_558_p2__84_carry__2_n_5,add_ln52_1_fu_558_p2__84_carry__2_n_6,add_ln52_1_fu_558_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16ibs_U24_n_27,DCT_mac_muladd_16g8j_U22_n_1,DCT_mac_muladd_16g8j_U22_n_2,DCT_mac_muladd_16g8j_U22_n_3}),
        .O({NLW_add_ln52_1_fu_558_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_14_fu_553_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16ibs_U24_n_28,DCT_mac_muladd_16ibs_U24_n_29,DCT_mac_muladd_16g8j_U22_n_52,DCT_mac_muladd_16g8j_U22_n_53,DCT_mac_muladd_16g8j_U22_n_54}));
  CARRY8 add_ln52_1_fu_558_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2_carry_n_0,add_ln52_1_fu_558_p2_carry_n_1,add_ln52_1_fu_558_p2_carry_n_2,add_ln52_1_fu_558_p2_carry_n_3,add_ln52_1_fu_558_p2_carry_n_4,add_ln52_1_fu_558_p2_carry_n_5,add_ln52_1_fu_558_p2_carry_n_6,add_ln52_1_fu_558_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U18_n_21,DCT_mac_muladd_16cud_U18_n_22,DCT_mac_muladd_16cud_U18_n_23,DCT_mac_muladd_16cud_U18_n_24,DCT_mac_muladd_16cud_U18_n_25,DCT_mac_muladd_16cud_U18_n_26,DCT_mac_muladd_16cud_U18_n_27,DCT_mac_muladd_16cud_U18_n_28}),
        .O(add_ln52_10_fu_542_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U18_n_29,DCT_mac_muladd_16cud_U18_n_30,DCT_mac_muladd_16cud_U18_n_31,DCT_mac_muladd_16cud_U18_n_32,DCT_mac_muladd_16cud_U18_n_33,DCT_mac_muladd_16cud_U18_n_34,DCT_mac_muladd_16cud_U18_n_35,DCT_mac_muladd_16cud_U18_n_36}));
  CARRY8 add_ln52_1_fu_558_p2_carry__0
       (.CI(add_ln52_1_fu_558_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2_carry__0_n_0,add_ln52_1_fu_558_p2_carry__0_n_1,add_ln52_1_fu_558_p2_carry__0_n_2,add_ln52_1_fu_558_p2_carry__0_n_3,add_ln52_1_fu_558_p2_carry__0_n_4,add_ln52_1_fu_558_p2_carry__0_n_5,add_ln52_1_fu_558_p2_carry__0_n_6,add_ln52_1_fu_558_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U18_n_13,DCT_mac_muladd_16cud_U18_n_14,DCT_mac_muladd_16cud_U18_n_15,DCT_mac_muladd_16cud_U18_n_16,DCT_mac_muladd_16cud_U18_n_17,DCT_mac_muladd_16cud_U18_n_18,DCT_mac_muladd_16cud_U18_n_19,DCT_mac_muladd_16cud_U18_n_20}),
        .O(add_ln52_10_fu_542_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U18_n_37,DCT_mac_muladd_16cud_U18_n_38,DCT_mac_muladd_16cud_U18_n_39,DCT_mac_muladd_16cud_U18_n_40,DCT_mac_muladd_16cud_U18_n_41,DCT_mac_muladd_16cud_U18_n_42,DCT_mac_muladd_16cud_U18_n_43,DCT_mac_muladd_16cud_U18_n_44}));
  CARRY8 add_ln52_1_fu_558_p2_carry__1
       (.CI(add_ln52_1_fu_558_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_1_fu_558_p2_carry__1_n_0,add_ln52_1_fu_558_p2_carry__1_n_1,add_ln52_1_fu_558_p2_carry__1_n_2,add_ln52_1_fu_558_p2_carry__1_n_3,add_ln52_1_fu_558_p2_carry__1_n_4,add_ln52_1_fu_558_p2_carry__1_n_5,add_ln52_1_fu_558_p2_carry__1_n_6,add_ln52_1_fu_558_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U18_n_5,DCT_mac_muladd_16cud_U18_n_6,DCT_mac_muladd_16cud_U18_n_7,DCT_mac_muladd_16cud_U18_n_8,DCT_mac_muladd_16cud_U18_n_9,DCT_mac_muladd_16cud_U18_n_10,DCT_mac_muladd_16cud_U18_n_11,DCT_mac_muladd_16cud_U18_n_12}),
        .O(add_ln52_10_fu_542_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U18_n_45,DCT_mac_muladd_16cud_U18_n_46,DCT_mac_muladd_16cud_U18_n_47,DCT_mac_muladd_16cud_U18_n_48,DCT_mac_muladd_16cud_U18_n_49,DCT_mac_muladd_16cud_U18_n_50,DCT_mac_muladd_16cud_U18_n_51,DCT_mac_muladd_16cud_U18_n_52}));
  CARRY8 add_ln52_1_fu_558_p2_carry__2
       (.CI(add_ln52_1_fu_558_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_1_fu_558_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_1_fu_558_p2_carry__2_n_4,add_ln52_1_fu_558_p2_carry__2_n_5,add_ln52_1_fu_558_p2_carry__2_n_6,add_ln52_1_fu_558_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16fYi_U21_n_0,DCT_mac_muladd_16cud_U18_n_2,DCT_mac_muladd_16cud_U18_n_3,DCT_mac_muladd_16cud_U18_n_4}),
        .O({NLW_add_ln52_1_fu_558_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_10_fu_542_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16fYi_U21_n_28,DCT_mac_muladd_16fYi_U21_n_29,DCT_mac_muladd_16cud_U18_n_53,DCT_mac_muladd_16cud_U18_n_54,DCT_mac_muladd_16cud_U18_n_55}));
  CARRY8 add_ln52_2_fu_586_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__169_carry_n_0,add_ln52_2_fu_586_p2__169_carry_n_1,add_ln52_2_fu_586_p2__169_carry_n_2,add_ln52_2_fu_586_p2__169_carry_n_3,add_ln52_2_fu_586_p2__169_carry_n_4,add_ln52_2_fu_586_p2__169_carry_n_5,add_ln52_2_fu_586_p2__169_carry_n_6,add_ln52_2_fu_586_p2__169_carry_n_7}),
        .DI(add_ln52_17_fu_575_p2[7:0]),
        .O(NLW_add_ln52_2_fu_586_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_2_fu_586_p2__169_carry_i_1_n_0,add_ln52_2_fu_586_p2__169_carry_i_2_n_0,add_ln52_2_fu_586_p2__169_carry_i_3_n_0,add_ln52_2_fu_586_p2__169_carry_i_4_n_0,add_ln52_2_fu_586_p2__169_carry_i_5_n_0,add_ln52_2_fu_586_p2__169_carry_i_6_n_0,add_ln52_2_fu_586_p2__169_carry_i_7_n_0,add_ln52_2_fu_586_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_2_fu_586_p2__169_carry__0
       (.CI(add_ln52_2_fu_586_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__169_carry__0_n_0,add_ln52_2_fu_586_p2__169_carry__0_n_1,add_ln52_2_fu_586_p2__169_carry__0_n_2,add_ln52_2_fu_586_p2__169_carry__0_n_3,add_ln52_2_fu_586_p2__169_carry__0_n_4,add_ln52_2_fu_586_p2__169_carry__0_n_5,add_ln52_2_fu_586_p2__169_carry__0_n_6,add_ln52_2_fu_586_p2__169_carry__0_n_7}),
        .DI(add_ln52_17_fu_575_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_2_d0[2:0],NLW_add_ln52_2_fu_586_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0,add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_1
       (.I0(add_ln52_17_fu_575_p2[15]),
        .I1(add_ln52_21_fu_582_p2[15]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_2
       (.I0(add_ln52_17_fu_575_p2[14]),
        .I1(add_ln52_21_fu_582_p2[14]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_3
       (.I0(add_ln52_17_fu_575_p2[13]),
        .I1(add_ln52_21_fu_582_p2[13]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_4
       (.I0(add_ln52_17_fu_575_p2[12]),
        .I1(add_ln52_21_fu_582_p2[12]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_5
       (.I0(add_ln52_17_fu_575_p2[11]),
        .I1(add_ln52_21_fu_582_p2[11]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_6
       (.I0(add_ln52_17_fu_575_p2[10]),
        .I1(add_ln52_21_fu_582_p2[10]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_7
       (.I0(add_ln52_17_fu_575_p2[9]),
        .I1(add_ln52_21_fu_582_p2[9]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__0_i_8
       (.I0(add_ln52_17_fu_575_p2[8]),
        .I1(add_ln52_21_fu_582_p2[8]),
        .O(add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_2_fu_586_p2__169_carry__1
       (.CI(add_ln52_2_fu_586_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__169_carry__1_n_0,add_ln52_2_fu_586_p2__169_carry__1_n_1,add_ln52_2_fu_586_p2__169_carry__1_n_2,add_ln52_2_fu_586_p2__169_carry__1_n_3,add_ln52_2_fu_586_p2__169_carry__1_n_4,add_ln52_2_fu_586_p2__169_carry__1_n_5,add_ln52_2_fu_586_p2__169_carry__1_n_6,add_ln52_2_fu_586_p2__169_carry__1_n_7}),
        .DI(add_ln52_17_fu_575_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_2_d0[10:3]),
        .S({add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0,add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_1
       (.I0(add_ln52_17_fu_575_p2[23]),
        .I1(add_ln52_21_fu_582_p2[23]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_2
       (.I0(add_ln52_17_fu_575_p2[22]),
        .I1(add_ln52_21_fu_582_p2[22]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_3
       (.I0(add_ln52_17_fu_575_p2[21]),
        .I1(add_ln52_21_fu_582_p2[21]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_4
       (.I0(add_ln52_17_fu_575_p2[20]),
        .I1(add_ln52_21_fu_582_p2[20]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_5
       (.I0(add_ln52_17_fu_575_p2[19]),
        .I1(add_ln52_21_fu_582_p2[19]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_6
       (.I0(add_ln52_17_fu_575_p2[18]),
        .I1(add_ln52_21_fu_582_p2[18]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_7
       (.I0(add_ln52_17_fu_575_p2[17]),
        .I1(add_ln52_21_fu_582_p2[17]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__1_i_8
       (.I0(add_ln52_17_fu_575_p2[16]),
        .I1(add_ln52_21_fu_582_p2[16]),
        .O(add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_2_fu_586_p2__169_carry__2
       (.CI(add_ln52_2_fu_586_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_2_fu_586_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_2_fu_586_p2__169_carry__2_n_4,add_ln52_2_fu_586_p2__169_carry__2_n_5,add_ln52_2_fu_586_p2__169_carry__2_n_6,add_ln52_2_fu_586_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_17_fu_575_p2[27:24]}),
        .O({NLW_add_ln52_2_fu_586_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_2_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0,add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0,add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0,add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0,add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__2_i_1
       (.I0(add_ln52_21_fu_582_p2[28]),
        .I1(add_ln52_17_fu_575_p2[28]),
        .O(add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__2_i_2
       (.I0(add_ln52_17_fu_575_p2[27]),
        .I1(add_ln52_21_fu_582_p2[27]),
        .O(add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__2_i_3
       (.I0(add_ln52_17_fu_575_p2[26]),
        .I1(add_ln52_21_fu_582_p2[26]),
        .O(add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__2_i_4
       (.I0(add_ln52_17_fu_575_p2[25]),
        .I1(add_ln52_21_fu_582_p2[25]),
        .O(add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry__2_i_5
       (.I0(add_ln52_17_fu_575_p2[24]),
        .I1(add_ln52_21_fu_582_p2[24]),
        .O(add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_1
       (.I0(add_ln52_17_fu_575_p2[7]),
        .I1(add_ln52_21_fu_582_p2[7]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_2
       (.I0(add_ln52_17_fu_575_p2[6]),
        .I1(add_ln52_21_fu_582_p2[6]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_3
       (.I0(add_ln52_17_fu_575_p2[5]),
        .I1(add_ln52_21_fu_582_p2[5]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_4
       (.I0(add_ln52_17_fu_575_p2[4]),
        .I1(add_ln52_21_fu_582_p2[4]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_5
       (.I0(add_ln52_17_fu_575_p2[3]),
        .I1(add_ln52_21_fu_582_p2[3]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_6
       (.I0(add_ln52_17_fu_575_p2[2]),
        .I1(add_ln52_21_fu_582_p2[2]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_7
       (.I0(add_ln52_17_fu_575_p2[1]),
        .I1(add_ln52_21_fu_582_p2[1]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__169_carry_i_8
       (.I0(add_ln52_17_fu_575_p2[0]),
        .I1(add_ln52_21_fu_582_p2[0]),
        .O(add_ln52_2_fu_586_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_2_fu_586_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__84_carry_n_0,add_ln52_2_fu_586_p2__84_carry_n_1,add_ln52_2_fu_586_p2__84_carry_n_2,add_ln52_2_fu_586_p2__84_carry_n_3,add_ln52_2_fu_586_p2__84_carry_n_4,add_ln52_2_fu_586_p2__84_carry_n_5,add_ln52_2_fu_586_p2__84_carry_n_6,add_ln52_2_fu_586_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16lbW_U31_n_21,DCT_mac_muladd_16lbW_U31_n_22,DCT_mac_muladd_16lbW_U31_n_23,DCT_mac_muladd_16lbW_U31_n_24,DCT_mac_muladd_16lbW_U31_n_25,DCT_mac_muladd_16lbW_U31_n_26,DCT_mac_muladd_16lbW_U31_n_27,DCT_mac_muladd_16lbW_U31_n_28}),
        .O(add_ln52_21_fu_582_p2[7:0]),
        .S({DCT_mac_muladd_16lbW_U31_n_29,DCT_mac_muladd_16lbW_U31_n_30,DCT_mac_muladd_16lbW_U31_n_31,DCT_mac_muladd_16lbW_U31_n_32,DCT_mac_muladd_16lbW_U31_n_33,DCT_mac_muladd_16lbW_U31_n_34,DCT_mac_muladd_16lbW_U31_n_35,DCT_mac_muladd_16lbW_U31_n_36}));
  CARRY8 add_ln52_2_fu_586_p2__84_carry__0
       (.CI(add_ln52_2_fu_586_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__84_carry__0_n_0,add_ln52_2_fu_586_p2__84_carry__0_n_1,add_ln52_2_fu_586_p2__84_carry__0_n_2,add_ln52_2_fu_586_p2__84_carry__0_n_3,add_ln52_2_fu_586_p2__84_carry__0_n_4,add_ln52_2_fu_586_p2__84_carry__0_n_5,add_ln52_2_fu_586_p2__84_carry__0_n_6,add_ln52_2_fu_586_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16lbW_U31_n_13,DCT_mac_muladd_16lbW_U31_n_14,DCT_mac_muladd_16lbW_U31_n_15,DCT_mac_muladd_16lbW_U31_n_16,DCT_mac_muladd_16lbW_U31_n_17,DCT_mac_muladd_16lbW_U31_n_18,DCT_mac_muladd_16lbW_U31_n_19,DCT_mac_muladd_16lbW_U31_n_20}),
        .O(add_ln52_21_fu_582_p2[15:8]),
        .S({DCT_mac_muladd_16lbW_U31_n_37,DCT_mac_muladd_16lbW_U31_n_38,DCT_mac_muladd_16lbW_U31_n_39,DCT_mac_muladd_16lbW_U31_n_40,DCT_mac_muladd_16lbW_U31_n_41,DCT_mac_muladd_16lbW_U31_n_42,DCT_mac_muladd_16lbW_U31_n_43,DCT_mac_muladd_16lbW_U31_n_44}));
  CARRY8 add_ln52_2_fu_586_p2__84_carry__1
       (.CI(add_ln52_2_fu_586_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2__84_carry__1_n_0,add_ln52_2_fu_586_p2__84_carry__1_n_1,add_ln52_2_fu_586_p2__84_carry__1_n_2,add_ln52_2_fu_586_p2__84_carry__1_n_3,add_ln52_2_fu_586_p2__84_carry__1_n_4,add_ln52_2_fu_586_p2__84_carry__1_n_5,add_ln52_2_fu_586_p2__84_carry__1_n_6,add_ln52_2_fu_586_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16lbW_U31_n_5,DCT_mac_muladd_16lbW_U31_n_6,DCT_mac_muladd_16lbW_U31_n_7,DCT_mac_muladd_16lbW_U31_n_8,DCT_mac_muladd_16lbW_U31_n_9,DCT_mac_muladd_16lbW_U31_n_10,DCT_mac_muladd_16lbW_U31_n_11,DCT_mac_muladd_16lbW_U31_n_12}),
        .O(add_ln52_21_fu_582_p2[23:16]),
        .S({DCT_mac_muladd_16lbW_U31_n_45,DCT_mac_muladd_16lbW_U31_n_46,DCT_mac_muladd_16lbW_U31_n_47,DCT_mac_muladd_16lbW_U31_n_48,DCT_mac_muladd_16lbW_U31_n_49,DCT_mac_muladd_16lbW_U31_n_50,DCT_mac_muladd_16lbW_U31_n_51,DCT_mac_muladd_16lbW_U31_n_52}));
  CARRY8 add_ln52_2_fu_586_p2__84_carry__2
       (.CI(add_ln52_2_fu_586_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_2_fu_586_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_2_fu_586_p2__84_carry__2_n_4,add_ln52_2_fu_586_p2__84_carry__2_n_5,add_ln52_2_fu_586_p2__84_carry__2_n_6,add_ln52_2_fu_586_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U31_n_1,DCT_mac_muladd_16lbW_U31_n_2,DCT_mac_muladd_16lbW_U31_n_3,DCT_mac_muladd_16lbW_U31_n_4}),
        .O({NLW_add_ln52_2_fu_586_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_21_fu_582_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16ncg_U32_n_28,DCT_mac_muladd_16lbW_U31_n_53,DCT_mac_muladd_16lbW_U31_n_54,DCT_mac_muladd_16lbW_U31_n_55,DCT_mac_muladd_16lbW_U31_n_56}));
  CARRY8 add_ln52_2_fu_586_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2_carry_n_0,add_ln52_2_fu_586_p2_carry_n_1,add_ln52_2_fu_586_p2_carry_n_2,add_ln52_2_fu_586_p2_carry_n_3,add_ln52_2_fu_586_p2_carry_n_4,add_ln52_2_fu_586_p2_carry_n_5,add_ln52_2_fu_586_p2_carry_n_6,add_ln52_2_fu_586_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16kbM_U27_n_21,DCT_mac_muladd_16kbM_U27_n_22,DCT_mac_muladd_16kbM_U27_n_23,DCT_mac_muladd_16kbM_U27_n_24,DCT_mac_muladd_16kbM_U27_n_25,DCT_mac_muladd_16kbM_U27_n_26,DCT_mac_muladd_16kbM_U27_n_27,DCT_mac_muladd_16kbM_U27_n_28}),
        .O(add_ln52_17_fu_575_p2[7:0]),
        .S({DCT_mac_muladd_16kbM_U27_n_29,DCT_mac_muladd_16kbM_U27_n_30,DCT_mac_muladd_16kbM_U27_n_31,DCT_mac_muladd_16kbM_U27_n_32,DCT_mac_muladd_16kbM_U27_n_33,DCT_mac_muladd_16kbM_U27_n_34,DCT_mac_muladd_16kbM_U27_n_35,DCT_mac_muladd_16kbM_U27_n_36}));
  CARRY8 add_ln52_2_fu_586_p2_carry__0
       (.CI(add_ln52_2_fu_586_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2_carry__0_n_0,add_ln52_2_fu_586_p2_carry__0_n_1,add_ln52_2_fu_586_p2_carry__0_n_2,add_ln52_2_fu_586_p2_carry__0_n_3,add_ln52_2_fu_586_p2_carry__0_n_4,add_ln52_2_fu_586_p2_carry__0_n_5,add_ln52_2_fu_586_p2_carry__0_n_6,add_ln52_2_fu_586_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16kbM_U27_n_13,DCT_mac_muladd_16kbM_U27_n_14,DCT_mac_muladd_16kbM_U27_n_15,DCT_mac_muladd_16kbM_U27_n_16,DCT_mac_muladd_16kbM_U27_n_17,DCT_mac_muladd_16kbM_U27_n_18,DCT_mac_muladd_16kbM_U27_n_19,DCT_mac_muladd_16kbM_U27_n_20}),
        .O(add_ln52_17_fu_575_p2[15:8]),
        .S({DCT_mac_muladd_16kbM_U27_n_37,DCT_mac_muladd_16kbM_U27_n_38,DCT_mac_muladd_16kbM_U27_n_39,DCT_mac_muladd_16kbM_U27_n_40,DCT_mac_muladd_16kbM_U27_n_41,DCT_mac_muladd_16kbM_U27_n_42,DCT_mac_muladd_16kbM_U27_n_43,DCT_mac_muladd_16kbM_U27_n_44}));
  CARRY8 add_ln52_2_fu_586_p2_carry__1
       (.CI(add_ln52_2_fu_586_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_2_fu_586_p2_carry__1_n_0,add_ln52_2_fu_586_p2_carry__1_n_1,add_ln52_2_fu_586_p2_carry__1_n_2,add_ln52_2_fu_586_p2_carry__1_n_3,add_ln52_2_fu_586_p2_carry__1_n_4,add_ln52_2_fu_586_p2_carry__1_n_5,add_ln52_2_fu_586_p2_carry__1_n_6,add_ln52_2_fu_586_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16kbM_U27_n_5,DCT_mac_muladd_16kbM_U27_n_6,DCT_mac_muladd_16kbM_U27_n_7,DCT_mac_muladd_16kbM_U27_n_8,DCT_mac_muladd_16kbM_U27_n_9,DCT_mac_muladd_16kbM_U27_n_10,DCT_mac_muladd_16kbM_U27_n_11,DCT_mac_muladd_16kbM_U27_n_12}),
        .O(add_ln52_17_fu_575_p2[23:16]),
        .S({DCT_mac_muladd_16kbM_U27_n_45,DCT_mac_muladd_16kbM_U27_n_46,DCT_mac_muladd_16kbM_U27_n_47,DCT_mac_muladd_16kbM_U27_n_48,DCT_mac_muladd_16kbM_U27_n_49,DCT_mac_muladd_16kbM_U27_n_50,DCT_mac_muladd_16kbM_U27_n_51,DCT_mac_muladd_16kbM_U27_n_52}));
  CARRY8 add_ln52_2_fu_586_p2_carry__2
       (.CI(add_ln52_2_fu_586_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_2_fu_586_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_2_fu_586_p2_carry__2_n_4,add_ln52_2_fu_586_p2_carry__2_n_5,add_ln52_2_fu_586_p2_carry__2_n_6,add_ln52_2_fu_586_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16kbM_U27_n_1,DCT_mac_muladd_16kbM_U27_n_2,DCT_mac_muladd_16kbM_U27_n_3,DCT_mac_muladd_16kbM_U27_n_4}),
        .O({NLW_add_ln52_2_fu_586_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_17_fu_575_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U28_n_28,DCT_mac_muladd_16kbM_U27_n_53,DCT_mac_muladd_16kbM_U27_n_54,DCT_mac_muladd_16kbM_U27_n_55,DCT_mac_muladd_16kbM_U27_n_56}));
  CARRY8 add_ln52_3_fu_614_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__169_carry_n_0,add_ln52_3_fu_614_p2__169_carry_n_1,add_ln52_3_fu_614_p2__169_carry_n_2,add_ln52_3_fu_614_p2__169_carry_n_3,add_ln52_3_fu_614_p2__169_carry_n_4,add_ln52_3_fu_614_p2__169_carry_n_5,add_ln52_3_fu_614_p2__169_carry_n_6,add_ln52_3_fu_614_p2__169_carry_n_7}),
        .DI(add_ln52_24_fu_603_p2[7:0]),
        .O(NLW_add_ln52_3_fu_614_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_3_fu_614_p2__169_carry_i_1_n_0,add_ln52_3_fu_614_p2__169_carry_i_2_n_0,add_ln52_3_fu_614_p2__169_carry_i_3_n_0,add_ln52_3_fu_614_p2__169_carry_i_4_n_0,add_ln52_3_fu_614_p2__169_carry_i_5_n_0,add_ln52_3_fu_614_p2__169_carry_i_6_n_0,add_ln52_3_fu_614_p2__169_carry_i_7_n_0,add_ln52_3_fu_614_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_3_fu_614_p2__169_carry__0
       (.CI(add_ln52_3_fu_614_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__169_carry__0_n_0,add_ln52_3_fu_614_p2__169_carry__0_n_1,add_ln52_3_fu_614_p2__169_carry__0_n_2,add_ln52_3_fu_614_p2__169_carry__0_n_3,add_ln52_3_fu_614_p2__169_carry__0_n_4,add_ln52_3_fu_614_p2__169_carry__0_n_5,add_ln52_3_fu_614_p2__169_carry__0_n_6,add_ln52_3_fu_614_p2__169_carry__0_n_7}),
        .DI(add_ln52_24_fu_603_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_3_d0[2:0],NLW_add_ln52_3_fu_614_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0,add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_1
       (.I0(add_ln52_24_fu_603_p2[15]),
        .I1(add_ln52_28_fu_610_p2[15]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_2
       (.I0(add_ln52_24_fu_603_p2[14]),
        .I1(add_ln52_28_fu_610_p2[14]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_3
       (.I0(add_ln52_24_fu_603_p2[13]),
        .I1(add_ln52_28_fu_610_p2[13]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_4
       (.I0(add_ln52_24_fu_603_p2[12]),
        .I1(add_ln52_28_fu_610_p2[12]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_5
       (.I0(add_ln52_24_fu_603_p2[11]),
        .I1(add_ln52_28_fu_610_p2[11]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_6
       (.I0(add_ln52_24_fu_603_p2[10]),
        .I1(add_ln52_28_fu_610_p2[10]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_7
       (.I0(add_ln52_24_fu_603_p2[9]),
        .I1(add_ln52_28_fu_610_p2[9]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__0_i_8
       (.I0(add_ln52_24_fu_603_p2[8]),
        .I1(add_ln52_28_fu_610_p2[8]),
        .O(add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_3_fu_614_p2__169_carry__1
       (.CI(add_ln52_3_fu_614_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__169_carry__1_n_0,add_ln52_3_fu_614_p2__169_carry__1_n_1,add_ln52_3_fu_614_p2__169_carry__1_n_2,add_ln52_3_fu_614_p2__169_carry__1_n_3,add_ln52_3_fu_614_p2__169_carry__1_n_4,add_ln52_3_fu_614_p2__169_carry__1_n_5,add_ln52_3_fu_614_p2__169_carry__1_n_6,add_ln52_3_fu_614_p2__169_carry__1_n_7}),
        .DI(add_ln52_24_fu_603_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_3_d0[10:3]),
        .S({add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0,add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_1
       (.I0(add_ln52_24_fu_603_p2[23]),
        .I1(add_ln52_28_fu_610_p2[23]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_2
       (.I0(add_ln52_24_fu_603_p2[22]),
        .I1(add_ln52_28_fu_610_p2[22]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_3
       (.I0(add_ln52_24_fu_603_p2[21]),
        .I1(add_ln52_28_fu_610_p2[21]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_4
       (.I0(add_ln52_24_fu_603_p2[20]),
        .I1(add_ln52_28_fu_610_p2[20]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_5
       (.I0(add_ln52_24_fu_603_p2[19]),
        .I1(add_ln52_28_fu_610_p2[19]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_6
       (.I0(add_ln52_24_fu_603_p2[18]),
        .I1(add_ln52_28_fu_610_p2[18]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_7
       (.I0(add_ln52_24_fu_603_p2[17]),
        .I1(add_ln52_28_fu_610_p2[17]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__1_i_8
       (.I0(add_ln52_24_fu_603_p2[16]),
        .I1(add_ln52_28_fu_610_p2[16]),
        .O(add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_3_fu_614_p2__169_carry__2
       (.CI(add_ln52_3_fu_614_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_3_fu_614_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_3_fu_614_p2__169_carry__2_n_4,add_ln52_3_fu_614_p2__169_carry__2_n_5,add_ln52_3_fu_614_p2__169_carry__2_n_6,add_ln52_3_fu_614_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_24_fu_603_p2[27:24]}),
        .O({NLW_add_ln52_3_fu_614_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_3_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0,add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0,add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0,add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0,add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__2_i_1
       (.I0(add_ln52_28_fu_610_p2[28]),
        .I1(add_ln52_24_fu_603_p2[28]),
        .O(add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__2_i_2
       (.I0(add_ln52_24_fu_603_p2[27]),
        .I1(add_ln52_28_fu_610_p2[27]),
        .O(add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__2_i_3
       (.I0(add_ln52_24_fu_603_p2[26]),
        .I1(add_ln52_28_fu_610_p2[26]),
        .O(add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__2_i_4
       (.I0(add_ln52_24_fu_603_p2[25]),
        .I1(add_ln52_28_fu_610_p2[25]),
        .O(add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry__2_i_5
       (.I0(add_ln52_24_fu_603_p2[24]),
        .I1(add_ln52_28_fu_610_p2[24]),
        .O(add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_1
       (.I0(add_ln52_24_fu_603_p2[7]),
        .I1(add_ln52_28_fu_610_p2[7]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_2
       (.I0(add_ln52_24_fu_603_p2[6]),
        .I1(add_ln52_28_fu_610_p2[6]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_3
       (.I0(add_ln52_24_fu_603_p2[5]),
        .I1(add_ln52_28_fu_610_p2[5]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_4
       (.I0(add_ln52_24_fu_603_p2[4]),
        .I1(add_ln52_28_fu_610_p2[4]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_5
       (.I0(add_ln52_24_fu_603_p2[3]),
        .I1(add_ln52_28_fu_610_p2[3]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_6
       (.I0(add_ln52_24_fu_603_p2[2]),
        .I1(add_ln52_28_fu_610_p2[2]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_7
       (.I0(add_ln52_24_fu_603_p2[1]),
        .I1(add_ln52_28_fu_610_p2[1]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__169_carry_i_8
       (.I0(add_ln52_24_fu_603_p2[0]),
        .I1(add_ln52_28_fu_610_p2[0]),
        .O(add_ln52_3_fu_614_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_3_fu_614_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__84_carry_n_0,add_ln52_3_fu_614_p2__84_carry_n_1,add_ln52_3_fu_614_p2__84_carry_n_2,add_ln52_3_fu_614_p2__84_carry_n_3,add_ln52_3_fu_614_p2__84_carry_n_4,add_ln52_3_fu_614_p2__84_carry_n_5,add_ln52_3_fu_614_p2__84_carry_n_6,add_ln52_3_fu_614_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U38_n_21,DCT_mac_muladd_16cud_U38_n_22,DCT_mac_muladd_16cud_U38_n_23,DCT_mac_muladd_16cud_U38_n_24,DCT_mac_muladd_16cud_U38_n_25,DCT_mac_muladd_16cud_U38_n_26,DCT_mac_muladd_16cud_U38_n_27,DCT_mac_muladd_16cud_U38_n_28}),
        .O(add_ln52_28_fu_610_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U38_n_29,DCT_mac_muladd_16cud_U38_n_30,DCT_mac_muladd_16cud_U38_n_31,DCT_mac_muladd_16cud_U38_n_32,DCT_mac_muladd_16cud_U38_n_33,DCT_mac_muladd_16cud_U38_n_34,DCT_mac_muladd_16cud_U38_n_35,DCT_mac_muladd_16cud_U38_n_36}));
  CARRY8 add_ln52_3_fu_614_p2__84_carry__0
       (.CI(add_ln52_3_fu_614_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__84_carry__0_n_0,add_ln52_3_fu_614_p2__84_carry__0_n_1,add_ln52_3_fu_614_p2__84_carry__0_n_2,add_ln52_3_fu_614_p2__84_carry__0_n_3,add_ln52_3_fu_614_p2__84_carry__0_n_4,add_ln52_3_fu_614_p2__84_carry__0_n_5,add_ln52_3_fu_614_p2__84_carry__0_n_6,add_ln52_3_fu_614_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U38_n_13,DCT_mac_muladd_16cud_U38_n_14,DCT_mac_muladd_16cud_U38_n_15,DCT_mac_muladd_16cud_U38_n_16,DCT_mac_muladd_16cud_U38_n_17,DCT_mac_muladd_16cud_U38_n_18,DCT_mac_muladd_16cud_U38_n_19,DCT_mac_muladd_16cud_U38_n_20}),
        .O(add_ln52_28_fu_610_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U38_n_37,DCT_mac_muladd_16cud_U38_n_38,DCT_mac_muladd_16cud_U38_n_39,DCT_mac_muladd_16cud_U38_n_40,DCT_mac_muladd_16cud_U38_n_41,DCT_mac_muladd_16cud_U38_n_42,DCT_mac_muladd_16cud_U38_n_43,DCT_mac_muladd_16cud_U38_n_44}));
  CARRY8 add_ln52_3_fu_614_p2__84_carry__1
       (.CI(add_ln52_3_fu_614_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2__84_carry__1_n_0,add_ln52_3_fu_614_p2__84_carry__1_n_1,add_ln52_3_fu_614_p2__84_carry__1_n_2,add_ln52_3_fu_614_p2__84_carry__1_n_3,add_ln52_3_fu_614_p2__84_carry__1_n_4,add_ln52_3_fu_614_p2__84_carry__1_n_5,add_ln52_3_fu_614_p2__84_carry__1_n_6,add_ln52_3_fu_614_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U38_n_5,DCT_mac_muladd_16cud_U38_n_6,DCT_mac_muladd_16cud_U38_n_7,DCT_mac_muladd_16cud_U38_n_8,DCT_mac_muladd_16cud_U38_n_9,DCT_mac_muladd_16cud_U38_n_10,DCT_mac_muladd_16cud_U38_n_11,DCT_mac_muladd_16cud_U38_n_12}),
        .O(add_ln52_28_fu_610_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U38_n_45,DCT_mac_muladd_16cud_U38_n_46,DCT_mac_muladd_16cud_U38_n_47,DCT_mac_muladd_16cud_U38_n_48,DCT_mac_muladd_16cud_U38_n_49,DCT_mac_muladd_16cud_U38_n_50,DCT_mac_muladd_16cud_U38_n_51,DCT_mac_muladd_16cud_U38_n_52}));
  CARRY8 add_ln52_3_fu_614_p2__84_carry__2
       (.CI(add_ln52_3_fu_614_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_3_fu_614_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_3_fu_614_p2__84_carry__2_n_4,add_ln52_3_fu_614_p2__84_carry__2_n_5,add_ln52_3_fu_614_p2__84_carry__2_n_6,add_ln52_3_fu_614_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U38_n_1,DCT_mac_muladd_16cud_U38_n_2,DCT_mac_muladd_16cud_U38_n_3,DCT_mac_muladd_16cud_U38_n_4}),
        .O({NLW_add_ln52_3_fu_614_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_28_fu_610_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16rcU_U40_n_28,DCT_mac_muladd_16cud_U38_n_53,DCT_mac_muladd_16cud_U38_n_54,DCT_mac_muladd_16cud_U38_n_55,DCT_mac_muladd_16cud_U38_n_56}));
  CARRY8 add_ln52_3_fu_614_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2_carry_n_0,add_ln52_3_fu_614_p2_carry_n_1,add_ln52_3_fu_614_p2_carry_n_2,add_ln52_3_fu_614_p2_carry_n_3,add_ln52_3_fu_614_p2_carry_n_4,add_ln52_3_fu_614_p2_carry_n_5,add_ln52_3_fu_614_p2_carry_n_6,add_ln52_3_fu_614_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16pcA_U35_n_21,DCT_mac_muladd_16pcA_U35_n_22,DCT_mac_muladd_16pcA_U35_n_23,DCT_mac_muladd_16pcA_U35_n_24,DCT_mac_muladd_16pcA_U35_n_25,DCT_mac_muladd_16pcA_U35_n_26,DCT_mac_muladd_16pcA_U35_n_27,DCT_mac_muladd_16pcA_U35_n_28}),
        .O(add_ln52_24_fu_603_p2[7:0]),
        .S({DCT_mac_muladd_16pcA_U35_n_29,DCT_mac_muladd_16pcA_U35_n_30,DCT_mac_muladd_16pcA_U35_n_31,DCT_mac_muladd_16pcA_U35_n_32,DCT_mac_muladd_16pcA_U35_n_33,DCT_mac_muladd_16pcA_U35_n_34,DCT_mac_muladd_16pcA_U35_n_35,DCT_mac_muladd_16pcA_U35_n_36}));
  CARRY8 add_ln52_3_fu_614_p2_carry__0
       (.CI(add_ln52_3_fu_614_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2_carry__0_n_0,add_ln52_3_fu_614_p2_carry__0_n_1,add_ln52_3_fu_614_p2_carry__0_n_2,add_ln52_3_fu_614_p2_carry__0_n_3,add_ln52_3_fu_614_p2_carry__0_n_4,add_ln52_3_fu_614_p2_carry__0_n_5,add_ln52_3_fu_614_p2_carry__0_n_6,add_ln52_3_fu_614_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16pcA_U35_n_13,DCT_mac_muladd_16pcA_U35_n_14,DCT_mac_muladd_16pcA_U35_n_15,DCT_mac_muladd_16pcA_U35_n_16,DCT_mac_muladd_16pcA_U35_n_17,DCT_mac_muladd_16pcA_U35_n_18,DCT_mac_muladd_16pcA_U35_n_19,DCT_mac_muladd_16pcA_U35_n_20}),
        .O(add_ln52_24_fu_603_p2[15:8]),
        .S({DCT_mac_muladd_16pcA_U35_n_37,DCT_mac_muladd_16pcA_U35_n_38,DCT_mac_muladd_16pcA_U35_n_39,DCT_mac_muladd_16pcA_U35_n_40,DCT_mac_muladd_16pcA_U35_n_41,DCT_mac_muladd_16pcA_U35_n_42,DCT_mac_muladd_16pcA_U35_n_43,DCT_mac_muladd_16pcA_U35_n_44}));
  CARRY8 add_ln52_3_fu_614_p2_carry__1
       (.CI(add_ln52_3_fu_614_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_3_fu_614_p2_carry__1_n_0,add_ln52_3_fu_614_p2_carry__1_n_1,add_ln52_3_fu_614_p2_carry__1_n_2,add_ln52_3_fu_614_p2_carry__1_n_3,add_ln52_3_fu_614_p2_carry__1_n_4,add_ln52_3_fu_614_p2_carry__1_n_5,add_ln52_3_fu_614_p2_carry__1_n_6,add_ln52_3_fu_614_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16pcA_U35_n_5,DCT_mac_muladd_16pcA_U35_n_6,DCT_mac_muladd_16pcA_U35_n_7,DCT_mac_muladd_16pcA_U35_n_8,DCT_mac_muladd_16pcA_U35_n_9,DCT_mac_muladd_16pcA_U35_n_10,DCT_mac_muladd_16pcA_U35_n_11,DCT_mac_muladd_16pcA_U35_n_12}),
        .O(add_ln52_24_fu_603_p2[23:16]),
        .S({DCT_mac_muladd_16pcA_U35_n_45,DCT_mac_muladd_16pcA_U35_n_46,DCT_mac_muladd_16pcA_U35_n_47,DCT_mac_muladd_16pcA_U35_n_48,DCT_mac_muladd_16pcA_U35_n_49,DCT_mac_muladd_16pcA_U35_n_50,DCT_mac_muladd_16pcA_U35_n_51,DCT_mac_muladd_16pcA_U35_n_52}));
  CARRY8 add_ln52_3_fu_614_p2_carry__2
       (.CI(add_ln52_3_fu_614_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_3_fu_614_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_3_fu_614_p2_carry__2_n_4,add_ln52_3_fu_614_p2_carry__2_n_5,add_ln52_3_fu_614_p2_carry__2_n_6,add_ln52_3_fu_614_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16pcA_U35_n_1,DCT_mac_muladd_16pcA_U35_n_2,DCT_mac_muladd_16pcA_U35_n_3,DCT_mac_muladd_16pcA_U35_n_4}),
        .O({NLW_add_ln52_3_fu_614_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_24_fu_603_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16qcK_U36_n_28,DCT_mac_muladd_16pcA_U35_n_53,DCT_mac_muladd_16pcA_U35_n_54,DCT_mac_muladd_16pcA_U35_n_55,DCT_mac_muladd_16pcA_U35_n_56}));
  CARRY8 add_ln52_4_fu_642_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__169_carry_n_0,add_ln52_4_fu_642_p2__169_carry_n_1,add_ln52_4_fu_642_p2__169_carry_n_2,add_ln52_4_fu_642_p2__169_carry_n_3,add_ln52_4_fu_642_p2__169_carry_n_4,add_ln52_4_fu_642_p2__169_carry_n_5,add_ln52_4_fu_642_p2__169_carry_n_6,add_ln52_4_fu_642_p2__169_carry_n_7}),
        .DI(add_ln52_31_fu_631_p2[7:0]),
        .O(NLW_add_ln52_4_fu_642_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_4_fu_642_p2__169_carry_i_1_n_0,add_ln52_4_fu_642_p2__169_carry_i_2_n_0,add_ln52_4_fu_642_p2__169_carry_i_3_n_0,add_ln52_4_fu_642_p2__169_carry_i_4_n_0,add_ln52_4_fu_642_p2__169_carry_i_5_n_0,add_ln52_4_fu_642_p2__169_carry_i_6_n_0,add_ln52_4_fu_642_p2__169_carry_i_7_n_0,add_ln52_4_fu_642_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_4_fu_642_p2__169_carry__0
       (.CI(add_ln52_4_fu_642_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__169_carry__0_n_0,add_ln52_4_fu_642_p2__169_carry__0_n_1,add_ln52_4_fu_642_p2__169_carry__0_n_2,add_ln52_4_fu_642_p2__169_carry__0_n_3,add_ln52_4_fu_642_p2__169_carry__0_n_4,add_ln52_4_fu_642_p2__169_carry__0_n_5,add_ln52_4_fu_642_p2__169_carry__0_n_6,add_ln52_4_fu_642_p2__169_carry__0_n_7}),
        .DI(add_ln52_31_fu_631_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_4_d0[2:0],NLW_add_ln52_4_fu_642_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0,add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_1
       (.I0(add_ln52_31_fu_631_p2[15]),
        .I1(add_ln52_35_fu_638_p2[15]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_2
       (.I0(add_ln52_31_fu_631_p2[14]),
        .I1(add_ln52_35_fu_638_p2[14]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_3
       (.I0(add_ln52_31_fu_631_p2[13]),
        .I1(add_ln52_35_fu_638_p2[13]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_4
       (.I0(add_ln52_31_fu_631_p2[12]),
        .I1(add_ln52_35_fu_638_p2[12]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_5
       (.I0(add_ln52_31_fu_631_p2[11]),
        .I1(add_ln52_35_fu_638_p2[11]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_6
       (.I0(add_ln52_31_fu_631_p2[10]),
        .I1(add_ln52_35_fu_638_p2[10]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_7
       (.I0(add_ln52_31_fu_631_p2[9]),
        .I1(add_ln52_35_fu_638_p2[9]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__0_i_8
       (.I0(add_ln52_31_fu_631_p2[8]),
        .I1(add_ln52_35_fu_638_p2[8]),
        .O(add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_4_fu_642_p2__169_carry__1
       (.CI(add_ln52_4_fu_642_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__169_carry__1_n_0,add_ln52_4_fu_642_p2__169_carry__1_n_1,add_ln52_4_fu_642_p2__169_carry__1_n_2,add_ln52_4_fu_642_p2__169_carry__1_n_3,add_ln52_4_fu_642_p2__169_carry__1_n_4,add_ln52_4_fu_642_p2__169_carry__1_n_5,add_ln52_4_fu_642_p2__169_carry__1_n_6,add_ln52_4_fu_642_p2__169_carry__1_n_7}),
        .DI(add_ln52_31_fu_631_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_4_d0[10:3]),
        .S({add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0,add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_1
       (.I0(add_ln52_31_fu_631_p2[23]),
        .I1(add_ln52_35_fu_638_p2[23]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_2
       (.I0(add_ln52_31_fu_631_p2[22]),
        .I1(add_ln52_35_fu_638_p2[22]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_3
       (.I0(add_ln52_31_fu_631_p2[21]),
        .I1(add_ln52_35_fu_638_p2[21]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_4
       (.I0(add_ln52_31_fu_631_p2[20]),
        .I1(add_ln52_35_fu_638_p2[20]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_5
       (.I0(add_ln52_31_fu_631_p2[19]),
        .I1(add_ln52_35_fu_638_p2[19]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_6
       (.I0(add_ln52_31_fu_631_p2[18]),
        .I1(add_ln52_35_fu_638_p2[18]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_7
       (.I0(add_ln52_31_fu_631_p2[17]),
        .I1(add_ln52_35_fu_638_p2[17]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__1_i_8
       (.I0(add_ln52_31_fu_631_p2[16]),
        .I1(add_ln52_35_fu_638_p2[16]),
        .O(add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_4_fu_642_p2__169_carry__2
       (.CI(add_ln52_4_fu_642_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_4_fu_642_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_4_fu_642_p2__169_carry__2_n_4,add_ln52_4_fu_642_p2__169_carry__2_n_5,add_ln52_4_fu_642_p2__169_carry__2_n_6,add_ln52_4_fu_642_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_31_fu_631_p2[27:24]}),
        .O({NLW_add_ln52_4_fu_642_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_4_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0,add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0,add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0,add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0,add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__2_i_1
       (.I0(add_ln52_35_fu_638_p2[28]),
        .I1(add_ln52_31_fu_631_p2[28]),
        .O(add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__2_i_2
       (.I0(add_ln52_31_fu_631_p2[27]),
        .I1(add_ln52_35_fu_638_p2[27]),
        .O(add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__2_i_3
       (.I0(add_ln52_31_fu_631_p2[26]),
        .I1(add_ln52_35_fu_638_p2[26]),
        .O(add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__2_i_4
       (.I0(add_ln52_31_fu_631_p2[25]),
        .I1(add_ln52_35_fu_638_p2[25]),
        .O(add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry__2_i_5
       (.I0(add_ln52_31_fu_631_p2[24]),
        .I1(add_ln52_35_fu_638_p2[24]),
        .O(add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_1
       (.I0(add_ln52_31_fu_631_p2[7]),
        .I1(add_ln52_35_fu_638_p2[7]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_2
       (.I0(add_ln52_31_fu_631_p2[6]),
        .I1(add_ln52_35_fu_638_p2[6]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_3
       (.I0(add_ln52_31_fu_631_p2[5]),
        .I1(add_ln52_35_fu_638_p2[5]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_4
       (.I0(add_ln52_31_fu_631_p2[4]),
        .I1(add_ln52_35_fu_638_p2[4]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_5
       (.I0(add_ln52_31_fu_631_p2[3]),
        .I1(add_ln52_35_fu_638_p2[3]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_6
       (.I0(add_ln52_31_fu_631_p2[2]),
        .I1(add_ln52_35_fu_638_p2[2]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_7
       (.I0(add_ln52_31_fu_631_p2[1]),
        .I1(add_ln52_35_fu_638_p2[1]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__169_carry_i_8
       (.I0(add_ln52_31_fu_631_p2[0]),
        .I1(add_ln52_35_fu_638_p2[0]),
        .O(add_ln52_4_fu_642_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_4_fu_642_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__84_carry_n_0,add_ln52_4_fu_642_p2__84_carry_n_1,add_ln52_4_fu_642_p2__84_carry_n_2,add_ln52_4_fu_642_p2__84_carry_n_3,add_ln52_4_fu_642_p2__84_carry_n_4,add_ln52_4_fu_642_p2__84_carry_n_5,add_ln52_4_fu_642_p2__84_carry_n_6,add_ln52_4_fu_642_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U46_n_21,DCT_mac_muladd_16cud_U46_n_22,DCT_mac_muladd_16cud_U46_n_23,DCT_mac_muladd_16cud_U46_n_24,DCT_mac_muladd_16cud_U46_n_25,DCT_mac_muladd_16cud_U46_n_26,DCT_mac_muladd_16cud_U46_n_27,DCT_mac_muladd_16cud_U46_n_28}),
        .O(add_ln52_35_fu_638_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U46_n_29,DCT_mac_muladd_16cud_U46_n_30,DCT_mac_muladd_16cud_U46_n_31,DCT_mac_muladd_16cud_U46_n_32,DCT_mac_muladd_16cud_U46_n_33,DCT_mac_muladd_16cud_U46_n_34,DCT_mac_muladd_16cud_U46_n_35,DCT_mac_muladd_16cud_U46_n_36}));
  CARRY8 add_ln52_4_fu_642_p2__84_carry__0
       (.CI(add_ln52_4_fu_642_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__84_carry__0_n_0,add_ln52_4_fu_642_p2__84_carry__0_n_1,add_ln52_4_fu_642_p2__84_carry__0_n_2,add_ln52_4_fu_642_p2__84_carry__0_n_3,add_ln52_4_fu_642_p2__84_carry__0_n_4,add_ln52_4_fu_642_p2__84_carry__0_n_5,add_ln52_4_fu_642_p2__84_carry__0_n_6,add_ln52_4_fu_642_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U46_n_13,DCT_mac_muladd_16cud_U46_n_14,DCT_mac_muladd_16cud_U46_n_15,DCT_mac_muladd_16cud_U46_n_16,DCT_mac_muladd_16cud_U46_n_17,DCT_mac_muladd_16cud_U46_n_18,DCT_mac_muladd_16cud_U46_n_19,DCT_mac_muladd_16cud_U46_n_20}),
        .O(add_ln52_35_fu_638_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U46_n_37,DCT_mac_muladd_16cud_U46_n_38,DCT_mac_muladd_16cud_U46_n_39,DCT_mac_muladd_16cud_U46_n_40,DCT_mac_muladd_16cud_U46_n_41,DCT_mac_muladd_16cud_U46_n_42,DCT_mac_muladd_16cud_U46_n_43,DCT_mac_muladd_16cud_U46_n_44}));
  CARRY8 add_ln52_4_fu_642_p2__84_carry__1
       (.CI(add_ln52_4_fu_642_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2__84_carry__1_n_0,add_ln52_4_fu_642_p2__84_carry__1_n_1,add_ln52_4_fu_642_p2__84_carry__1_n_2,add_ln52_4_fu_642_p2__84_carry__1_n_3,add_ln52_4_fu_642_p2__84_carry__1_n_4,add_ln52_4_fu_642_p2__84_carry__1_n_5,add_ln52_4_fu_642_p2__84_carry__1_n_6,add_ln52_4_fu_642_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U46_n_5,DCT_mac_muladd_16cud_U46_n_6,DCT_mac_muladd_16cud_U46_n_7,DCT_mac_muladd_16cud_U46_n_8,DCT_mac_muladd_16cud_U46_n_9,DCT_mac_muladd_16cud_U46_n_10,DCT_mac_muladd_16cud_U46_n_11,DCT_mac_muladd_16cud_U46_n_12}),
        .O(add_ln52_35_fu_638_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U46_n_45,DCT_mac_muladd_16cud_U46_n_46,DCT_mac_muladd_16cud_U46_n_47,DCT_mac_muladd_16cud_U46_n_48,DCT_mac_muladd_16cud_U46_n_49,DCT_mac_muladd_16cud_U46_n_50,DCT_mac_muladd_16cud_U46_n_51,DCT_mac_muladd_16cud_U46_n_52}));
  CARRY8 add_ln52_4_fu_642_p2__84_carry__2
       (.CI(add_ln52_4_fu_642_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_4_fu_642_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_4_fu_642_p2__84_carry__2_n_4,add_ln52_4_fu_642_p2__84_carry__2_n_5,add_ln52_4_fu_642_p2__84_carry__2_n_6,add_ln52_4_fu_642_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U46_n_1,DCT_mac_muladd_16cud_U46_n_2,DCT_mac_muladd_16cud_U46_n_3,DCT_mac_muladd_16cud_U46_n_4}),
        .O({NLW_add_ln52_4_fu_642_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_35_fu_638_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16ibs_U48_n_28,DCT_mac_muladd_16cud_U46_n_53,DCT_mac_muladd_16cud_U46_n_54,DCT_mac_muladd_16cud_U46_n_55,DCT_mac_muladd_16cud_U46_n_56}));
  CARRY8 add_ln52_4_fu_642_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2_carry_n_0,add_ln52_4_fu_642_p2_carry_n_1,add_ln52_4_fu_642_p2_carry_n_2,add_ln52_4_fu_642_p2_carry_n_3,add_ln52_4_fu_642_p2_carry_n_4,add_ln52_4_fu_642_p2_carry_n_5,add_ln52_4_fu_642_p2_carry_n_6,add_ln52_4_fu_642_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U42_n_21,DCT_mac_muladd_16cud_U42_n_22,DCT_mac_muladd_16cud_U42_n_23,DCT_mac_muladd_16cud_U42_n_24,DCT_mac_muladd_16cud_U42_n_25,DCT_mac_muladd_16cud_U42_n_26,DCT_mac_muladd_16cud_U42_n_27,DCT_mac_muladd_16cud_U42_n_28}),
        .O(add_ln52_31_fu_631_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U42_n_29,DCT_mac_muladd_16cud_U42_n_30,DCT_mac_muladd_16cud_U42_n_31,DCT_mac_muladd_16cud_U42_n_32,DCT_mac_muladd_16cud_U42_n_33,DCT_mac_muladd_16cud_U42_n_34,DCT_mac_muladd_16cud_U42_n_35,DCT_mac_muladd_16cud_U42_n_36}));
  CARRY8 add_ln52_4_fu_642_p2_carry__0
       (.CI(add_ln52_4_fu_642_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2_carry__0_n_0,add_ln52_4_fu_642_p2_carry__0_n_1,add_ln52_4_fu_642_p2_carry__0_n_2,add_ln52_4_fu_642_p2_carry__0_n_3,add_ln52_4_fu_642_p2_carry__0_n_4,add_ln52_4_fu_642_p2_carry__0_n_5,add_ln52_4_fu_642_p2_carry__0_n_6,add_ln52_4_fu_642_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U42_n_13,DCT_mac_muladd_16cud_U42_n_14,DCT_mac_muladd_16cud_U42_n_15,DCT_mac_muladd_16cud_U42_n_16,DCT_mac_muladd_16cud_U42_n_17,DCT_mac_muladd_16cud_U42_n_18,DCT_mac_muladd_16cud_U42_n_19,DCT_mac_muladd_16cud_U42_n_20}),
        .O(add_ln52_31_fu_631_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U42_n_37,DCT_mac_muladd_16cud_U42_n_38,DCT_mac_muladd_16cud_U42_n_39,DCT_mac_muladd_16cud_U42_n_40,DCT_mac_muladd_16cud_U42_n_41,DCT_mac_muladd_16cud_U42_n_42,DCT_mac_muladd_16cud_U42_n_43,DCT_mac_muladd_16cud_U42_n_44}));
  CARRY8 add_ln52_4_fu_642_p2_carry__1
       (.CI(add_ln52_4_fu_642_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_4_fu_642_p2_carry__1_n_0,add_ln52_4_fu_642_p2_carry__1_n_1,add_ln52_4_fu_642_p2_carry__1_n_2,add_ln52_4_fu_642_p2_carry__1_n_3,add_ln52_4_fu_642_p2_carry__1_n_4,add_ln52_4_fu_642_p2_carry__1_n_5,add_ln52_4_fu_642_p2_carry__1_n_6,add_ln52_4_fu_642_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U42_n_5,DCT_mac_muladd_16cud_U42_n_6,DCT_mac_muladd_16cud_U42_n_7,DCT_mac_muladd_16cud_U42_n_8,DCT_mac_muladd_16cud_U42_n_9,DCT_mac_muladd_16cud_U42_n_10,DCT_mac_muladd_16cud_U42_n_11,DCT_mac_muladd_16cud_U42_n_12}),
        .O(add_ln52_31_fu_631_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U42_n_45,DCT_mac_muladd_16cud_U42_n_46,DCT_mac_muladd_16cud_U42_n_47,DCT_mac_muladd_16cud_U42_n_48,DCT_mac_muladd_16cud_U42_n_49,DCT_mac_muladd_16cud_U42_n_50,DCT_mac_muladd_16cud_U42_n_51,DCT_mac_muladd_16cud_U42_n_52}));
  CARRY8 add_ln52_4_fu_642_p2_carry__2
       (.CI(add_ln52_4_fu_642_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_4_fu_642_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_4_fu_642_p2_carry__2_n_4,add_ln52_4_fu_642_p2_carry__2_n_5,add_ln52_4_fu_642_p2_carry__2_n_6,add_ln52_4_fu_642_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U42_n_1,DCT_mac_muladd_16cud_U42_n_2,DCT_mac_muladd_16cud_U42_n_3,DCT_mac_muladd_16cud_U42_n_4}),
        .O({NLW_add_ln52_4_fu_642_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_31_fu_631_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16qcK_U44_n_28,DCT_mac_muladd_16cud_U42_n_53,DCT_mac_muladd_16cud_U42_n_54,DCT_mac_muladd_16cud_U42_n_55,DCT_mac_muladd_16cud_U42_n_56}));
  CARRY8 add_ln52_5_fu_670_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__169_carry_n_0,add_ln52_5_fu_670_p2__169_carry_n_1,add_ln52_5_fu_670_p2__169_carry_n_2,add_ln52_5_fu_670_p2__169_carry_n_3,add_ln52_5_fu_670_p2__169_carry_n_4,add_ln52_5_fu_670_p2__169_carry_n_5,add_ln52_5_fu_670_p2__169_carry_n_6,add_ln52_5_fu_670_p2__169_carry_n_7}),
        .DI(add_ln52_38_fu_659_p2[7:0]),
        .O(NLW_add_ln52_5_fu_670_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_5_fu_670_p2__169_carry_i_1_n_0,add_ln52_5_fu_670_p2__169_carry_i_2_n_0,add_ln52_5_fu_670_p2__169_carry_i_3_n_0,add_ln52_5_fu_670_p2__169_carry_i_4_n_0,add_ln52_5_fu_670_p2__169_carry_i_5_n_0,add_ln52_5_fu_670_p2__169_carry_i_6_n_0,add_ln52_5_fu_670_p2__169_carry_i_7_n_0,add_ln52_5_fu_670_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_5_fu_670_p2__169_carry__0
       (.CI(add_ln52_5_fu_670_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__169_carry__0_n_0,add_ln52_5_fu_670_p2__169_carry__0_n_1,add_ln52_5_fu_670_p2__169_carry__0_n_2,add_ln52_5_fu_670_p2__169_carry__0_n_3,add_ln52_5_fu_670_p2__169_carry__0_n_4,add_ln52_5_fu_670_p2__169_carry__0_n_5,add_ln52_5_fu_670_p2__169_carry__0_n_6,add_ln52_5_fu_670_p2__169_carry__0_n_7}),
        .DI(add_ln52_38_fu_659_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_5_d0[2:0],NLW_add_ln52_5_fu_670_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0,add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_1
       (.I0(add_ln52_38_fu_659_p2[15]),
        .I1(add_ln52_42_fu_666_p2[15]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_2
       (.I0(add_ln52_38_fu_659_p2[14]),
        .I1(add_ln52_42_fu_666_p2[14]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_3
       (.I0(add_ln52_38_fu_659_p2[13]),
        .I1(add_ln52_42_fu_666_p2[13]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_4
       (.I0(add_ln52_38_fu_659_p2[12]),
        .I1(add_ln52_42_fu_666_p2[12]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_5
       (.I0(add_ln52_38_fu_659_p2[11]),
        .I1(add_ln52_42_fu_666_p2[11]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_6
       (.I0(add_ln52_38_fu_659_p2[10]),
        .I1(add_ln52_42_fu_666_p2[10]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_7
       (.I0(add_ln52_38_fu_659_p2[9]),
        .I1(add_ln52_42_fu_666_p2[9]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__0_i_8
       (.I0(add_ln52_38_fu_659_p2[8]),
        .I1(add_ln52_42_fu_666_p2[8]),
        .O(add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_5_fu_670_p2__169_carry__1
       (.CI(add_ln52_5_fu_670_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__169_carry__1_n_0,add_ln52_5_fu_670_p2__169_carry__1_n_1,add_ln52_5_fu_670_p2__169_carry__1_n_2,add_ln52_5_fu_670_p2__169_carry__1_n_3,add_ln52_5_fu_670_p2__169_carry__1_n_4,add_ln52_5_fu_670_p2__169_carry__1_n_5,add_ln52_5_fu_670_p2__169_carry__1_n_6,add_ln52_5_fu_670_p2__169_carry__1_n_7}),
        .DI(add_ln52_38_fu_659_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_5_d0[10:3]),
        .S({add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0,add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_1
       (.I0(add_ln52_38_fu_659_p2[23]),
        .I1(add_ln52_42_fu_666_p2[23]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_2
       (.I0(add_ln52_38_fu_659_p2[22]),
        .I1(add_ln52_42_fu_666_p2[22]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_3
       (.I0(add_ln52_38_fu_659_p2[21]),
        .I1(add_ln52_42_fu_666_p2[21]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_4
       (.I0(add_ln52_38_fu_659_p2[20]),
        .I1(add_ln52_42_fu_666_p2[20]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_5
       (.I0(add_ln52_38_fu_659_p2[19]),
        .I1(add_ln52_42_fu_666_p2[19]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_6
       (.I0(add_ln52_38_fu_659_p2[18]),
        .I1(add_ln52_42_fu_666_p2[18]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_7
       (.I0(add_ln52_38_fu_659_p2[17]),
        .I1(add_ln52_42_fu_666_p2[17]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__1_i_8
       (.I0(add_ln52_38_fu_659_p2[16]),
        .I1(add_ln52_42_fu_666_p2[16]),
        .O(add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_5_fu_670_p2__169_carry__2
       (.CI(add_ln52_5_fu_670_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_5_fu_670_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_5_fu_670_p2__169_carry__2_n_4,add_ln52_5_fu_670_p2__169_carry__2_n_5,add_ln52_5_fu_670_p2__169_carry__2_n_6,add_ln52_5_fu_670_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_38_fu_659_p2[27:24]}),
        .O({NLW_add_ln52_5_fu_670_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_5_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0,add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0,add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0,add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0,add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__2_i_1
       (.I0(add_ln52_42_fu_666_p2[28]),
        .I1(add_ln52_38_fu_659_p2[28]),
        .O(add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__2_i_2
       (.I0(add_ln52_38_fu_659_p2[27]),
        .I1(add_ln52_42_fu_666_p2[27]),
        .O(add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__2_i_3
       (.I0(add_ln52_38_fu_659_p2[26]),
        .I1(add_ln52_42_fu_666_p2[26]),
        .O(add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__2_i_4
       (.I0(add_ln52_38_fu_659_p2[25]),
        .I1(add_ln52_42_fu_666_p2[25]),
        .O(add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry__2_i_5
       (.I0(add_ln52_38_fu_659_p2[24]),
        .I1(add_ln52_42_fu_666_p2[24]),
        .O(add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_1
       (.I0(add_ln52_38_fu_659_p2[7]),
        .I1(add_ln52_42_fu_666_p2[7]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_2
       (.I0(add_ln52_38_fu_659_p2[6]),
        .I1(add_ln52_42_fu_666_p2[6]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_3
       (.I0(add_ln52_38_fu_659_p2[5]),
        .I1(add_ln52_42_fu_666_p2[5]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_4
       (.I0(add_ln52_38_fu_659_p2[4]),
        .I1(add_ln52_42_fu_666_p2[4]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_5
       (.I0(add_ln52_38_fu_659_p2[3]),
        .I1(add_ln52_42_fu_666_p2[3]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_6
       (.I0(add_ln52_38_fu_659_p2[2]),
        .I1(add_ln52_42_fu_666_p2[2]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_7
       (.I0(add_ln52_38_fu_659_p2[1]),
        .I1(add_ln52_42_fu_666_p2[1]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__169_carry_i_8
       (.I0(add_ln52_38_fu_659_p2[0]),
        .I1(add_ln52_42_fu_666_p2[0]),
        .O(add_ln52_5_fu_670_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_5_fu_670_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__84_carry_n_0,add_ln52_5_fu_670_p2__84_carry_n_1,add_ln52_5_fu_670_p2__84_carry_n_2,add_ln52_5_fu_670_p2__84_carry_n_3,add_ln52_5_fu_670_p2__84_carry_n_4,add_ln52_5_fu_670_p2__84_carry_n_5,add_ln52_5_fu_670_p2__84_carry_n_6,add_ln52_5_fu_670_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16pcA_U55_n_21,DCT_mac_muladd_16pcA_U55_n_22,DCT_mac_muladd_16pcA_U55_n_23,DCT_mac_muladd_16pcA_U55_n_24,DCT_mac_muladd_16pcA_U55_n_25,DCT_mac_muladd_16pcA_U55_n_26,DCT_mac_muladd_16pcA_U55_n_27,DCT_mac_muladd_16pcA_U55_n_28}),
        .O(add_ln52_42_fu_666_p2[7:0]),
        .S({DCT_mac_muladd_16pcA_U55_n_29,DCT_mac_muladd_16pcA_U55_n_30,DCT_mac_muladd_16pcA_U55_n_31,DCT_mac_muladd_16pcA_U55_n_32,DCT_mac_muladd_16pcA_U55_n_33,DCT_mac_muladd_16pcA_U55_n_34,DCT_mac_muladd_16pcA_U55_n_35,DCT_mac_muladd_16pcA_U55_n_36}));
  CARRY8 add_ln52_5_fu_670_p2__84_carry__0
       (.CI(add_ln52_5_fu_670_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__84_carry__0_n_0,add_ln52_5_fu_670_p2__84_carry__0_n_1,add_ln52_5_fu_670_p2__84_carry__0_n_2,add_ln52_5_fu_670_p2__84_carry__0_n_3,add_ln52_5_fu_670_p2__84_carry__0_n_4,add_ln52_5_fu_670_p2__84_carry__0_n_5,add_ln52_5_fu_670_p2__84_carry__0_n_6,add_ln52_5_fu_670_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16pcA_U55_n_13,DCT_mac_muladd_16pcA_U55_n_14,DCT_mac_muladd_16pcA_U55_n_15,DCT_mac_muladd_16pcA_U55_n_16,DCT_mac_muladd_16pcA_U55_n_17,DCT_mac_muladd_16pcA_U55_n_18,DCT_mac_muladd_16pcA_U55_n_19,DCT_mac_muladd_16pcA_U55_n_20}),
        .O(add_ln52_42_fu_666_p2[15:8]),
        .S({DCT_mac_muladd_16pcA_U55_n_37,DCT_mac_muladd_16pcA_U55_n_38,DCT_mac_muladd_16pcA_U55_n_39,DCT_mac_muladd_16pcA_U55_n_40,DCT_mac_muladd_16pcA_U55_n_41,DCT_mac_muladd_16pcA_U55_n_42,DCT_mac_muladd_16pcA_U55_n_43,DCT_mac_muladd_16pcA_U55_n_44}));
  CARRY8 add_ln52_5_fu_670_p2__84_carry__1
       (.CI(add_ln52_5_fu_670_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2__84_carry__1_n_0,add_ln52_5_fu_670_p2__84_carry__1_n_1,add_ln52_5_fu_670_p2__84_carry__1_n_2,add_ln52_5_fu_670_p2__84_carry__1_n_3,add_ln52_5_fu_670_p2__84_carry__1_n_4,add_ln52_5_fu_670_p2__84_carry__1_n_5,add_ln52_5_fu_670_p2__84_carry__1_n_6,add_ln52_5_fu_670_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16pcA_U55_n_5,DCT_mac_muladd_16pcA_U55_n_6,DCT_mac_muladd_16pcA_U55_n_7,DCT_mac_muladd_16pcA_U55_n_8,DCT_mac_muladd_16pcA_U55_n_9,DCT_mac_muladd_16pcA_U55_n_10,DCT_mac_muladd_16pcA_U55_n_11,DCT_mac_muladd_16pcA_U55_n_12}),
        .O(add_ln52_42_fu_666_p2[23:16]),
        .S({DCT_mac_muladd_16pcA_U55_n_45,DCT_mac_muladd_16pcA_U55_n_46,DCT_mac_muladd_16pcA_U55_n_47,DCT_mac_muladd_16pcA_U55_n_48,DCT_mac_muladd_16pcA_U55_n_49,DCT_mac_muladd_16pcA_U55_n_50,DCT_mac_muladd_16pcA_U55_n_51,DCT_mac_muladd_16pcA_U55_n_52}));
  CARRY8 add_ln52_5_fu_670_p2__84_carry__2
       (.CI(add_ln52_5_fu_670_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_5_fu_670_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_5_fu_670_p2__84_carry__2_n_4,add_ln52_5_fu_670_p2__84_carry__2_n_5,add_ln52_5_fu_670_p2__84_carry__2_n_6,add_ln52_5_fu_670_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16pcA_U55_n_1,DCT_mac_muladd_16pcA_U55_n_2,DCT_mac_muladd_16pcA_U55_n_3,DCT_mac_muladd_16pcA_U55_n_4}),
        .O({NLW_add_ln52_5_fu_670_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_42_fu_666_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16tde_U56_n_28,DCT_mac_muladd_16pcA_U55_n_53,DCT_mac_muladd_16pcA_U55_n_54,DCT_mac_muladd_16pcA_U55_n_55,DCT_mac_muladd_16pcA_U55_n_56}));
  CARRY8 add_ln52_5_fu_670_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2_carry_n_0,add_ln52_5_fu_670_p2_carry_n_1,add_ln52_5_fu_670_p2_carry_n_2,add_ln52_5_fu_670_p2_carry_n_3,add_ln52_5_fu_670_p2_carry_n_4,add_ln52_5_fu_670_p2_carry_n_5,add_ln52_5_fu_670_p2_carry_n_6,add_ln52_5_fu_670_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U50_n_21,DCT_mac_muladd_16cud_U50_n_22,DCT_mac_muladd_16cud_U50_n_23,DCT_mac_muladd_16cud_U50_n_24,DCT_mac_muladd_16cud_U50_n_25,DCT_mac_muladd_16cud_U50_n_26,DCT_mac_muladd_16cud_U50_n_27,DCT_mac_muladd_16cud_U50_n_28}),
        .O(add_ln52_38_fu_659_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U50_n_29,DCT_mac_muladd_16cud_U50_n_30,DCT_mac_muladd_16cud_U50_n_31,DCT_mac_muladd_16cud_U50_n_32,DCT_mac_muladd_16cud_U50_n_33,DCT_mac_muladd_16cud_U50_n_34,DCT_mac_muladd_16cud_U50_n_35,DCT_mac_muladd_16cud_U50_n_36}));
  CARRY8 add_ln52_5_fu_670_p2_carry__0
       (.CI(add_ln52_5_fu_670_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2_carry__0_n_0,add_ln52_5_fu_670_p2_carry__0_n_1,add_ln52_5_fu_670_p2_carry__0_n_2,add_ln52_5_fu_670_p2_carry__0_n_3,add_ln52_5_fu_670_p2_carry__0_n_4,add_ln52_5_fu_670_p2_carry__0_n_5,add_ln52_5_fu_670_p2_carry__0_n_6,add_ln52_5_fu_670_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U50_n_13,DCT_mac_muladd_16cud_U50_n_14,DCT_mac_muladd_16cud_U50_n_15,DCT_mac_muladd_16cud_U50_n_16,DCT_mac_muladd_16cud_U50_n_17,DCT_mac_muladd_16cud_U50_n_18,DCT_mac_muladd_16cud_U50_n_19,DCT_mac_muladd_16cud_U50_n_20}),
        .O(add_ln52_38_fu_659_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U50_n_37,DCT_mac_muladd_16cud_U50_n_38,DCT_mac_muladd_16cud_U50_n_39,DCT_mac_muladd_16cud_U50_n_40,DCT_mac_muladd_16cud_U50_n_41,DCT_mac_muladd_16cud_U50_n_42,DCT_mac_muladd_16cud_U50_n_43,DCT_mac_muladd_16cud_U50_n_44}));
  CARRY8 add_ln52_5_fu_670_p2_carry__1
       (.CI(add_ln52_5_fu_670_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_5_fu_670_p2_carry__1_n_0,add_ln52_5_fu_670_p2_carry__1_n_1,add_ln52_5_fu_670_p2_carry__1_n_2,add_ln52_5_fu_670_p2_carry__1_n_3,add_ln52_5_fu_670_p2_carry__1_n_4,add_ln52_5_fu_670_p2_carry__1_n_5,add_ln52_5_fu_670_p2_carry__1_n_6,add_ln52_5_fu_670_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U50_n_5,DCT_mac_muladd_16cud_U50_n_6,DCT_mac_muladd_16cud_U50_n_7,DCT_mac_muladd_16cud_U50_n_8,DCT_mac_muladd_16cud_U50_n_9,DCT_mac_muladd_16cud_U50_n_10,DCT_mac_muladd_16cud_U50_n_11,DCT_mac_muladd_16cud_U50_n_12}),
        .O(add_ln52_38_fu_659_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U50_n_45,DCT_mac_muladd_16cud_U50_n_46,DCT_mac_muladd_16cud_U50_n_47,DCT_mac_muladd_16cud_U50_n_48,DCT_mac_muladd_16cud_U50_n_49,DCT_mac_muladd_16cud_U50_n_50,DCT_mac_muladd_16cud_U50_n_51,DCT_mac_muladd_16cud_U50_n_52}));
  CARRY8 add_ln52_5_fu_670_p2_carry__2
       (.CI(add_ln52_5_fu_670_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_5_fu_670_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_5_fu_670_p2_carry__2_n_4,add_ln52_5_fu_670_p2_carry__2_n_5,add_ln52_5_fu_670_p2_carry__2_n_6,add_ln52_5_fu_670_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U50_n_1,DCT_mac_muladd_16cud_U50_n_2,DCT_mac_muladd_16cud_U50_n_3,DCT_mac_muladd_16cud_U50_n_4}),
        .O({NLW_add_ln52_5_fu_670_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_38_fu_659_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16sc4_U52_n_28,DCT_mac_muladd_16cud_U50_n_53,DCT_mac_muladd_16cud_U50_n_54,DCT_mac_muladd_16cud_U50_n_55,DCT_mac_muladd_16cud_U50_n_56}));
  CARRY8 add_ln52_6_fu_698_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__169_carry_n_0,add_ln52_6_fu_698_p2__169_carry_n_1,add_ln52_6_fu_698_p2__169_carry_n_2,add_ln52_6_fu_698_p2__169_carry_n_3,add_ln52_6_fu_698_p2__169_carry_n_4,add_ln52_6_fu_698_p2__169_carry_n_5,add_ln52_6_fu_698_p2__169_carry_n_6,add_ln52_6_fu_698_p2__169_carry_n_7}),
        .DI(add_ln52_45_fu_687_p2[7:0]),
        .O(NLW_add_ln52_6_fu_698_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_6_fu_698_p2__169_carry_i_1_n_0,add_ln52_6_fu_698_p2__169_carry_i_2_n_0,add_ln52_6_fu_698_p2__169_carry_i_3_n_0,add_ln52_6_fu_698_p2__169_carry_i_4_n_0,add_ln52_6_fu_698_p2__169_carry_i_5_n_0,add_ln52_6_fu_698_p2__169_carry_i_6_n_0,add_ln52_6_fu_698_p2__169_carry_i_7_n_0,add_ln52_6_fu_698_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_6_fu_698_p2__169_carry__0
       (.CI(add_ln52_6_fu_698_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__169_carry__0_n_0,add_ln52_6_fu_698_p2__169_carry__0_n_1,add_ln52_6_fu_698_p2__169_carry__0_n_2,add_ln52_6_fu_698_p2__169_carry__0_n_3,add_ln52_6_fu_698_p2__169_carry__0_n_4,add_ln52_6_fu_698_p2__169_carry__0_n_5,add_ln52_6_fu_698_p2__169_carry__0_n_6,add_ln52_6_fu_698_p2__169_carry__0_n_7}),
        .DI(add_ln52_45_fu_687_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_6_d0[2:0],NLW_add_ln52_6_fu_698_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0,add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_1
       (.I0(add_ln52_45_fu_687_p2[15]),
        .I1(add_ln52_49_fu_694_p2[15]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_2
       (.I0(add_ln52_45_fu_687_p2[14]),
        .I1(add_ln52_49_fu_694_p2[14]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_3
       (.I0(add_ln52_45_fu_687_p2[13]),
        .I1(add_ln52_49_fu_694_p2[13]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_4
       (.I0(add_ln52_45_fu_687_p2[12]),
        .I1(add_ln52_49_fu_694_p2[12]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_5
       (.I0(add_ln52_45_fu_687_p2[11]),
        .I1(add_ln52_49_fu_694_p2[11]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_6
       (.I0(add_ln52_45_fu_687_p2[10]),
        .I1(add_ln52_49_fu_694_p2[10]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_7
       (.I0(add_ln52_45_fu_687_p2[9]),
        .I1(add_ln52_49_fu_694_p2[9]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__0_i_8
       (.I0(add_ln52_45_fu_687_p2[8]),
        .I1(add_ln52_49_fu_694_p2[8]),
        .O(add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_6_fu_698_p2__169_carry__1
       (.CI(add_ln52_6_fu_698_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__169_carry__1_n_0,add_ln52_6_fu_698_p2__169_carry__1_n_1,add_ln52_6_fu_698_p2__169_carry__1_n_2,add_ln52_6_fu_698_p2__169_carry__1_n_3,add_ln52_6_fu_698_p2__169_carry__1_n_4,add_ln52_6_fu_698_p2__169_carry__1_n_5,add_ln52_6_fu_698_p2__169_carry__1_n_6,add_ln52_6_fu_698_p2__169_carry__1_n_7}),
        .DI(add_ln52_45_fu_687_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_6_d0[10:3]),
        .S({add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0,add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_1
       (.I0(add_ln52_45_fu_687_p2[23]),
        .I1(add_ln52_49_fu_694_p2[23]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_2
       (.I0(add_ln52_45_fu_687_p2[22]),
        .I1(add_ln52_49_fu_694_p2[22]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_3
       (.I0(add_ln52_45_fu_687_p2[21]),
        .I1(add_ln52_49_fu_694_p2[21]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_4
       (.I0(add_ln52_45_fu_687_p2[20]),
        .I1(add_ln52_49_fu_694_p2[20]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_5
       (.I0(add_ln52_45_fu_687_p2[19]),
        .I1(add_ln52_49_fu_694_p2[19]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_6
       (.I0(add_ln52_45_fu_687_p2[18]),
        .I1(add_ln52_49_fu_694_p2[18]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_7
       (.I0(add_ln52_45_fu_687_p2[17]),
        .I1(add_ln52_49_fu_694_p2[17]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__1_i_8
       (.I0(add_ln52_45_fu_687_p2[16]),
        .I1(add_ln52_49_fu_694_p2[16]),
        .O(add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_6_fu_698_p2__169_carry__2
       (.CI(add_ln52_6_fu_698_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_6_fu_698_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_6_fu_698_p2__169_carry__2_n_4,add_ln52_6_fu_698_p2__169_carry__2_n_5,add_ln52_6_fu_698_p2__169_carry__2_n_6,add_ln52_6_fu_698_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_45_fu_687_p2[27:24]}),
        .O({NLW_add_ln52_6_fu_698_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_6_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0,add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0,add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0,add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0,add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__2_i_1
       (.I0(add_ln52_49_fu_694_p2[28]),
        .I1(add_ln52_45_fu_687_p2[28]),
        .O(add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__2_i_2
       (.I0(add_ln52_45_fu_687_p2[27]),
        .I1(add_ln52_49_fu_694_p2[27]),
        .O(add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__2_i_3
       (.I0(add_ln52_45_fu_687_p2[26]),
        .I1(add_ln52_49_fu_694_p2[26]),
        .O(add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__2_i_4
       (.I0(add_ln52_45_fu_687_p2[25]),
        .I1(add_ln52_49_fu_694_p2[25]),
        .O(add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry__2_i_5
       (.I0(add_ln52_45_fu_687_p2[24]),
        .I1(add_ln52_49_fu_694_p2[24]),
        .O(add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_1
       (.I0(add_ln52_45_fu_687_p2[7]),
        .I1(add_ln52_49_fu_694_p2[7]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_2
       (.I0(add_ln52_45_fu_687_p2[6]),
        .I1(add_ln52_49_fu_694_p2[6]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_3
       (.I0(add_ln52_45_fu_687_p2[5]),
        .I1(add_ln52_49_fu_694_p2[5]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_4
       (.I0(add_ln52_45_fu_687_p2[4]),
        .I1(add_ln52_49_fu_694_p2[4]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_5
       (.I0(add_ln52_45_fu_687_p2[3]),
        .I1(add_ln52_49_fu_694_p2[3]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_6
       (.I0(add_ln52_45_fu_687_p2[2]),
        .I1(add_ln52_49_fu_694_p2[2]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_7
       (.I0(add_ln52_45_fu_687_p2[1]),
        .I1(add_ln52_49_fu_694_p2[1]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__169_carry_i_8
       (.I0(add_ln52_45_fu_687_p2[0]),
        .I1(add_ln52_49_fu_694_p2[0]),
        .O(add_ln52_6_fu_698_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_6_fu_698_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__84_carry_n_0,add_ln52_6_fu_698_p2__84_carry_n_1,add_ln52_6_fu_698_p2__84_carry_n_2,add_ln52_6_fu_698_p2__84_carry_n_3,add_ln52_6_fu_698_p2__84_carry_n_4,add_ln52_6_fu_698_p2__84_carry_n_5,add_ln52_6_fu_698_p2__84_carry_n_6,add_ln52_6_fu_698_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16lbW_U62_n_21,DCT_mac_muladd_16lbW_U62_n_22,DCT_mac_muladd_16lbW_U62_n_23,DCT_mac_muladd_16lbW_U62_n_24,DCT_mac_muladd_16lbW_U62_n_25,DCT_mac_muladd_16lbW_U62_n_26,DCT_mac_muladd_16lbW_U62_n_27,DCT_mac_muladd_16lbW_U62_n_28}),
        .O(add_ln52_49_fu_694_p2[7:0]),
        .S({DCT_mac_muladd_16lbW_U62_n_29,DCT_mac_muladd_16lbW_U62_n_30,DCT_mac_muladd_16lbW_U62_n_31,DCT_mac_muladd_16lbW_U62_n_32,DCT_mac_muladd_16lbW_U62_n_33,DCT_mac_muladd_16lbW_U62_n_34,DCT_mac_muladd_16lbW_U62_n_35,DCT_mac_muladd_16lbW_U62_n_36}));
  CARRY8 add_ln52_6_fu_698_p2__84_carry__0
       (.CI(add_ln52_6_fu_698_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__84_carry__0_n_0,add_ln52_6_fu_698_p2__84_carry__0_n_1,add_ln52_6_fu_698_p2__84_carry__0_n_2,add_ln52_6_fu_698_p2__84_carry__0_n_3,add_ln52_6_fu_698_p2__84_carry__0_n_4,add_ln52_6_fu_698_p2__84_carry__0_n_5,add_ln52_6_fu_698_p2__84_carry__0_n_6,add_ln52_6_fu_698_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16lbW_U62_n_13,DCT_mac_muladd_16lbW_U62_n_14,DCT_mac_muladd_16lbW_U62_n_15,DCT_mac_muladd_16lbW_U62_n_16,DCT_mac_muladd_16lbW_U62_n_17,DCT_mac_muladd_16lbW_U62_n_18,DCT_mac_muladd_16lbW_U62_n_19,DCT_mac_muladd_16lbW_U62_n_20}),
        .O(add_ln52_49_fu_694_p2[15:8]),
        .S({DCT_mac_muladd_16lbW_U62_n_37,DCT_mac_muladd_16lbW_U62_n_38,DCT_mac_muladd_16lbW_U62_n_39,DCT_mac_muladd_16lbW_U62_n_40,DCT_mac_muladd_16lbW_U62_n_41,DCT_mac_muladd_16lbW_U62_n_42,DCT_mac_muladd_16lbW_U62_n_43,DCT_mac_muladd_16lbW_U62_n_44}));
  CARRY8 add_ln52_6_fu_698_p2__84_carry__1
       (.CI(add_ln52_6_fu_698_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2__84_carry__1_n_0,add_ln52_6_fu_698_p2__84_carry__1_n_1,add_ln52_6_fu_698_p2__84_carry__1_n_2,add_ln52_6_fu_698_p2__84_carry__1_n_3,add_ln52_6_fu_698_p2__84_carry__1_n_4,add_ln52_6_fu_698_p2__84_carry__1_n_5,add_ln52_6_fu_698_p2__84_carry__1_n_6,add_ln52_6_fu_698_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16lbW_U62_n_5,DCT_mac_muladd_16lbW_U62_n_6,DCT_mac_muladd_16lbW_U62_n_7,DCT_mac_muladd_16lbW_U62_n_8,DCT_mac_muladd_16lbW_U62_n_9,DCT_mac_muladd_16lbW_U62_n_10,DCT_mac_muladd_16lbW_U62_n_11,DCT_mac_muladd_16lbW_U62_n_12}),
        .O(add_ln52_49_fu_694_p2[23:16]),
        .S({DCT_mac_muladd_16lbW_U62_n_45,DCT_mac_muladd_16lbW_U62_n_46,DCT_mac_muladd_16lbW_U62_n_47,DCT_mac_muladd_16lbW_U62_n_48,DCT_mac_muladd_16lbW_U62_n_49,DCT_mac_muladd_16lbW_U62_n_50,DCT_mac_muladd_16lbW_U62_n_51,DCT_mac_muladd_16lbW_U62_n_52}));
  CARRY8 add_ln52_6_fu_698_p2__84_carry__2
       (.CI(add_ln52_6_fu_698_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_6_fu_698_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_6_fu_698_p2__84_carry__2_n_4,add_ln52_6_fu_698_p2__84_carry__2_n_5,add_ln52_6_fu_698_p2__84_carry__2_n_6,add_ln52_6_fu_698_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U62_n_1,DCT_mac_muladd_16lbW_U62_n_2,DCT_mac_muladd_16lbW_U62_n_3,DCT_mac_muladd_16lbW_U62_n_4}),
        .O({NLW_add_ln52_6_fu_698_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_49_fu_694_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16udo_U64_n_28,DCT_mac_muladd_16lbW_U62_n_53,DCT_mac_muladd_16lbW_U62_n_54,DCT_mac_muladd_16lbW_U62_n_55,DCT_mac_muladd_16lbW_U62_n_56}));
  CARRY8 add_ln52_6_fu_698_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2_carry_n_0,add_ln52_6_fu_698_p2_carry_n_1,add_ln52_6_fu_698_p2_carry_n_2,add_ln52_6_fu_698_p2_carry_n_3,add_ln52_6_fu_698_p2_carry_n_4,add_ln52_6_fu_698_p2_carry_n_5,add_ln52_6_fu_698_p2_carry_n_6,add_ln52_6_fu_698_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16kbM_U58_n_21,DCT_mac_muladd_16kbM_U58_n_22,DCT_mac_muladd_16kbM_U58_n_23,DCT_mac_muladd_16kbM_U58_n_24,DCT_mac_muladd_16kbM_U58_n_25,DCT_mac_muladd_16kbM_U58_n_26,DCT_mac_muladd_16kbM_U58_n_27,DCT_mac_muladd_16kbM_U58_n_28}),
        .O(add_ln52_45_fu_687_p2[7:0]),
        .S({DCT_mac_muladd_16kbM_U58_n_29,DCT_mac_muladd_16kbM_U58_n_30,DCT_mac_muladd_16kbM_U58_n_31,DCT_mac_muladd_16kbM_U58_n_32,DCT_mac_muladd_16kbM_U58_n_33,DCT_mac_muladd_16kbM_U58_n_34,DCT_mac_muladd_16kbM_U58_n_35,DCT_mac_muladd_16kbM_U58_n_36}));
  CARRY8 add_ln52_6_fu_698_p2_carry__0
       (.CI(add_ln52_6_fu_698_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2_carry__0_n_0,add_ln52_6_fu_698_p2_carry__0_n_1,add_ln52_6_fu_698_p2_carry__0_n_2,add_ln52_6_fu_698_p2_carry__0_n_3,add_ln52_6_fu_698_p2_carry__0_n_4,add_ln52_6_fu_698_p2_carry__0_n_5,add_ln52_6_fu_698_p2_carry__0_n_6,add_ln52_6_fu_698_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16kbM_U58_n_13,DCT_mac_muladd_16kbM_U58_n_14,DCT_mac_muladd_16kbM_U58_n_15,DCT_mac_muladd_16kbM_U58_n_16,DCT_mac_muladd_16kbM_U58_n_17,DCT_mac_muladd_16kbM_U58_n_18,DCT_mac_muladd_16kbM_U58_n_19,DCT_mac_muladd_16kbM_U58_n_20}),
        .O(add_ln52_45_fu_687_p2[15:8]),
        .S({DCT_mac_muladd_16kbM_U58_n_37,DCT_mac_muladd_16kbM_U58_n_38,DCT_mac_muladd_16kbM_U58_n_39,DCT_mac_muladd_16kbM_U58_n_40,DCT_mac_muladd_16kbM_U58_n_41,DCT_mac_muladd_16kbM_U58_n_42,DCT_mac_muladd_16kbM_U58_n_43,DCT_mac_muladd_16kbM_U58_n_44}));
  CARRY8 add_ln52_6_fu_698_p2_carry__1
       (.CI(add_ln52_6_fu_698_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_6_fu_698_p2_carry__1_n_0,add_ln52_6_fu_698_p2_carry__1_n_1,add_ln52_6_fu_698_p2_carry__1_n_2,add_ln52_6_fu_698_p2_carry__1_n_3,add_ln52_6_fu_698_p2_carry__1_n_4,add_ln52_6_fu_698_p2_carry__1_n_5,add_ln52_6_fu_698_p2_carry__1_n_6,add_ln52_6_fu_698_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16kbM_U58_n_5,DCT_mac_muladd_16kbM_U58_n_6,DCT_mac_muladd_16kbM_U58_n_7,DCT_mac_muladd_16kbM_U58_n_8,DCT_mac_muladd_16kbM_U58_n_9,DCT_mac_muladd_16kbM_U58_n_10,DCT_mac_muladd_16kbM_U58_n_11,DCT_mac_muladd_16kbM_U58_n_12}),
        .O(add_ln52_45_fu_687_p2[23:16]),
        .S({DCT_mac_muladd_16kbM_U58_n_45,DCT_mac_muladd_16kbM_U58_n_46,DCT_mac_muladd_16kbM_U58_n_47,DCT_mac_muladd_16kbM_U58_n_48,DCT_mac_muladd_16kbM_U58_n_49,DCT_mac_muladd_16kbM_U58_n_50,DCT_mac_muladd_16kbM_U58_n_51,DCT_mac_muladd_16kbM_U58_n_52}));
  CARRY8 add_ln52_6_fu_698_p2_carry__2
       (.CI(add_ln52_6_fu_698_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_6_fu_698_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_6_fu_698_p2_carry__2_n_4,add_ln52_6_fu_698_p2_carry__2_n_5,add_ln52_6_fu_698_p2_carry__2_n_6,add_ln52_6_fu_698_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16kbM_U58_n_1,DCT_mac_muladd_16kbM_U58_n_2,DCT_mac_muladd_16kbM_U58_n_3,DCT_mac_muladd_16kbM_U58_n_4}),
        .O({NLW_add_ln52_6_fu_698_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_45_fu_687_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16lbW_U61_n_28,DCT_mac_muladd_16kbM_U58_n_53,DCT_mac_muladd_16kbM_U58_n_54,DCT_mac_muladd_16kbM_U58_n_55,DCT_mac_muladd_16kbM_U58_n_56}));
  CARRY8 add_ln52_7_fu_734_p2__169_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__169_carry_n_0,add_ln52_7_fu_734_p2__169_carry_n_1,add_ln52_7_fu_734_p2__169_carry_n_2,add_ln52_7_fu_734_p2__169_carry_n_3,add_ln52_7_fu_734_p2__169_carry_n_4,add_ln52_7_fu_734_p2__169_carry_n_5,add_ln52_7_fu_734_p2__169_carry_n_6,add_ln52_7_fu_734_p2__169_carry_n_7}),
        .DI(add_ln52_52_fu_718_p2[7:0]),
        .O(NLW_add_ln52_7_fu_734_p2__169_carry_O_UNCONNECTED[7:0]),
        .S({add_ln52_7_fu_734_p2__169_carry_i_1_n_0,add_ln52_7_fu_734_p2__169_carry_i_2_n_0,add_ln52_7_fu_734_p2__169_carry_i_3_n_0,add_ln52_7_fu_734_p2__169_carry_i_4_n_0,add_ln52_7_fu_734_p2__169_carry_i_5_n_0,add_ln52_7_fu_734_p2__169_carry_i_6_n_0,add_ln52_7_fu_734_p2__169_carry_i_7_n_0,add_ln52_7_fu_734_p2__169_carry_i_8_n_0}));
  CARRY8 add_ln52_7_fu_734_p2__169_carry__0
       (.CI(add_ln52_7_fu_734_p2__169_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__169_carry__0_n_0,add_ln52_7_fu_734_p2__169_carry__0_n_1,add_ln52_7_fu_734_p2__169_carry__0_n_2,add_ln52_7_fu_734_p2__169_carry__0_n_3,add_ln52_7_fu_734_p2__169_carry__0_n_4,add_ln52_7_fu_734_p2__169_carry__0_n_5,add_ln52_7_fu_734_p2__169_carry__0_n_6,add_ln52_7_fu_734_p2__169_carry__0_n_7}),
        .DI(add_ln52_52_fu_718_p2[15:8]),
        .O({grp_DCT_1D_1_fu_828_output_7_d0[2:0],NLW_add_ln52_7_fu_734_p2__169_carry__0_O_UNCONNECTED[4:0]}),
        .S({add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0,add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_1
       (.I0(add_ln52_52_fu_718_p2[15]),
        .I1(add_ln52_56_fu_729_p2[15]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_2
       (.I0(add_ln52_52_fu_718_p2[14]),
        .I1(add_ln52_56_fu_729_p2[14]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_3
       (.I0(add_ln52_52_fu_718_p2[13]),
        .I1(add_ln52_56_fu_729_p2[13]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_4
       (.I0(add_ln52_52_fu_718_p2[12]),
        .I1(add_ln52_56_fu_729_p2[12]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_5
       (.I0(add_ln52_52_fu_718_p2[11]),
        .I1(add_ln52_56_fu_729_p2[11]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_6
       (.I0(add_ln52_52_fu_718_p2[10]),
        .I1(add_ln52_56_fu_729_p2[10]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_7
       (.I0(add_ln52_52_fu_718_p2[9]),
        .I1(add_ln52_56_fu_729_p2[9]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__0_i_8
       (.I0(add_ln52_52_fu_718_p2[8]),
        .I1(add_ln52_56_fu_729_p2[8]),
        .O(add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0));
  CARRY8 add_ln52_7_fu_734_p2__169_carry__1
       (.CI(add_ln52_7_fu_734_p2__169_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__169_carry__1_n_0,add_ln52_7_fu_734_p2__169_carry__1_n_1,add_ln52_7_fu_734_p2__169_carry__1_n_2,add_ln52_7_fu_734_p2__169_carry__1_n_3,add_ln52_7_fu_734_p2__169_carry__1_n_4,add_ln52_7_fu_734_p2__169_carry__1_n_5,add_ln52_7_fu_734_p2__169_carry__1_n_6,add_ln52_7_fu_734_p2__169_carry__1_n_7}),
        .DI(add_ln52_52_fu_718_p2[23:16]),
        .O(grp_DCT_1D_1_fu_828_output_7_d0[10:3]),
        .S({add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0,add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_1
       (.I0(add_ln52_52_fu_718_p2[23]),
        .I1(add_ln52_56_fu_729_p2[23]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_2
       (.I0(add_ln52_52_fu_718_p2[22]),
        .I1(add_ln52_56_fu_729_p2[22]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_3
       (.I0(add_ln52_52_fu_718_p2[21]),
        .I1(add_ln52_56_fu_729_p2[21]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_4
       (.I0(add_ln52_52_fu_718_p2[20]),
        .I1(add_ln52_56_fu_729_p2[20]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_5
       (.I0(add_ln52_52_fu_718_p2[19]),
        .I1(add_ln52_56_fu_729_p2[19]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_6
       (.I0(add_ln52_52_fu_718_p2[18]),
        .I1(add_ln52_56_fu_729_p2[18]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_7
       (.I0(add_ln52_52_fu_718_p2[17]),
        .I1(add_ln52_56_fu_729_p2[17]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__1_i_8
       (.I0(add_ln52_52_fu_718_p2[16]),
        .I1(add_ln52_56_fu_729_p2[16]),
        .O(add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0));
  CARRY8 add_ln52_7_fu_734_p2__169_carry__2
       (.CI(add_ln52_7_fu_734_p2__169_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_7_fu_734_p2__169_carry__2_CO_UNCONNECTED[7:4],add_ln52_7_fu_734_p2__169_carry__2_n_4,add_ln52_7_fu_734_p2__169_carry__2_n_5,add_ln52_7_fu_734_p2__169_carry__2_n_6,add_ln52_7_fu_734_p2__169_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln52_52_fu_718_p2[27:24]}),
        .O({NLW_add_ln52_7_fu_734_p2__169_carry__2_O_UNCONNECTED[7:5],grp_DCT_1D_1_fu_828_output_7_d0[15:11]}),
        .S({1'b0,1'b0,1'b0,add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0,add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0,add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0,add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0,add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__2_i_1
       (.I0(add_ln52_56_fu_729_p2[28]),
        .I1(add_ln52_52_fu_718_p2[28]),
        .O(add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__2_i_2
       (.I0(add_ln52_52_fu_718_p2[27]),
        .I1(add_ln52_56_fu_729_p2[27]),
        .O(add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__2_i_3
       (.I0(add_ln52_52_fu_718_p2[26]),
        .I1(add_ln52_56_fu_729_p2[26]),
        .O(add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__2_i_4
       (.I0(add_ln52_52_fu_718_p2[25]),
        .I1(add_ln52_56_fu_729_p2[25]),
        .O(add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry__2_i_5
       (.I0(add_ln52_52_fu_718_p2[24]),
        .I1(add_ln52_56_fu_729_p2[24]),
        .O(add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_1
       (.I0(add_ln52_52_fu_718_p2[7]),
        .I1(add_ln52_56_fu_729_p2[7]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_2
       (.I0(add_ln52_52_fu_718_p2[6]),
        .I1(add_ln52_56_fu_729_p2[6]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_3
       (.I0(add_ln52_52_fu_718_p2[5]),
        .I1(add_ln52_56_fu_729_p2[5]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_4
       (.I0(add_ln52_52_fu_718_p2[4]),
        .I1(add_ln52_56_fu_729_p2[4]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_5
       (.I0(add_ln52_52_fu_718_p2[3]),
        .I1(add_ln52_56_fu_729_p2[3]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_6
       (.I0(add_ln52_52_fu_718_p2[2]),
        .I1(add_ln52_56_fu_729_p2[2]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_7
       (.I0(add_ln52_52_fu_718_p2[1]),
        .I1(add_ln52_56_fu_729_p2[1]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__169_carry_i_8
       (.I0(add_ln52_52_fu_718_p2[0]),
        .I1(add_ln52_56_fu_729_p2[0]),
        .O(add_ln52_7_fu_734_p2__169_carry_i_8_n_0));
  CARRY8 add_ln52_7_fu_734_p2__84_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__84_carry_n_0,add_ln52_7_fu_734_p2__84_carry_n_1,add_ln52_7_fu_734_p2__84_carry_n_2,add_ln52_7_fu_734_p2__84_carry_n_3,add_ln52_7_fu_734_p2__84_carry_n_4,add_ln52_7_fu_734_p2__84_carry_n_5,add_ln52_7_fu_734_p2__84_carry_n_6,add_ln52_7_fu_734_p2__84_carry_n_7}),
        .DI({DCT_mac_muladd_16cud_U70_n_21,DCT_mac_muladd_16cud_U70_n_22,DCT_mac_muladd_16cud_U70_n_23,DCT_mac_muladd_16cud_U70_n_24,DCT_mac_muladd_16cud_U70_n_25,DCT_mac_muladd_16cud_U70_n_26,DCT_mac_muladd_16cud_U70_n_27,DCT_mac_muladd_16cud_U70_n_28}),
        .O(add_ln52_56_fu_729_p2[7:0]),
        .S({DCT_mac_muladd_16cud_U70_n_29,DCT_mac_muladd_16cud_U70_n_30,DCT_mac_muladd_16cud_U70_n_31,DCT_mac_muladd_16cud_U70_n_32,DCT_mac_muladd_16cud_U70_n_33,DCT_mac_muladd_16cud_U70_n_34,DCT_mac_muladd_16cud_U70_n_35,DCT_mac_muladd_16cud_U70_n_36}));
  CARRY8 add_ln52_7_fu_734_p2__84_carry__0
       (.CI(add_ln52_7_fu_734_p2__84_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__84_carry__0_n_0,add_ln52_7_fu_734_p2__84_carry__0_n_1,add_ln52_7_fu_734_p2__84_carry__0_n_2,add_ln52_7_fu_734_p2__84_carry__0_n_3,add_ln52_7_fu_734_p2__84_carry__0_n_4,add_ln52_7_fu_734_p2__84_carry__0_n_5,add_ln52_7_fu_734_p2__84_carry__0_n_6,add_ln52_7_fu_734_p2__84_carry__0_n_7}),
        .DI({DCT_mac_muladd_16cud_U70_n_13,DCT_mac_muladd_16cud_U70_n_14,DCT_mac_muladd_16cud_U70_n_15,DCT_mac_muladd_16cud_U70_n_16,DCT_mac_muladd_16cud_U70_n_17,DCT_mac_muladd_16cud_U70_n_18,DCT_mac_muladd_16cud_U70_n_19,DCT_mac_muladd_16cud_U70_n_20}),
        .O(add_ln52_56_fu_729_p2[15:8]),
        .S({DCT_mac_muladd_16cud_U70_n_37,DCT_mac_muladd_16cud_U70_n_38,DCT_mac_muladd_16cud_U70_n_39,DCT_mac_muladd_16cud_U70_n_40,DCT_mac_muladd_16cud_U70_n_41,DCT_mac_muladd_16cud_U70_n_42,DCT_mac_muladd_16cud_U70_n_43,DCT_mac_muladd_16cud_U70_n_44}));
  CARRY8 add_ln52_7_fu_734_p2__84_carry__1
       (.CI(add_ln52_7_fu_734_p2__84_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2__84_carry__1_n_0,add_ln52_7_fu_734_p2__84_carry__1_n_1,add_ln52_7_fu_734_p2__84_carry__1_n_2,add_ln52_7_fu_734_p2__84_carry__1_n_3,add_ln52_7_fu_734_p2__84_carry__1_n_4,add_ln52_7_fu_734_p2__84_carry__1_n_5,add_ln52_7_fu_734_p2__84_carry__1_n_6,add_ln52_7_fu_734_p2__84_carry__1_n_7}),
        .DI({DCT_mac_muladd_16cud_U70_n_5,DCT_mac_muladd_16cud_U70_n_6,DCT_mac_muladd_16cud_U70_n_7,DCT_mac_muladd_16cud_U70_n_8,DCT_mac_muladd_16cud_U70_n_9,DCT_mac_muladd_16cud_U70_n_10,DCT_mac_muladd_16cud_U70_n_11,DCT_mac_muladd_16cud_U70_n_12}),
        .O(add_ln52_56_fu_729_p2[23:16]),
        .S({DCT_mac_muladd_16cud_U70_n_45,DCT_mac_muladd_16cud_U70_n_46,DCT_mac_muladd_16cud_U70_n_47,DCT_mac_muladd_16cud_U70_n_48,DCT_mac_muladd_16cud_U70_n_49,DCT_mac_muladd_16cud_U70_n_50,DCT_mac_muladd_16cud_U70_n_51,DCT_mac_muladd_16cud_U70_n_52}));
  CARRY8 add_ln52_7_fu_734_p2__84_carry__2
       (.CI(add_ln52_7_fu_734_p2__84_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_7_fu_734_p2__84_carry__2_CO_UNCONNECTED[7:4],add_ln52_7_fu_734_p2__84_carry__2_n_4,add_ln52_7_fu_734_p2__84_carry__2_n_5,add_ln52_7_fu_734_p2__84_carry__2_n_6,add_ln52_7_fu_734_p2__84_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,\DCT_mac_muladd_16wdI_DSP48_21_U/p__0 [27],DCT_mac_muladd_16cud_U70_n_2,DCT_mac_muladd_16cud_U70_n_3,DCT_mac_muladd_16cud_U70_n_4}),
        .O({NLW_add_ln52_7_fu_734_p2__84_carry__2_O_UNCONNECTED[7:5],add_ln52_56_fu_729_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16wdI_U72_n_28,DCT_mac_muladd_16wdI_U72_n_29,DCT_mac_muladd_16cud_U70_n_53,DCT_mac_muladd_16cud_U70_n_54,DCT_mac_muladd_16cud_U70_n_55}));
  CARRY8 add_ln52_7_fu_734_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2_carry_n_0,add_ln52_7_fu_734_p2_carry_n_1,add_ln52_7_fu_734_p2_carry_n_2,add_ln52_7_fu_734_p2_carry_n_3,add_ln52_7_fu_734_p2_carry_n_4,add_ln52_7_fu_734_p2_carry_n_5,add_ln52_7_fu_734_p2_carry_n_6,add_ln52_7_fu_734_p2_carry_n_7}),
        .DI({DCT_mac_muladd_16fYi_U66_n_20,DCT_mac_muladd_16fYi_U66_n_21,DCT_mac_muladd_16fYi_U66_n_22,DCT_mac_muladd_16fYi_U66_n_23,DCT_mac_muladd_16fYi_U66_n_24,DCT_mac_muladd_16fYi_U66_n_25,DCT_mac_muladd_16fYi_U66_n_26,DCT_mac_muladd_16fYi_U66_n_27}),
        .O(add_ln52_52_fu_718_p2[7:0]),
        .S({DCT_mac_muladd_16fYi_U66_n_28,DCT_mac_muladd_16fYi_U66_n_29,DCT_mac_muladd_16fYi_U66_n_30,DCT_mac_muladd_16fYi_U66_n_31,DCT_mac_muladd_16fYi_U66_n_32,DCT_mac_muladd_16fYi_U66_n_33,DCT_mac_muladd_16fYi_U66_n_34,DCT_mac_muladd_16fYi_U66_n_35}));
  CARRY8 add_ln52_7_fu_734_p2_carry__0
       (.CI(add_ln52_7_fu_734_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2_carry__0_n_0,add_ln52_7_fu_734_p2_carry__0_n_1,add_ln52_7_fu_734_p2_carry__0_n_2,add_ln52_7_fu_734_p2_carry__0_n_3,add_ln52_7_fu_734_p2_carry__0_n_4,add_ln52_7_fu_734_p2_carry__0_n_5,add_ln52_7_fu_734_p2_carry__0_n_6,add_ln52_7_fu_734_p2_carry__0_n_7}),
        .DI({DCT_mac_muladd_16fYi_U66_n_12,DCT_mac_muladd_16fYi_U66_n_13,DCT_mac_muladd_16fYi_U66_n_14,DCT_mac_muladd_16fYi_U66_n_15,DCT_mac_muladd_16fYi_U66_n_16,DCT_mac_muladd_16fYi_U66_n_17,DCT_mac_muladd_16fYi_U66_n_18,DCT_mac_muladd_16fYi_U66_n_19}),
        .O(add_ln52_52_fu_718_p2[15:8]),
        .S({DCT_mac_muladd_16fYi_U66_n_36,DCT_mac_muladd_16fYi_U66_n_37,DCT_mac_muladd_16fYi_U66_n_38,DCT_mac_muladd_16fYi_U66_n_39,DCT_mac_muladd_16fYi_U66_n_40,DCT_mac_muladd_16fYi_U66_n_41,DCT_mac_muladd_16fYi_U66_n_42,DCT_mac_muladd_16fYi_U66_n_43}));
  CARRY8 add_ln52_7_fu_734_p2_carry__1
       (.CI(add_ln52_7_fu_734_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln52_7_fu_734_p2_carry__1_n_0,add_ln52_7_fu_734_p2_carry__1_n_1,add_ln52_7_fu_734_p2_carry__1_n_2,add_ln52_7_fu_734_p2_carry__1_n_3,add_ln52_7_fu_734_p2_carry__1_n_4,add_ln52_7_fu_734_p2_carry__1_n_5,add_ln52_7_fu_734_p2_carry__1_n_6,add_ln52_7_fu_734_p2_carry__1_n_7}),
        .DI({DCT_mac_muladd_16fYi_U66_n_4,DCT_mac_muladd_16fYi_U66_n_5,DCT_mac_muladd_16fYi_U66_n_6,DCT_mac_muladd_16fYi_U66_n_7,DCT_mac_muladd_16fYi_U66_n_8,DCT_mac_muladd_16fYi_U66_n_9,DCT_mac_muladd_16fYi_U66_n_10,DCT_mac_muladd_16fYi_U66_n_11}),
        .O(add_ln52_52_fu_718_p2[23:16]),
        .S({DCT_mac_muladd_16fYi_U66_n_44,DCT_mac_muladd_16fYi_U66_n_45,DCT_mac_muladd_16fYi_U66_n_46,DCT_mac_muladd_16fYi_U66_n_47,DCT_mac_muladd_16fYi_U66_n_48,DCT_mac_muladd_16fYi_U66_n_49,DCT_mac_muladd_16fYi_U66_n_50,DCT_mac_muladd_16fYi_U66_n_51}));
  CARRY8 add_ln52_7_fu_734_p2_carry__2
       (.CI(add_ln52_7_fu_734_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln52_7_fu_734_p2_carry__2_CO_UNCONNECTED[7:4],add_ln52_7_fu_734_p2_carry__2_n_4,add_ln52_7_fu_734_p2_carry__2_n_5,add_ln52_7_fu_734_p2_carry__2_n_6,add_ln52_7_fu_734_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U68_n_27,DCT_mac_muladd_16fYi_U66_n_1,DCT_mac_muladd_16fYi_U66_n_2,DCT_mac_muladd_16fYi_U66_n_3}),
        .O({NLW_add_ln52_7_fu_734_p2_carry__2_O_UNCONNECTED[7:5],add_ln52_52_fu_718_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,DCT_mac_muladd_16cud_U68_n_28,DCT_mac_muladd_16cud_U68_n_29,DCT_mac_muladd_16fYi_U66_n_52,DCT_mac_muladd_16fYi_U66_n_53,DCT_mac_muladd_16fYi_U66_n_54}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_1D_1_fu_828_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \output_offset_read_reg_1203[0]_i_1__0 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg[6] ),
        .O(grp_DCT_2D_fu_410_input_7_address0));
  FDRE \output_offset_read_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_2D_fu_410_input_7_address0),
        .Q(grp_DCT_1D_1_fu_828_output_7_address0[0]),
        .R(1'b0));
  FDRE \output_offset_read_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_offset_read_reg_1203_reg[2]_1 [0]),
        .Q(grp_DCT_1D_1_fu_828_output_7_address0[1]),
        .R(1'b0));
  FDRE \output_offset_read_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_offset_read_reg_1203_reg[2]_1 [1]),
        .Q(\output_offset_read_reg_1203_reg[2]_0 ),
        .R(1'b0));
  CARRY8 p_i_1
       (.CI(p_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1_CO_UNCONNECTED[7:1],p_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_7_n_7}),
        .O({NLW_p_i_1_O_UNCONNECTED[7:2],A_0[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(sext_ln50_31_fu_471_p1[15]),
        .I1(sext_ln50_32_fu_481_p1[15]),
        .O(p_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_100
       (.I0(p_i_57_0[3]),
        .I1(DSP_ALU_INST_1[3]),
        .O(p_i_100_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_101
       (.I0(p_i_57_0[2]),
        .I1(DSP_ALU_INST_1[2]),
        .O(p_i_101_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_102
       (.I0(p_i_57_0[1]),
        .I1(DSP_ALU_INST_1[1]),
        .O(p_i_102_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_103
       (.I0(p_i_57_0[0]),
        .I1(DSP_ALU_INST_1[0]),
        .O(p_i_103_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_104
       (.I0(A[15]),
        .O(p_i_104_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_106
       (.I0(A[14]),
        .I1(DSP_ALU_INST[14]),
        .O(p_i_106_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_107
       (.I0(A[13]),
        .I1(DSP_ALU_INST[13]),
        .O(p_i_107_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_108
       (.I0(A[12]),
        .I1(DSP_ALU_INST[12]),
        .O(p_i_108_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_109
       (.I0(A[11]),
        .I1(DSP_ALU_INST[11]),
        .O(p_i_109_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(sext_ln50_31_fu_471_p1[14]),
        .I1(sext_ln50_32_fu_481_p1[14]),
        .O(p_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_110
       (.I0(A[10]),
        .I1(DSP_ALU_INST[10]),
        .O(p_i_110_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_111
       (.I0(A[9]),
        .I1(DSP_ALU_INST[9]),
        .O(p_i_111_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_112
       (.I0(A[8]),
        .I1(DSP_ALU_INST[8]),
        .O(p_i_112_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_113
       (.I0(A[7]),
        .I1(DSP_ALU_INST[7]),
        .O(p_i_113_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_114
       (.I0(A[6]),
        .I1(DSP_ALU_INST[6]),
        .O(p_i_114_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_115
       (.I0(A[5]),
        .I1(DSP_ALU_INST[5]),
        .O(p_i_115_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_116
       (.I0(A[4]),
        .I1(DSP_ALU_INST[4]),
        .O(p_i_116_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_117
       (.I0(A[3]),
        .I1(DSP_ALU_INST[3]),
        .O(p_i_117_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_118
       (.I0(A[2]),
        .I1(DSP_ALU_INST[2]),
        .O(p_i_118_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_119
       (.I0(A[1]),
        .I1(DSP_ALU_INST[1]),
        .O(p_i_119_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12
       (.I0(sext_ln50_31_fu_471_p1[13]),
        .I1(sext_ln50_32_fu_481_p1[13]),
        .O(p_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_120
       (.I0(A[0]),
        .I1(DSP_ALU_INST[0]),
        .O(p_i_120_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13
       (.I0(sext_ln50_31_fu_471_p1[12]),
        .I1(sext_ln50_32_fu_481_p1[12]),
        .O(p_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14
       (.I0(sext_ln50_31_fu_471_p1[11]),
        .I1(sext_ln50_32_fu_481_p1[11]),
        .O(p_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15
       (.I0(sext_ln50_31_fu_471_p1[10]),
        .I1(sext_ln50_32_fu_481_p1[10]),
        .O(p_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16
       (.I0(sext_ln50_31_fu_471_p1[9]),
        .I1(sext_ln50_32_fu_481_p1[9]),
        .O(p_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17
       (.I0(sext_ln50_31_fu_471_p1[8]),
        .I1(sext_ln50_32_fu_481_p1[8]),
        .O(p_i_17_n_0));
  CARRY8 p_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_18_n_0,p_i_18_n_1,p_i_18_n_2,p_i_18_n_3,p_i_18_n_4,p_i_18_n_5,p_i_18_n_6,p_i_18_n_7}),
        .DI(p_i_9_0[7:0]),
        .O(sext_ln50_31_fu_471_p1[7:0]),
        .S({p_i_58_n_0,p_i_59_n_0,p_i_60_n_0,p_i_61_n_0,p_i_62_n_0,p_i_63_n_0,p_i_64_n_0,p_i_65_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19
       (.I0(sext_ln50_31_fu_471_p1[7]),
        .I1(sext_ln50_32_fu_481_p1[7]),
        .O(p_i_19_n_0));
  CARRY8 p_i_2
       (.CI(p_i_3_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_2_n_0,p_i_2_n_1,p_i_2_n_2,p_i_2_n_3,p_i_2_n_4,p_i_2_n_5,p_i_2_n_6,p_i_2_n_7}),
        .DI(sext_ln50_31_fu_471_p1[15:8]),
        .O(A_0[15:8]),
        .S({p_i_10_n_0,p_i_11_n_0,p_i_12_n_0,p_i_13_n_0,p_i_14_n_0,p_i_15_n_0,p_i_16_n_0,p_i_17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20
       (.I0(sext_ln50_31_fu_471_p1[6]),
        .I1(sext_ln50_32_fu_481_p1[6]),
        .O(p_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21
       (.I0(sext_ln50_31_fu_471_p1[5]),
        .I1(sext_ln50_32_fu_481_p1[5]),
        .O(p_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22
       (.I0(sext_ln50_31_fu_471_p1[4]),
        .I1(sext_ln50_32_fu_481_p1[4]),
        .O(p_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23
       (.I0(sext_ln50_31_fu_471_p1[3]),
        .I1(sext_ln50_32_fu_481_p1[3]),
        .O(p_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24
       (.I0(sext_ln50_31_fu_471_p1[2]),
        .I1(sext_ln50_32_fu_481_p1[2]),
        .O(p_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25
       (.I0(sext_ln50_31_fu_471_p1[1]),
        .I1(sext_ln50_32_fu_481_p1[1]),
        .O(p_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26
       (.I0(sext_ln50_31_fu_471_p1[0]),
        .I1(sext_ln50_32_fu_481_p1[0]),
        .O(p_i_26_n_0));
  CARRY8 p_i_27
       (.CI(p_i_29_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_27_CO_UNCONNECTED[7:1],p_i_27_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_27_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28
       (.I0(p_i_27_n_7),
        .I1(p_i_67_n_7),
        .O(p_i_28_n_0));
  CARRY8 p_i_29
       (.CI(p_i_38_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_29_n_0,p_i_29_n_1,p_i_29_n_2,p_i_29_n_3,p_i_29_n_4,p_i_29_n_5,p_i_29_n_6,p_i_29_n_7}),
        .DI({p_i_68_n_0,p_i_29_0[14:8]}),
        .O(sext_ln50_34_fu_501_p1[15:8]),
        .S({p_i_5_0,p_i_70_n_0,p_i_71_n_0,p_i_72_n_0,p_i_73_n_0,p_i_74_n_0,p_i_75_n_0,p_i_76_n_0}));
  CARRY8 p_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_3_n_0,p_i_3_n_1,p_i_3_n_2,p_i_3_n_3,p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7}),
        .DI(sext_ln50_31_fu_471_p1[7:0]),
        .O(A_0[7:0]),
        .S({p_i_19_n_0,p_i_20_n_0,p_i_21_n_0,p_i_22_n_0,p_i_23_n_0,p_i_24_n_0,p_i_25_n_0,p_i_26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30
       (.I0(sext_ln50_34_fu_501_p1[15]),
        .I1(sext_ln50_35_fu_511_p1[15]),
        .O(p_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_31
       (.I0(sext_ln50_34_fu_501_p1[14]),
        .I1(sext_ln50_35_fu_511_p1[14]),
        .O(p_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_32
       (.I0(sext_ln50_34_fu_501_p1[13]),
        .I1(sext_ln50_35_fu_511_p1[13]),
        .O(p_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_33
       (.I0(sext_ln50_34_fu_501_p1[12]),
        .I1(sext_ln50_35_fu_511_p1[12]),
        .O(p_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_34
       (.I0(sext_ln50_34_fu_501_p1[11]),
        .I1(sext_ln50_35_fu_511_p1[11]),
        .O(p_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_35
       (.I0(sext_ln50_34_fu_501_p1[10]),
        .I1(sext_ln50_35_fu_511_p1[10]),
        .O(p_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_36
       (.I0(sext_ln50_34_fu_501_p1[9]),
        .I1(sext_ln50_35_fu_511_p1[9]),
        .O(p_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_37
       (.I0(sext_ln50_34_fu_501_p1[8]),
        .I1(sext_ln50_35_fu_511_p1[8]),
        .O(p_i_37_n_0));
  CARRY8 p_i_38
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_38_n_0,p_i_38_n_1,p_i_38_n_2,p_i_38_n_3,p_i_38_n_4,p_i_38_n_5,p_i_38_n_6,p_i_38_n_7}),
        .DI(p_i_29_0[7:0]),
        .O(sext_ln50_34_fu_501_p1[7:0]),
        .S({p_i_78_n_0,p_i_79_n_0,p_i_80_n_0,p_i_81_n_0,p_i_82_n_0,p_i_83_n_0,p_i_84_n_0,p_i_85_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_39
       (.I0(sext_ln50_34_fu_501_p1[7]),
        .I1(sext_ln50_35_fu_511_p1[7]),
        .O(p_i_39_n_0));
  CARRY8 p_i_4
       (.CI(p_i_5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_4_CO_UNCONNECTED[7:1],p_i_4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_27_n_7}),
        .O({NLW_p_i_4_O_UNCONNECTED[7:2],D[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_i_28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_40
       (.I0(sext_ln50_34_fu_501_p1[6]),
        .I1(sext_ln50_35_fu_511_p1[6]),
        .O(p_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_41
       (.I0(sext_ln50_34_fu_501_p1[5]),
        .I1(sext_ln50_35_fu_511_p1[5]),
        .O(p_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_42
       (.I0(sext_ln50_34_fu_501_p1[4]),
        .I1(sext_ln50_35_fu_511_p1[4]),
        .O(p_i_42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_43
       (.I0(sext_ln50_34_fu_501_p1[3]),
        .I1(sext_ln50_35_fu_511_p1[3]),
        .O(p_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_44
       (.I0(sext_ln50_34_fu_501_p1[2]),
        .I1(sext_ln50_35_fu_511_p1[2]),
        .O(p_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_45
       (.I0(sext_ln50_34_fu_501_p1[1]),
        .I1(sext_ln50_35_fu_511_p1[1]),
        .O(p_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_46
       (.I0(sext_ln50_34_fu_501_p1[0]),
        .I1(sext_ln50_35_fu_511_p1[0]),
        .O(p_i_46_n_0));
  CARRY8 p_i_47
       (.CI(p_i_57_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_47_CO_UNCONNECTED[7:1],p_i_47_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_47_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_48
       (.I0(p_i_9_0[15]),
        .O(p_i_48_n_0));
  CARRY8 p_i_5
       (.CI(p_i_6_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_5_n_0,p_i_5_n_1,p_i_5_n_2,p_i_5_n_3,p_i_5_n_4,p_i_5_n_5,p_i_5_n_6,p_i_5_n_7}),
        .DI(sext_ln50_34_fu_501_p1[15:8]),
        .O(D[15:8]),
        .S({p_i_30_n_0,p_i_31_n_0,p_i_32_n_0,p_i_33_n_0,p_i_34_n_0,p_i_35_n_0,p_i_36_n_0,p_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_50
       (.I0(p_i_9_0[14]),
        .I1(DSP_ALU_INST_2[14]),
        .O(p_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_51
       (.I0(p_i_9_0[13]),
        .I1(DSP_ALU_INST_2[13]),
        .O(p_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_52
       (.I0(p_i_9_0[12]),
        .I1(DSP_ALU_INST_2[12]),
        .O(p_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_53
       (.I0(p_i_9_0[11]),
        .I1(DSP_ALU_INST_2[11]),
        .O(p_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_54
       (.I0(p_i_9_0[10]),
        .I1(DSP_ALU_INST_2[10]),
        .O(p_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_55
       (.I0(p_i_9_0[9]),
        .I1(DSP_ALU_INST_2[9]),
        .O(p_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_56
       (.I0(p_i_9_0[8]),
        .I1(DSP_ALU_INST_2[8]),
        .O(p_i_56_n_0));
  CARRY8 p_i_57
       (.CI(p_i_66_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_57_n_0,p_i_57_n_1,p_i_57_n_2,p_i_57_n_3,p_i_57_n_4,p_i_57_n_5,p_i_57_n_6,p_i_57_n_7}),
        .DI({p_i_87_n_0,p_i_57_0[14:8]}),
        .O(sext_ln50_32_fu_481_p1[15:8]),
        .S({p_i_17_0,p_i_89_n_0,p_i_90_n_0,p_i_91_n_0,p_i_92_n_0,p_i_93_n_0,p_i_94_n_0,p_i_95_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_58
       (.I0(p_i_9_0[7]),
        .I1(DSP_ALU_INST_2[7]),
        .O(p_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_59
       (.I0(p_i_9_0[6]),
        .I1(DSP_ALU_INST_2[6]),
        .O(p_i_59_n_0));
  CARRY8 p_i_6
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_6_n_0,p_i_6_n_1,p_i_6_n_2,p_i_6_n_3,p_i_6_n_4,p_i_6_n_5,p_i_6_n_6,p_i_6_n_7}),
        .DI(sext_ln50_34_fu_501_p1[7:0]),
        .O(D[7:0]),
        .S({p_i_39_n_0,p_i_40_n_0,p_i_41_n_0,p_i_42_n_0,p_i_43_n_0,p_i_44_n_0,p_i_45_n_0,p_i_46_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_60
       (.I0(p_i_9_0[5]),
        .I1(DSP_ALU_INST_2[5]),
        .O(p_i_60_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_61
       (.I0(p_i_9_0[4]),
        .I1(DSP_ALU_INST_2[4]),
        .O(p_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_62
       (.I0(p_i_9_0[3]),
        .I1(DSP_ALU_INST_2[3]),
        .O(p_i_62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_63
       (.I0(p_i_9_0[2]),
        .I1(DSP_ALU_INST_2[2]),
        .O(p_i_63_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_64
       (.I0(p_i_9_0[1]),
        .I1(DSP_ALU_INST_2[1]),
        .O(p_i_64_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_65
       (.I0(p_i_9_0[0]),
        .I1(DSP_ALU_INST_2[0]),
        .O(p_i_65_n_0));
  CARRY8 p_i_66
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_66_n_0,p_i_66_n_1,p_i_66_n_2,p_i_66_n_3,p_i_66_n_4,p_i_66_n_5,p_i_66_n_6,p_i_66_n_7}),
        .DI(p_i_57_0[7:0]),
        .O(sext_ln50_32_fu_481_p1[7:0]),
        .S({p_i_96_n_0,p_i_97_n_0,p_i_98_n_0,p_i_99_n_0,p_i_100_n_0,p_i_101_n_0,p_i_102_n_0,p_i_103_n_0}));
  CARRY8 p_i_67
       (.CI(p_i_77_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_67_CO_UNCONNECTED[7:1],p_i_67_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_67_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_68
       (.I0(p_i_29_0[15]),
        .O(p_i_68_n_0));
  CARRY8 p_i_7
       (.CI(p_i_9_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_7_CO_UNCONNECTED[7:1],p_i_7_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_7_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_70
       (.I0(p_i_29_0[14]),
        .I1(DSP_ALU_INST_0[14]),
        .O(p_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_71
       (.I0(p_i_29_0[13]),
        .I1(DSP_ALU_INST_0[13]),
        .O(p_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_72
       (.I0(p_i_29_0[12]),
        .I1(DSP_ALU_INST_0[12]),
        .O(p_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_73
       (.I0(p_i_29_0[11]),
        .I1(DSP_ALU_INST_0[11]),
        .O(p_i_73_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_74
       (.I0(p_i_29_0[10]),
        .I1(DSP_ALU_INST_0[10]),
        .O(p_i_74_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_75
       (.I0(p_i_29_0[9]),
        .I1(DSP_ALU_INST_0[9]),
        .O(p_i_75_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_76
       (.I0(p_i_29_0[8]),
        .I1(DSP_ALU_INST_0[8]),
        .O(p_i_76_n_0));
  CARRY8 p_i_77
       (.CI(p_i_86_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_77_n_0,p_i_77_n_1,p_i_77_n_2,p_i_77_n_3,p_i_77_n_4,p_i_77_n_5,p_i_77_n_6,p_i_77_n_7}),
        .DI({p_i_104_n_0,A[14:8]}),
        .O(sext_ln50_35_fu_511_p1[15:8]),
        .S({p_i_37_0,p_i_106_n_0,p_i_107_n_0,p_i_108_n_0,p_i_109_n_0,p_i_110_n_0,p_i_111_n_0,p_i_112_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_78
       (.I0(p_i_29_0[7]),
        .I1(DSP_ALU_INST_0[7]),
        .O(p_i_78_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_79
       (.I0(p_i_29_0[6]),
        .I1(DSP_ALU_INST_0[6]),
        .O(p_i_79_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(p_i_7_n_7),
        .I1(p_i_47_n_7),
        .O(p_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_80
       (.I0(p_i_29_0[5]),
        .I1(DSP_ALU_INST_0[5]),
        .O(p_i_80_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_81
       (.I0(p_i_29_0[4]),
        .I1(DSP_ALU_INST_0[4]),
        .O(p_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_82
       (.I0(p_i_29_0[3]),
        .I1(DSP_ALU_INST_0[3]),
        .O(p_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_83
       (.I0(p_i_29_0[2]),
        .I1(DSP_ALU_INST_0[2]),
        .O(p_i_83_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_84
       (.I0(p_i_29_0[1]),
        .I1(DSP_ALU_INST_0[1]),
        .O(p_i_84_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_85
       (.I0(p_i_29_0[0]),
        .I1(DSP_ALU_INST_0[0]),
        .O(p_i_85_n_0));
  CARRY8 p_i_86
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_86_n_0,p_i_86_n_1,p_i_86_n_2,p_i_86_n_3,p_i_86_n_4,p_i_86_n_5,p_i_86_n_6,p_i_86_n_7}),
        .DI(A[7:0]),
        .O(sext_ln50_35_fu_511_p1[7:0]),
        .S({p_i_113_n_0,p_i_114_n_0,p_i_115_n_0,p_i_116_n_0,p_i_117_n_0,p_i_118_n_0,p_i_119_n_0,p_i_120_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_87
       (.I0(p_i_57_0[15]),
        .O(p_i_87_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_89
       (.I0(p_i_57_0[14]),
        .I1(DSP_ALU_INST_1[14]),
        .O(p_i_89_n_0));
  CARRY8 p_i_9
       (.CI(p_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({p_i_9_n_0,p_i_9_n_1,p_i_9_n_2,p_i_9_n_3,p_i_9_n_4,p_i_9_n_5,p_i_9_n_6,p_i_9_n_7}),
        .DI({p_i_48_n_0,p_i_9_0[14:8]}),
        .O(sext_ln50_31_fu_471_p1[15:8]),
        .S({S,p_i_50_n_0,p_i_51_n_0,p_i_52_n_0,p_i_53_n_0,p_i_54_n_0,p_i_55_n_0,p_i_56_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_90
       (.I0(p_i_57_0[13]),
        .I1(DSP_ALU_INST_1[13]),
        .O(p_i_90_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_91
       (.I0(p_i_57_0[12]),
        .I1(DSP_ALU_INST_1[12]),
        .O(p_i_91_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_92
       (.I0(p_i_57_0[11]),
        .I1(DSP_ALU_INST_1[11]),
        .O(p_i_92_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_93
       (.I0(p_i_57_0[10]),
        .I1(DSP_ALU_INST_1[10]),
        .O(p_i_93_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_94
       (.I0(p_i_57_0[9]),
        .I1(DSP_ALU_INST_1[9]),
        .O(p_i_94_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_95
       (.I0(p_i_57_0[8]),
        .I1(DSP_ALU_INST_1[8]),
        .O(p_i_95_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_96
       (.I0(p_i_57_0[7]),
        .I1(DSP_ALU_INST_1[7]),
        .O(p_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_97
       (.I0(p_i_57_0[6]),
        .I1(DSP_ALU_INST_1[6]),
        .O(p_i_97_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_98
       (.I0(p_i_57_0[5]),
        .I1(DSP_ALU_INST_1[5]),
        .O(p_i_98_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_99
       (.I0(p_i_57_0[4]),
        .I1(DSP_ALU_INST_1[4]),
        .O(p_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[6]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[7]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[6]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[6]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[6]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[6]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[6]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[5]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[6]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[5]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[5]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[5]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[5]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[5]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[4]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[5]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[4]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[4]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[4]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[4]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[4]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[3]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[4]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[3]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[3]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[3]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[3]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[3]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[2]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[3]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[2]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[2]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[2]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[2]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[2]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[1]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[2]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[1]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[1]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[1]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[1]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[1]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[0]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[1]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[0]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[0]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[0]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[0]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[0]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17__13
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[0]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__17
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[15]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__18
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[15]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__19
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[15]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__20
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[15]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__21
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[15]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__22
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[15]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAFEE)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_5),
        .I3(ram_reg_bram_0_2),
        .O(DCT_1D_out_buf_row_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_4),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__12
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[14]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [14]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__13
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[15]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__14
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[14]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__15
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[14]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__16
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[14]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__17
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[14]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__18
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[14]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [14]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_bram_0_i_31__14
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[13]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[14]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[13]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[13]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[13]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[13]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[13]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__13
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[12]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__14
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[13]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__15
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[12]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__16
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[12]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__17
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[12]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__18
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[12]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__19
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[12]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__11
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[11]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__12
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[12]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__13
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[11]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__14
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[11]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__15
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[11]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__16
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[11]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__17
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[11]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [11]));
  LUT6 #(
    .INIT(64'hBBBBAABAAAAAAABA)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_0),
        .I2(grp_DCT_1D_1_fu_828_output_7_address0[1]),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_2),
        .I5(ram_reg_bram_0_3),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__12
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[10]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [10]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__13
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[11]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__14
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[10]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__15
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[10]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__16
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[10]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__17
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[10]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__18
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[10]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [10]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_2),
        .I1(grp_DCT_1D_1_fu_828_output_7_address0[0]),
        .I2(ram_reg_bram_0_4),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__13
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[9]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [9]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__14
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[10]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__15
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[9]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__16
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[9]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__17
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[9]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__18
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[9]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__19
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[9]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[8]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[9]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[8]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[8]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[8]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[8]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[8]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__14
       (.I0(grp_DCT_1D_1_fu_828_output_1_d0[7]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1] [7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__15
       (.I0(grp_DCT_1D_1_fu_828_output_2_d0[8]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__16
       (.I0(grp_DCT_1D_1_fu_828_output_3_d0[7]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__17
       (.I0(grp_DCT_1D_1_fu_828_output_4_d0[7]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__18
       (.I0(grp_DCT_1D_1_fu_828_output_5_d0[7]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__19
       (.I0(grp_DCT_1D_1_fu_828_output_6_d0[7]),
        .I1(WEA),
        .O(\ap_CS_fsm_reg[1]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__20
       (.I0(grp_DCT_1D_1_fu_828_output_7_d0[7]),
        .I1(DCT_1D_out_buf_row_0_we1),
        .O(\ap_CS_fsm_reg[1]_5 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D
   (input_buf_2d_2_ce0,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    WEBWE,
    output_buf_2d_6_we1,
    \ap_CS_fsm_reg[4]_0 ,
    \phi_ln111_1_reg_399_reg[1] ,
    output_buf_2d_0_we1,
    output_buf_2d_0_ce0,
    \phi_ln111_1_reg_399_reg[1]_0 ,
    input_6_load_13_reg_18300,
    \ap_CS_fsm_reg[4]_1 ,
    output_buf_2d_2_we1,
    \ap_CS_fsm_reg[4]_2 ,
    ap_enable_reg_pp0_iter1_reg_0,
    DINADIN,
    \input_7_load_14_reg_1845_reg[15] ,
    DINBDIN,
    grp_transpose_matrix_1_fu_764_ap_ready,
    \input_6_load_9_reg_1630_reg[15] ,
    \input_7_load_10_reg_1645_reg[15] ,
    \input_7_load_9_reg_1635_reg[15] ,
    ADDRBWRADDR,
    ADDRARDADDR,
    \output_buf_2d_0_add_reg_651_reg[2] ,
    \phi_ln111_1_reg_399_reg[1]_1 ,
    output_buf_2d_4_we1,
    \phi_ln111_1_reg_399_reg[1]_2 ,
    \input_7_load_reg_1535_reg[15] ,
    \input_7_load_8_reg_1545_reg[15] ,
    \reg_1386_reg[15] ,
    \reg_1414_reg[15] ,
    \ap_CS_fsm_reg[3]_2 ,
    \output_buf_2d_0_add_reg_651_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_3 ,
    \input_7_load_11_reg_1735_reg[15] ,
    \input_7_load_12_reg_1745_reg[15] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[14]_0 ,
    \input_buf_2d_0_addr_reg_595_reg[0] ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    ap_clk,
    ap_rst,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    p_i_29,
    p_i_57,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    p_i_9,
    ram_reg_bram_0,
    input_buf_2d_0_we1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    grp_DCT_2D_fu_410_ap_start_reg,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    S,
    p_i_17,
    p_i_5,
    p_i_37);
  output input_buf_2d_2_ce0;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [0:0]WEBWE;
  output output_buf_2d_6_we1;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]\phi_ln111_1_reg_399_reg[1] ;
  output output_buf_2d_0_we1;
  output output_buf_2d_0_ce0;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_0 ;
  output input_6_load_13_reg_18300;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output output_buf_2d_2_we1;
  output [0:0]\ap_CS_fsm_reg[4]_2 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [15:0]DINADIN;
  output [15:0]\input_7_load_14_reg_1845_reg[15] ;
  output [15:0]DINBDIN;
  output grp_transpose_matrix_1_fu_764_ap_ready;
  output [15:0]\input_6_load_9_reg_1630_reg[15] ;
  output [15:0]\input_7_load_10_reg_1645_reg[15] ;
  output [15:0]\input_7_load_9_reg_1635_reg[15] ;
  output [1:0]ADDRBWRADDR;
  output [0:0]ADDRARDADDR;
  output [1:0]\output_buf_2d_0_add_reg_651_reg[2] ;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_1 ;
  output output_buf_2d_4_we1;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_2 ;
  output [15:0]\input_7_load_reg_1535_reg[15] ;
  output [15:0]\input_7_load_8_reg_1545_reg[15] ;
  output [15:0]\reg_1386_reg[15] ;
  output [15:0]\reg_1414_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [1:0]\output_buf_2d_0_add_reg_651_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_3 ;
  output [15:0]\input_7_load_11_reg_1735_reg[15] ;
  output [15:0]\input_7_load_12_reg_1745_reg[15] ;
  output [15:0]\ap_CS_fsm_reg[2]_0 ;
  output [15:0]\ap_CS_fsm_reg[2]_1 ;
  output [1:0]\ap_CS_fsm_reg[14]_0 ;
  output [0:0]\input_buf_2d_0_addr_reg_595_reg[0] ;
  output \ap_CS_fsm_reg[27]_0 ;
  output [15:0]\ap_CS_fsm_reg[4]_3 ;
  output [15:0]\ap_CS_fsm_reg[4]_4 ;
  input ap_clk;
  input ap_rst;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]p_i_29;
  input [15:0]p_i_57;
  input [15:0]DSP_ALU_INST_1;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]p_i_9;
  input ram_reg_bram_0;
  input input_buf_2d_0_we1;
  input [10:0]Q;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [1:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input grp_DCT_2D_fu_410_ap_start_reg;
  input [1:0]ram_reg_bram_0_9;
  input [0:0]ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input [0:0]S;
  input [0:0]p_i_17;
  input [0:0]p_i_5;
  input [0:0]p_i_37;

  wire [15:0]A;
  wire [0:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [15:0]DCT_1D_in_buf_col_0_q0;
  wire DCT_1D_in_buf_col_1_U_n_16;
  wire [2:1]DCT_1D_in_buf_col_1_address0;
  wire DCT_1D_in_buf_col_1_ce0;
  wire [15:0]DCT_1D_in_buf_col_1_q0;
  wire DCT_1D_in_buf_col_1_we1;
  wire [2:1]DCT_1D_in_buf_col_2_address0;
  wire DCT_1D_in_buf_col_2_ce0;
  wire [15:0]DCT_1D_in_buf_col_2_q0;
  wire DCT_1D_in_buf_col_2_we1;
  wire DCT_1D_in_buf_col_3_U_n_16;
  wire DCT_1D_in_buf_col_3_U_n_17;
  wire [15:0]DCT_1D_in_buf_col_3_q0;
  wire [15:0]DCT_1D_in_buf_col_4_q0;
  wire DCT_1D_in_buf_col_5_U_n_17;
  wire DCT_1D_in_buf_col_5_U_n_18;
  wire [2:1]DCT_1D_in_buf_col_5_address0;
  wire DCT_1D_in_buf_col_5_ce0;
  wire [15:0]DCT_1D_in_buf_col_5_q0;
  wire DCT_1D_in_buf_col_5_we1;
  wire [2:0]DCT_1D_in_buf_col_6_address0;
  wire DCT_1D_in_buf_col_6_ce0;
  wire [15:0]DCT_1D_in_buf_col_6_q0;
  wire DCT_1D_in_buf_col_7_U_n_17;
  wire DCT_1D_in_buf_col_7_U_n_18;
  wire DCT_1D_in_buf_col_7_U_n_20;
  wire DCT_1D_in_buf_col_7_U_n_21;
  wire DCT_1D_in_buf_col_7_U_n_22;
  wire [15:0]DCT_1D_in_buf_col_7_q0;
  wire DCT_1D_in_buf_col_7_we1;
  wire [15:0]DCT_1D_out_buf_col_0_q0;
  wire [15:0]DCT_1D_out_buf_col_0_q1;
  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire DCT_1D_out_buf_col_1_ce0;
  wire [15:0]DCT_1D_out_buf_col_1_q0;
  wire [15:0]DCT_1D_out_buf_col_1_q1;
  wire [15:0]DCT_1D_out_buf_col_2_q0;
  wire [15:0]DCT_1D_out_buf_col_2_q1;
  wire [15:0]DCT_1D_out_buf_col_3_q0;
  wire [15:0]DCT_1D_out_buf_col_3_q1;
  wire [15:0]DCT_1D_out_buf_col_4_q0;
  wire [15:0]DCT_1D_out_buf_col_4_q1;
  wire [15:0]DCT_1D_out_buf_col_5_q0;
  wire [15:0]DCT_1D_out_buf_col_5_q1;
  wire [15:0]DCT_1D_out_buf_col_6_q0;
  wire [15:0]DCT_1D_out_buf_col_6_q1;
  wire DCT_1D_out_buf_col_7_U_n_0;
  wire DCT_1D_out_buf_col_7_U_n_1;
  wire DCT_1D_out_buf_col_7_ce1;
  wire [15:0]DCT_1D_out_buf_col_7_q0;
  wire [15:0]DCT_1D_out_buf_col_7_q1;
  wire [2:1]DCT_1D_out_buf_row_0_address1;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DCT_1D_out_buf_row_0_d0;
  wire [15:0]DCT_1D_out_buf_row_0_q0;
  wire [15:0]DCT_1D_out_buf_row_0_q1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DCT_1D_out_buf_row_1_d0;
  wire [15:0]DCT_1D_out_buf_row_1_q0;
  wire [15:0]DCT_1D_out_buf_row_1_q1;
  wire DCT_1D_out_buf_row_1_we0;
  wire DCT_1D_out_buf_row_2_U_n_32;
  wire [15:0]DCT_1D_out_buf_row_2_d0;
  wire [15:0]DCT_1D_out_buf_row_3_d0;
  wire [15:0]DCT_1D_out_buf_row_4_d0;
  wire [15:0]DCT_1D_out_buf_row_4_q0;
  wire [15:0]DCT_1D_out_buf_row_4_q1;
  wire [15:0]DCT_1D_out_buf_row_5_d0;
  wire [15:0]DCT_1D_out_buf_row_5_q0;
  wire [15:0]DCT_1D_out_buf_row_5_q1;
  wire [15:0]DCT_1D_out_buf_row_6_d0;
  wire [15:0]DCT_1D_out_buf_row_6_q0;
  wire [15:0]DCT_1D_out_buf_row_6_q1;
  wire DCT_1D_out_buf_row_7_U_n_33;
  wire DCT_1D_out_buf_row_7_U_n_35;
  wire DCT_1D_out_buf_row_7_U_n_36;
  wire DCT_1D_out_buf_row_7_U_n_37;
  wire DCT_1D_out_buf_row_7_U_n_38;
  wire DCT_1D_out_buf_row_7_U_n_39;
  wire DCT_1D_out_buf_row_7_U_n_40;
  wire [15:0]DCT_1D_out_buf_row_7_d0;
  wire [15:0]DCT_1D_out_buf_row_7_q0;
  wire [15:0]DCT_1D_out_buf_row_7_q1;
  wire \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [15:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [1:0]\ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire [15:0]\ap_CS_fsm_reg[2]_0 ;
  wire [15:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [1:0]\ap_CS_fsm_reg[3]_3 ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire [0:0]\ap_CS_fsm_reg[4]_2 ;
  wire [15:0]\ap_CS_fsm_reg[4]_3 ;
  wire [15:0]\ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [24:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire grp_DCT_1D_1_fu_828_ap_start_reg;
  wire grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0;
  wire grp_DCT_1D_1_fu_828_n_0;
  wire grp_DCT_1D_1_fu_828_n_1;
  wire grp_DCT_1D_1_fu_828_n_133;
  wire [2:2]grp_DCT_1D_1_fu_828_output_7_address0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0;
  wire [2:1]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0;
  wire [15:0]grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0;
  wire grp_DCT_1D_fu_874_ap_start_reg;
  wire grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0;
  wire grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0;
  wire [2:1]grp_DCT_1D_fu_874_input_0_address0;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire [2:2]grp_DCT_2D_fu_410_output_7_address1;
  wire grp_transpose_matrix_1_fu_764_ap_ready;
  wire grp_transpose_matrix_1_fu_764_ap_start_reg;
  wire grp_transpose_matrix_1_fu_764_n_257;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1;
  wire [2:1]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1;
  wire [2:2]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1;
  wire [2:1]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1;
  wire [2:1]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0;
  wire [15:0]grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1;
  wire grp_transpose_matrix_fu_800_ap_start_reg;
  wire grp_transpose_matrix_fu_800_n_0;
  wire grp_transpose_matrix_fu_800_n_151;
  wire grp_transpose_matrix_fu_800_n_153;
  wire grp_transpose_matrix_fu_800_n_220;
  wire grp_transpose_matrix_fu_800_n_287;
  wire input_6_load_13_reg_18300;
  wire [15:0]\input_6_load_9_reg_1630_reg[15] ;
  wire [15:0]\input_7_load_10_reg_1645_reg[15] ;
  wire [15:0]\input_7_load_11_reg_1735_reg[15] ;
  wire [15:0]\input_7_load_12_reg_1745_reg[15] ;
  wire [15:0]\input_7_load_14_reg_1845_reg[15] ;
  wire [15:0]\input_7_load_8_reg_1545_reg[15] ;
  wire [15:0]\input_7_load_9_reg_1635_reg[15] ;
  wire [15:0]\input_7_load_reg_1535_reg[15] ;
  wire [0:0]\input_buf_2d_0_addr_reg_595_reg[0] ;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [1:0]\output_buf_2d_0_add_reg_651_reg[2] ;
  wire [1:0]\output_buf_2d_0_add_reg_651_reg[2]_0 ;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_we1;
  wire output_buf_2d_2_we1;
  wire output_buf_2d_4_we1;
  wire output_buf_2d_6_we1;
  wire [0:0]p_i_17;
  wire [15:0]p_i_29;
  wire [0:0]p_i_37;
  wire [0:0]p_i_5;
  wire [15:0]p_i_57;
  wire [15:0]p_i_9;
  wire [0:0]\phi_ln111_1_reg_399_reg[1] ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_0 ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_1 ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_2 ;
  wire ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [1:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [1:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_26__11_n_0;
  wire ram_reg_bram_0_i_27_n_0;
  wire ram_reg_bram_0_i_28__12_n_0;
  wire [15:0]reg_1014;
  wire [15:0]reg_1022;
  wire [15:0]\reg_1386_reg[15] ;
  wire [15:0]\reg_1414_reg[15] ;
  wire [15:0]reg_986;
  wire [15:0]reg_994;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2 DCT_1D_in_buf_col_0_U
       (.A(DCT_1D_in_buf_col_0_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_1_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1),
        .DCT_1D_in_buf_col_1_ce0(DCT_1D_in_buf_col_1_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1),
        .WEA(DCT_1D_in_buf_col_1_we1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28 DCT_1D_in_buf_col_1_U
       (.A(DCT_1D_in_buf_col_1_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_1_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1),
        .DCT_1D_in_buf_col_1_ce0(DCT_1D_in_buf_col_1_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1),
        .S(DCT_1D_in_buf_col_1_U_n_16),
        .WEA(DCT_1D_in_buf_col_1_we1),
        .ap_clk(ap_clk),
        .p_i_9(DCT_1D_in_buf_col_0_q0[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29 DCT_1D_in_buf_col_2_U
       (.A(DCT_1D_in_buf_col_2_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_2_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1,grp_transpose_matrix_fu_800_n_153}),
        .DCT_1D_in_buf_col_2_ce0(DCT_1D_in_buf_col_2_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1),
        .WEA(DCT_1D_in_buf_col_2_we1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30 DCT_1D_in_buf_col_3_U
       (.A(DCT_1D_in_buf_col_3_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_2_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1,grp_transpose_matrix_fu_800_n_153}),
        .DCT_1D_in_buf_col_2_ce0(DCT_1D_in_buf_col_2_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1),
        .Q({ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22}),
        .S(DCT_1D_in_buf_col_3_U_n_17),
        .WEA(DCT_1D_in_buf_col_2_we1),
        .\ap_CS_fsm_reg[22] (DCT_1D_in_buf_col_3_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_i_57(DCT_1D_in_buf_col_2_q0[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31 DCT_1D_in_buf_col_4_U
       (.A(DCT_1D_in_buf_col_4_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_5_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1),
        .DCT_1D_in_buf_col_5_ce0(DCT_1D_in_buf_col_5_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1),
        .WEA(DCT_1D_in_buf_col_5_we1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32 DCT_1D_in_buf_col_5_U
       (.A(DCT_1D_in_buf_col_5_q0),
        .ADDRARDADDR({DCT_1D_in_buf_col_5_address0,DCT_1D_in_buf_col_6_address0[0]}),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1),
        .DCT_1D_in_buf_col_5_ce0(DCT_1D_in_buf_col_5_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1),
        .Q({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage8}),
        .S(DCT_1D_in_buf_col_5_U_n_18),
        .WEA(DCT_1D_in_buf_col_5_we1),
        .\ap_CS_fsm_reg[26] (DCT_1D_in_buf_col_5_U_n_17),
        .ap_clk(ap_clk),
        .grp_DCT_1D_fu_874_input_0_address0(grp_DCT_1D_fu_874_input_0_address0[2]),
        .p_i_29(DCT_1D_in_buf_col_4_q0[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33 DCT_1D_in_buf_col_6_U
       (.A(DCT_1D_in_buf_col_6_q0),
        .ADDRARDADDR(DCT_1D_in_buf_col_6_address0),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1),
        .DCT_1D_in_buf_col_6_ce0(DCT_1D_in_buf_col_6_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1),
        .WEBWE(DCT_1D_in_buf_col_7_we1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34 DCT_1D_in_buf_col_7_U
       (.A(DCT_1D_in_buf_col_7_q0),
        .ADDRARDADDR(DCT_1D_in_buf_col_6_address0[2:1]),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1),
        .DCT_1D_in_buf_col_6_ce0(DCT_1D_in_buf_col_6_ce0),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1),
        .Q({ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .S(DCT_1D_in_buf_col_7_U_n_22),
        .WEBWE(DCT_1D_in_buf_col_7_we1),
        .\ap_CS_fsm_reg[10] (DCT_1D_in_buf_col_6_address0[0]),
        .\ap_CS_fsm_reg[26] (DCT_1D_in_buf_col_7_U_n_21),
        .\ap_CS_fsm_reg[6] (DCT_1D_in_buf_col_7_U_n_20),
        .\ap_CS_fsm_reg[7] (DCT_1D_in_buf_col_7_U_n_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(DCT_1D_in_buf_col_7_U_n_17),
        .grp_DCT_1D_fu_874_input_0_address0(grp_DCT_1D_fu_874_input_0_address0[1]),
        .p_i_77(DCT_1D_in_buf_col_6_q0[15]),
        .ram_reg_bram_0(ap_enable_reg_pp0_iter1_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk DCT_1D_out_buf_col_0_U
       (.DCT_1D_out_buf_col_0_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0),
        .DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_0_q0),
        .ap_clk(ap_clk),
        .input_0_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[15] (DCT_1D_out_buf_col_0_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35 DCT_1D_out_buf_col_1_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_1_q0),
        .add_ln52_1_fu_558_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0),
        .ap_clk(ap_clk),
        .input_1_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[15] (DCT_1D_out_buf_col_1_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36 DCT_1D_out_buf_col_2_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_2_q0),
        .add_ln52_2_fu_586_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0),
        .ap_clk(ap_clk),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[12] (\ap_CS_fsm_reg[3]_1 ),
        .\q1_reg[15] (DCT_1D_out_buf_col_2_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37 DCT_1D_out_buf_col_3_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_3_q0),
        .add_ln52_3_fu_614_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0),
        .ap_clk(ap_clk),
        .input_2_address1(\ap_CS_fsm_reg[3]_0 ),
        .input_3_address1(\ap_CS_fsm_reg[3]_1 ),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[15] (DCT_1D_out_buf_col_3_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38 DCT_1D_out_buf_col_4_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_4_q0),
        .add_ln52_4_fu_642_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0),
        .ap_clk(ap_clk),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[15] (DCT_1D_out_buf_col_4_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39 DCT_1D_out_buf_col_5_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_5_q0),
        .add_ln52_5_fu_670_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0),
        .ap_clk(ap_clk),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[15] (DCT_1D_out_buf_col_5_q1),
        .\q1_reg[15]_0 (DCT_1D_out_buf_col_7_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40 DCT_1D_out_buf_col_6_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q(DCT_1D_out_buf_col_6_q0),
        .add_ln52_6_fu_698_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0),
        .ap_clk(ap_clk),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q1_reg[0] (DCT_1D_out_buf_col_7_ce1),
        .\q1_reg[15] (DCT_1D_out_buf_col_6_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41 DCT_1D_out_buf_col_7_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q({ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1}),
        .add_ln52_7_fu_734_p2(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0),
        .\ap_CS_fsm_reg[15] (DCT_1D_out_buf_col_7_U_n_0),
        .\ap_CS_fsm_reg[18] (DCT_1D_out_buf_col_7_U_n_1),
        .ap_clk(ap_clk),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .\q0_reg[0] (DCT_1D_in_buf_col_7_U_n_18),
        .\q0_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_n_0),
        .\q0_reg[15] (DCT_1D_out_buf_col_7_q0),
        .\q1_reg[0] (DCT_1D_out_buf_col_7_ce1),
        .\q1_reg[15] (DCT_1D_out_buf_col_7_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42 DCT_1D_out_buf_row_0_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DCT_1D_out_buf_row_0_d0),
        .DOUTADOUT(DCT_1D_out_buf_row_0_q1),
        .DOUTBDOUT(DCT_1D_out_buf_row_0_q0),
        .WEA(DCT_1D_out_buf_row_2_U_n_32),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43 DCT_1D_out_buf_row_1_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DCT_1D_out_buf_row_1_d0),
        .DOUTADOUT(DCT_1D_out_buf_row_1_q1),
        .DOUTBDOUT(DCT_1D_out_buf_row_1_q0),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44 DCT_1D_out_buf_row_2_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DCT_1D_out_buf_row_2_d0),
        .DOUTADOUT(reg_1014),
        .DOUTBDOUT(reg_986),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .WEA(DCT_1D_out_buf_row_2_U_n_32),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45 DCT_1D_out_buf_row_3_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DCT_1D_out_buf_row_3_d0),
        .DOUTADOUT(reg_1022),
        .DOUTBDOUT(reg_994),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk),
        .grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46 DCT_1D_out_buf_row_4_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .D(DCT_1D_out_buf_row_4_q1),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DCT_1D_out_buf_row_4_d0),
        .WEA(DCT_1D_out_buf_row_2_U_n_32),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk),
        .ram_reg_bram_0(DCT_1D_out_buf_row_4_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47 DCT_1D_out_buf_row_5_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .D(DCT_1D_out_buf_row_5_q1),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DCT_1D_out_buf_row_5_d0),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk),
        .ram_reg_bram_0(DCT_1D_out_buf_row_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48 DCT_1D_out_buf_row_6_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .D(DCT_1D_out_buf_row_6_q1),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DCT_1D_out_buf_row_6_d0),
        .WEA(DCT_1D_out_buf_row_2_U_n_32),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .ap_clk(ap_clk),
        .ram_reg_bram_0(DCT_1D_out_buf_row_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49 DCT_1D_out_buf_row_7_U
       (.ADDRARDADDR(DCT_1D_out_buf_row_0_address1),
        .ADDRBWRADDR({grp_transpose_matrix_fu_800_n_0,grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .D(DCT_1D_out_buf_row_7_q1),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DCT_1D_out_buf_row_7_d0),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .\ap_CS_fsm_reg[0] (DCT_1D_out_buf_row_7_U_n_38),
        .\ap_CS_fsm_reg[19] (DCT_1D_out_buf_row_7_U_n_33),
        .\ap_CS_fsm_reg[1] (DCT_1D_out_buf_row_7_U_n_40),
        .\ap_CS_fsm_reg[24] (DCT_1D_out_buf_row_7_U_n_39),
        .\ap_CS_fsm_reg[2] (DCT_1D_out_buf_row_7_U_n_35),
        .\ap_CS_fsm_reg[3] (DCT_1D_out_buf_row_7_U_n_36),
        .\ap_CS_fsm_reg[3]_0 (DCT_1D_out_buf_row_7_U_n_37),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .ram_reg_bram_0(DCT_1D_out_buf_row_7_q0),
        .ram_reg_bram_0_0(DCT_1D_in_buf_col_7_U_n_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DD0C)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_DCT_2D_fu_410_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage27),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(DCT_1D_out_buf_col_7_U_n_1),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(DCT_1D_out_buf_row_7_U_n_39),
        .I3(\ap_CS_fsm[1]_i_4_n_0 ),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .I5(\ap_CS_fsm[1]_i_6_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\ap_CS_fsm[1]_i_7_n_0 ),
        .I3(DCT_1D_in_buf_col_5_U_n_17),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(DCT_1D_in_buf_col_7_U_n_18),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(grp_DCT_2D_fu_410_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage8),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .O(ap_NS_fsm[24]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h0A0B0A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(ap_rst),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1 grp_DCT_1D_1_fu_828
       (.A(A),
        .ADDRBWRADDR({grp_DCT_1D_1_fu_828_n_0,grp_DCT_1D_1_fu_828_n_1}),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DCT_1D_out_buf_row_0_d0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .Q({ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage6}),
        .S(S),
        .WEA(DCT_1D_out_buf_row_2_U_n_32),
        .WEBWE(DCT_1D_out_buf_row_1_we0),
        .\ap_CS_fsm_reg[1] (DCT_1D_out_buf_row_1_d0),
        .\ap_CS_fsm_reg[1]_0 (DCT_1D_out_buf_row_2_d0),
        .\ap_CS_fsm_reg[1]_1 (DCT_1D_out_buf_row_3_d0),
        .\ap_CS_fsm_reg[1]_2 (DCT_1D_out_buf_row_4_d0),
        .\ap_CS_fsm_reg[1]_3 (DCT_1D_out_buf_row_5_d0),
        .\ap_CS_fsm_reg[1]_4 (DCT_1D_out_buf_row_6_d0),
        .\ap_CS_fsm_reg[1]_5 (DCT_1D_out_buf_row_7_d0),
        .\ap_CS_fsm_reg[6] (grp_DCT_1D_1_fu_828_n_133),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_DCT_1D_1_fu_828_ap_start_reg(grp_DCT_1D_1_fu_828_ap_start_reg),
        .\output_offset_read_reg_1203_reg[2]_0 (grp_DCT_1D_1_fu_828_output_7_address0),
        .\output_offset_read_reg_1203_reg[2]_1 (\ap_CS_fsm_reg[14]_0 ),
        .p_i_17_0(p_i_17),
        .p_i_29_0(p_i_29),
        .p_i_37_0(p_i_37),
        .p_i_57_0(p_i_57),
        .p_i_5_0(p_i_5),
        .p_i_9_0(p_i_9),
        .ram_reg_bram_0(DCT_1D_out_buf_row_7_U_n_37),
        .ram_reg_bram_0_0(DCT_1D_out_buf_row_7_U_n_35),
        .ram_reg_bram_0_1(DCT_1D_out_buf_row_7_U_n_38),
        .ram_reg_bram_0_2(DCT_1D_out_buf_row_7_U_n_33),
        .ram_reg_bram_0_3(grp_transpose_matrix_fu_800_n_220),
        .ram_reg_bram_0_4(DCT_1D_out_buf_row_7_U_n_40),
        .ram_reg_bram_0_5(grp_transpose_matrix_fu_800_n_151));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    grp_DCT_1D_1_fu_828_ap_start_reg_i_1
       (.I0(ram_reg_bram_0_i_27_n_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_DCT_1D_1_fu_828_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0),
        .Q(grp_DCT_1D_1_fu_828_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D grp_DCT_1D_fu_874
       (.DCT_1D_out_buf_col_0_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0),
        .DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0[0]),
        .DCT_1D_out_buf_col_1_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0),
        .DCT_1D_out_buf_col_2_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0),
        .DCT_1D_out_buf_col_3_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0),
        .DCT_1D_out_buf_col_4_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0),
        .DCT_1D_out_buf_col_5_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0),
        .DCT_1D_out_buf_col_6_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0),
        .DCT_1D_out_buf_col_7_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0),
        .Q({ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage10}),
        .S(DCT_1D_in_buf_col_1_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .grp_DCT_1D_fu_874_ap_start_reg(grp_DCT_1D_fu_874_ap_start_reg),
        .input_0_q0(DCT_1D_in_buf_col_0_q0),
        .input_1_q0(DCT_1D_in_buf_col_1_q0),
        .input_2_q0(DCT_1D_in_buf_col_2_q0),
        .input_3_q0(DCT_1D_in_buf_col_3_q0),
        .input_4_q0(DCT_1D_in_buf_col_4_q0),
        .input_5_q0(DCT_1D_in_buf_col_5_q0),
        .input_6_q0(DCT_1D_in_buf_col_6_q0),
        .input_7_q0(DCT_1D_in_buf_col_7_q0),
        .\output_offset_read_reg_1203_reg[0]_0 (DCT_1D_in_buf_col_7_U_n_20),
        .\output_offset_read_reg_1203_reg[2]_0 (grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0),
        .\output_offset_read_reg_1203_reg[2]_1 (grp_DCT_1D_fu_874_input_0_address0),
        .p_0_in(\DCT_2D_DCT_1D_outGfk_ram_U/p_0_in ),
        .p_i_17_0(DCT_1D_in_buf_col_3_U_n_17),
        .p_i_37_0(DCT_1D_in_buf_col_7_U_n_22),
        .p_i_5_0(DCT_1D_in_buf_col_5_U_n_18),
        .\q1_reg[0] (DCT_1D_out_buf_col_7_U_n_0));
  LUT5 #(
    .INIT(32'hFFFFA808)) 
    grp_DCT_1D_fu_874_ap_start_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .I4(grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0),
        .O(grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    grp_DCT_1D_fu_874_ap_start_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(DCT_1D_in_buf_col_7_U_n_18),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_DCT_1D_fu_874_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0),
        .Q(grp_DCT_1D_fu_874_ap_start_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    grp_DCT_2D_fu_410_ap_start_reg_i_1
       (.I0(Q[5]),
        .I1(grp_DCT_2D_fu_410_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage27),
        .O(\ap_CS_fsm_reg[27]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1 grp_transpose_matrix_1_fu_764
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(DCT_1D_out_buf_col_2_q0),
        .DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0[2:1]),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .E(DCT_1D_out_buf_col_1_ce0),
        .Q({ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15}),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[0]_0 (DCT_1D_out_buf_col_7_ce1),
        .\ap_CS_fsm_reg[0]_1 (input_6_load_13_reg_18300),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[3]_0 (grp_transpose_matrix_1_fu_764_ap_ready),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[76] (output_buf_2d_0_we1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_1(grp_transpose_matrix_1_fu_764_n_257),
        .ap_rst(ap_rst),
        .grp_transpose_matrix_1_fu_764_ap_start_reg(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .grp_transpose_matrix_1_fu_764_ap_start_reg_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .input_2_address1({grp_DCT_2D_fu_410_output_7_address1,\ap_CS_fsm_reg[3]_0 }),
        .input_3_address1(\ap_CS_fsm_reg[3]_1 ),
        .\input_6_load_8_reg_1540_reg[15]_0 (DCT_1D_out_buf_col_6_q1),
        .\input_6_load_9_reg_1630_reg[15]_0 (\input_6_load_9_reg_1630_reg[15] ),
        .\input_6_load_reg_1530_reg[15]_0 (DCT_1D_out_buf_col_6_q0),
        .\input_7_load_10_reg_1645_reg[15]_0 (\input_7_load_10_reg_1645_reg[15] ),
        .\input_7_load_11_reg_1735_reg[15]_0 (\input_7_load_11_reg_1735_reg[15] ),
        .\input_7_load_12_reg_1745_reg[15]_0 (\input_7_load_12_reg_1745_reg[15] ),
        .\input_7_load_14_reg_1845_reg[15]_0 (\input_7_load_14_reg_1845_reg[15] ),
        .\input_7_load_8_reg_1545_reg[15]_0 (\input_7_load_8_reg_1545_reg[15] ),
        .\input_7_load_8_reg_1545_reg[15]_1 (DCT_1D_out_buf_col_7_q1),
        .\input_7_load_9_reg_1635_reg[15]_0 (\input_7_load_9_reg_1635_reg[15] ),
        .\input_7_load_reg_1535_reg[15]_0 (\input_7_load_reg_1535_reg[15] ),
        .\input_7_load_reg_1535_reg[15]_1 (DCT_1D_out_buf_col_7_q0),
        .\output_buf_2d_0_add_reg_651_reg[2] (\output_buf_2d_0_add_reg_651_reg[2] ),
        .\output_buf_2d_0_add_reg_651_reg[2]_0 (\output_buf_2d_0_add_reg_651_reg[2]_0 ),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .\phi_ln111_1_reg_399_reg[1] (\phi_ln111_1_reg_399_reg[1] ),
        .\phi_ln111_1_reg_399_reg[1]_0 (\phi_ln111_1_reg_399_reg[1]_0 ),
        .\phi_ln111_1_reg_399_reg[1]_1 (\phi_ln111_1_reg_399_reg[1]_1 ),
        .\phi_ln111_1_reg_399_reg[1]_2 (\phi_ln111_1_reg_399_reg[1]_2 ),
        .\q0_reg[0] (DCT_1D_out_buf_col_7_U_n_0),
        .\q1_reg[0] (grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0),
        .\q1_reg[0]_0 (DCT_1D_out_buf_col_7_U_n_1),
        .ram_reg_bram_0({Q[10:6],Q[1]}),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10(ram_reg_bram_0_6),
        .ram_reg_bram_0_11(ram_reg_bram_0_7),
        .ram_reg_bram_0_12(ram_reg_bram_0_8),
        .ram_reg_bram_0_13(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(DCT_1D_out_buf_col_0_q1),
        .ram_reg_bram_0_6(DCT_1D_out_buf_col_0_q0),
        .ram_reg_bram_0_7(DCT_1D_out_buf_col_1_q1),
        .ram_reg_bram_0_8(DCT_1D_out_buf_col_1_q0),
        .ram_reg_bram_0_9(ram_reg_bram_0_5),
        .\reg_1378_reg[15]_0 (DCT_1D_out_buf_col_3_q0),
        .\reg_1386_reg[15]_0 (\reg_1386_reg[15] ),
        .\reg_1386_reg[15]_1 (DCT_1D_out_buf_col_4_q0),
        .\reg_1392_reg[15]_0 (DCT_1D_out_buf_col_5_q0),
        .\reg_1398_reg[15]_0 (DCT_1D_out_buf_col_2_q1),
        .\reg_1406_reg[15]_0 (DCT_1D_out_buf_col_3_q1),
        .\reg_1414_reg[15]_0 (\reg_1414_reg[15] ),
        .\reg_1414_reg[15]_1 (DCT_1D_out_buf_col_4_q1),
        .\reg_1420_reg[15]_0 (DCT_1D_out_buf_col_5_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_transpose_matrix_1_fu_764_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transpose_matrix_1_fu_764_n_257),
        .Q(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix grp_transpose_matrix_fu_800
       (.ADDRARDADDR(DCT_1D_in_buf_col_2_address0),
        .ADDRBWRADDR(grp_transpose_matrix_fu_800_n_0),
        .D(DCT_1D_out_buf_row_4_q0),
        .DCT_1D_in_buf_col_1_ce0(DCT_1D_in_buf_col_1_ce0),
        .DCT_1D_in_buf_col_2_ce0(DCT_1D_in_buf_col_2_ce0),
        .DCT_1D_in_buf_col_5_ce0(DCT_1D_in_buf_col_5_ce0),
        .DCT_1D_in_buf_col_6_ce0(DCT_1D_in_buf_col_6_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINADIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0),
        .DINBDIN(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1),
        .DOUTADOUT(reg_1022),
        .DOUTBDOUT(reg_994),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .WEA(DCT_1D_in_buf_col_5_we1),
        .WEBWE(DCT_1D_in_buf_col_7_we1),
        .\ap_CS_fsm_reg[0]_0 ({grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1,grp_transpose_matrix_fu_800_n_153}),
        .\ap_CS_fsm_reg[20] (grp_transpose_matrix_fu_800_n_151),
        .\ap_CS_fsm_reg[2]_0 (DCT_1D_in_buf_col_5_address0),
        .\ap_CS_fsm_reg[2]_1 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1),
        .\ap_CS_fsm_reg[2]_2 (DCT_1D_out_buf_row_0_address1),
        .\ap_CS_fsm_reg[2]_3 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1),
        .\ap_CS_fsm_reg[8] (DCT_1D_in_buf_col_1_address0),
        .\ap_CS_fsm_reg[8]_0 (DCT_1D_in_buf_col_6_address0[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg_0(DCT_1D_in_buf_col_2_we1),
        .ap_enable_reg_pp0_iter0_reg_reg_1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1),
        .ap_rst(ap_rst),
        .grp_DCT_1D_fu_874_ap_start_reg(grp_DCT_1D_fu_874_ap_start_reg),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .grp_DCT_2D_fu_410_ap_start_reg_reg(DCT_1D_in_buf_col_1_we1),
        .grp_DCT_2D_fu_410_ap_start_reg_reg_0(grp_transpose_matrix_fu_800_n_220),
        .grp_DCT_2D_fu_410_ap_start_reg_reg_1(grp_transpose_matrix_fu_800_n_287),
        .grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
        .grp_transpose_matrix_fu_800_ap_start_reg(grp_transpose_matrix_fu_800_ap_start_reg),
        .\input_6_load_15_reg_1156_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0),
        .\input_6_load_15_reg_1156_reg[15]_1 (DCT_1D_out_buf_row_6_q1),
        .\input_6_load_16_reg_1246_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0),
        .\input_6_load_18_reg_1346_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0),
        .\input_6_load_19_reg_1356_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0),
        .\input_6_load_reg_1146_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0),
        .\input_6_load_reg_1146_reg[15]_1 (DCT_1D_out_buf_row_6_q0),
        .\input_7_load_15_reg_1161_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1),
        .\input_7_load_15_reg_1161_reg[15]_1 (DCT_1D_out_buf_row_7_q1),
        .\input_7_load_16_reg_1251_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1),
        .\input_7_load_18_reg_1351_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1),
        .\input_7_load_19_reg_1361_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1),
        .\input_7_load_reg_1151_reg[15]_0 (grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1),
        .\input_7_load_reg_1151_reg[15]_1 (DCT_1D_out_buf_row_7_q0),
        .ram_reg_bram_0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1),
        .ram_reg_bram_0_0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0),
        .ram_reg_bram_0_1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1),
        .ram_reg_bram_0_10(reg_1014),
        .ram_reg_bram_0_11(DCT_1D_out_buf_row_0_q1),
        .ram_reg_bram_0_12(DCT_1D_out_buf_row_1_q0),
        .ram_reg_bram_0_13(reg_986),
        .ram_reg_bram_0_14(DCT_1D_out_buf_row_0_q0),
        .ram_reg_bram_0_15(DCT_1D_in_buf_col_3_U_n_16),
        .ram_reg_bram_0_16(DCT_1D_in_buf_col_5_U_n_17),
        .ram_reg_bram_0_17(DCT_1D_out_buf_row_7_U_n_39),
        .ram_reg_bram_0_18(DCT_1D_in_buf_col_7_U_n_21),
        .ram_reg_bram_0_19(DCT_1D_out_buf_row_7_U_n_38),
        .ram_reg_bram_0_2(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0),
        .ram_reg_bram_0_3(DCT_1D_out_buf_row_7_U_n_36),
        .ram_reg_bram_0_4(DCT_1D_out_buf_row_7_U_n_40),
        .ram_reg_bram_0_5(DCT_1D_out_buf_row_7_U_n_33),
        .ram_reg_bram_0_6(grp_DCT_1D_1_fu_828_output_7_address0),
        .ram_reg_bram_0_7(grp_DCT_1D_fu_874_input_0_address0),
        .ram_reg_bram_0_8(DCT_1D_in_buf_col_7_U_n_17),
        .ram_reg_bram_0_9(DCT_1D_out_buf_row_1_q1),
        .\reg_1008_reg[15]_0 (DCT_1D_out_buf_row_5_q0),
        .\reg_1030_reg[15]_0 (DCT_1D_out_buf_row_4_q1),
        .\reg_1036_reg[15]_0 (DCT_1D_out_buf_row_5_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_transpose_matrix_fu_800_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transpose_matrix_fu_800_n_287),
        .Q(grp_transpose_matrix_fu_800_ap_start_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \output_offset_read_reg_1203[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage16),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\ap_CS_fsm_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \output_offset_read_reg_1203[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(ap_CS_fsm_pp0_stage18),
        .O(\ap_CS_fsm_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_26__11_n_0),
        .I2(ram_reg_bram_0_i_27_n_0),
        .I3(ram_reg_bram_0_i_28__12_n_0),
        .I4(input_buf_2d_0_we1),
        .I5(Q[0]),
        .O(input_buf_2d_2_ce0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_26__11
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(grp_DCT_1D_1_fu_828_ap_start_reg),
        .O(ram_reg_bram_0_i_26__11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_27
       (.I0(DCT_1D_in_buf_col_7_U_n_18),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage17),
        .O(ram_reg_bram_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_28__12
       (.I0(grp_DCT_1D_fu_874_input_0_address0[2]),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(ap_CS_fsm_pp0_stage16),
        .O(ram_reg_bram_0_i_28__12_n_0));
  LUT5 #(
    .INIT(32'h8888BBB8)) 
    ram_reg_bram_0_i_5__22
       (.I0(ram_reg_bram_0_10),
        .I1(Q[0]),
        .I2(grp_DCT_1D_1_fu_828_n_133),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(ram_reg_bram_0_11),
        .O(\input_buf_2d_0_addr_reg_595_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2
   (A,
    ap_clk,
    DCT_1D_in_buf_col_1_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_1_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_1_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_1_ce0(DCT_1D_in_buf_col_1_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28
   (A,
    S,
    ap_clk,
    DCT_1D_in_buf_col_1_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    p_i_9);
  output [15:0]A;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_1_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [0:0]p_i_9;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_1_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]p_i_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_1_ce0(DCT_1D_in_buf_col_1_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .p_i_9(p_i_9));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29
   (A,
    ap_clk,
    DCT_1D_in_buf_col_2_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_2_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_2_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_2_ce0(DCT_1D_in_buf_col_2_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30
   (A,
    \ap_CS_fsm_reg[22] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_2_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    Q,
    ap_enable_reg_pp0_iter0,
    p_i_57);
  output [15:0]A;
  output \ap_CS_fsm_reg[22] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_2_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]p_i_57;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_2_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]p_i_57;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_2_ce0(DCT_1D_in_buf_col_2_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_i_57(p_i_57));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31
   (A,
    ap_clk,
    DCT_1D_in_buf_col_5_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_5_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_5_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_5_ce0(DCT_1D_in_buf_col_5_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32
   (A,
    grp_DCT_1D_fu_874_input_0_address0,
    \ap_CS_fsm_reg[26] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_5_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    Q,
    p_i_29);
  output [15:0]A;
  output [0:0]grp_DCT_1D_fu_874_input_0_address0;
  output \ap_CS_fsm_reg[26] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_5_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [5:0]Q;
  input [0:0]p_i_29;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_5_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire [0:0]grp_DCT_1D_fu_874_input_0_address0;
  wire [0:0]p_i_29;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_5_ce0(DCT_1D_in_buf_col_5_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .ap_clk(ap_clk),
        .grp_DCT_1D_fu_874_input_0_address0(grp_DCT_1D_fu_874_input_0_address0),
        .p_i_29(p_i_29));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33
   (A,
    ap_clk,
    DCT_1D_in_buf_col_6_ce0,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_6_ce0;
  input [0:0]WEBWE;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_6_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEBWE;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171 DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_6_ce0(DCT_1D_in_buf_col_6_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34
   (A,
    \ap_CS_fsm_reg[10] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[7] ,
    grp_DCT_1D_fu_874_input_0_address0,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[26] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_6_ce0,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    ram_reg_bram_0,
    Q,
    ap_enable_reg_pp0_iter0,
    p_i_77);
  output [15:0]A;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output ap_enable_reg_pp0_iter1_reg;
  output \ap_CS_fsm_reg[7] ;
  output [0:0]grp_DCT_1D_fu_874_input_0_address0;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[26] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_6_ce0;
  input [0:0]WEBWE;
  input [1:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input ram_reg_bram_0;
  input [19:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]p_i_77;

  wire [15:0]A;
  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_6_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [19:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]grp_DCT_1D_fu_874_input_0_address0;
  wire [0:0]p_i_77;
  wire ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram DCT_2D_DCT_1D_in_yd2_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_in_buf_col_6_ce0(DCT_1D_in_buf_col_6_ce0),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .grp_DCT_1D_fu_874_input_0_address0(grp_DCT_1D_fu_874_input_0_address0),
        .p_i_77(p_i_77),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram
   (A,
    \ap_CS_fsm_reg[10] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[7] ,
    grp_DCT_1D_fu_874_input_0_address0,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[26] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_6_ce0,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    ram_reg_bram_0_0,
    Q,
    ap_enable_reg_pp0_iter0,
    p_i_77);
  output [15:0]A;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output ap_enable_reg_pp0_iter1_reg;
  output \ap_CS_fsm_reg[7] ;
  output [0:0]grp_DCT_1D_fu_874_input_0_address0;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[26] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_6_ce0;
  input [0:0]WEBWE;
  input [1:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input ram_reg_bram_0_0;
  input [19:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]p_i_77;

  wire [15:0]A;
  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_6_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [19:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]grp_DCT_1D_fu_874_input_0_address0;
  wire [0:0]p_i_77;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_75__0_n_0;
  wire ram_reg_bram_0_i_76_n_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0FFFE)) 
    \output_offset_read_reg_1203[1]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(grp_DCT_1D_fu_874_input_0_address0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_105__0
       (.I0(A[15]),
        .I1(p_i_77),
        .O(S));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,\ap_CS_fsm_reg[10] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_6_ce0),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_34
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[5]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_bram_0_i_39__14
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[16]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[26] ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_0),
        .I1(Q[2]),
        .I2(Q[12]),
        .I3(Q[6]),
        .I4(ram_reg_bram_0_i_75__0_n_0),
        .I5(ram_reg_bram_0_i_76_n_0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hFFFFFF45)) 
    ram_reg_bram_0_i_42__10
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[12]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hFF5D0000)) 
    ram_reg_bram_0_i_5__30
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_75__0
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[0]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(Q[4]),
        .O(ram_reg_bram_0_i_75__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_76
       (.I0(Q[13]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[7] ),
        .O(ram_reg_bram_0_i_76_n_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171
   (A,
    ap_clk,
    DCT_1D_in_buf_col_6_ce0,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_6_ce0;
  input [0:0]WEBWE;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_6_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_6_ce0),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172
   (A,
    grp_DCT_1D_fu_874_input_0_address0,
    \ap_CS_fsm_reg[26] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_5_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    Q,
    p_i_29);
  output [15:0]A;
  output [0:0]grp_DCT_1D_fu_874_input_0_address0;
  output \ap_CS_fsm_reg[26] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_5_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [5:0]Q;
  input [0:0]p_i_29;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_5_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire [0:0]grp_DCT_1D_fu_874_input_0_address0;
  wire [0:0]p_i_29;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \output_offset_read_reg_1203[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(grp_DCT_1D_fu_874_input_0_address0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_69__0
       (.I0(A[15]),
        .I1(p_i_29),
        .O(S));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_5_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_39__11
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[26] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173
   (A,
    ap_clk,
    DCT_1D_in_buf_col_5_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_5_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_5_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_5_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174
   (A,
    \ap_CS_fsm_reg[22] ,
    S,
    ap_clk,
    DCT_1D_in_buf_col_2_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    Q,
    ap_enable_reg_pp0_iter0,
    p_i_57);
  output [15:0]A;
  output \ap_CS_fsm_reg[22] ;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_2_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]p_i_57;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_2_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]p_i_57;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_88__0
       (.I0(A[15]),
        .I1(p_i_57),
        .O(S));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_2_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT5 #(
    .INIT(32'h33333337)) 
    ram_reg_bram_0_i_40__11
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[22] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175
   (A,
    ap_clk,
    DCT_1D_in_buf_col_2_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_2_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_2_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_2_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176
   (A,
    S,
    ap_clk,
    DCT_1D_in_buf_col_1_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    p_i_9);
  output [15:0]A;
  output [0:0]S;
  input ap_clk;
  input DCT_1D_in_buf_col_1_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [0:0]p_i_9;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_1_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]p_i_9;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_49__0
       (.I0(A[15]),
        .I1(p_i_9),
        .O(S));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_1_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_in_yd2_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177
   (A,
    ap_clk,
    DCT_1D_in_buf_col_1_ce0,
    WEA,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN);
  output [15:0]A;
  input ap_clk;
  input DCT_1D_in_buf_col_1_ce0;
  input [0:0]WEA;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire DCT_1D_in_buf_col_1_ce0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_in_buf_col_1_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk
   (Q,
    \q1_reg[15] ,
    ap_clk,
    DCT_1D_out_buf_col_0_d0,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_0_address1,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]DCT_1D_out_buf_col_0_d0;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_0_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [15:0]DCT_1D_out_buf_col_0_d0;
  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire [1:0]input_0_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_0_d0(DCT_1D_out_buf_col_0_d0),
        .DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_0_address1(input_0_address1),
        .p_0_in(p_0_in),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_1_fu_558_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_1_address1,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_1_fu_558_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_1_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_1_fu_558_p2;
  wire ap_clk;
  wire [1:0]input_1_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_1_fu_558_p2(add_ln52_1_fu_558_p2),
        .ap_clk(ap_clk),
        .input_1_address1(input_1_address1),
        .p_0_in(p_0_in),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_2_fu_586_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    \q1_reg[12] ,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_2_fu_586_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input \q1_reg[12] ;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_2_fu_586_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire \q1_reg[12] ;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_2_fu_586_p2(add_ln52_2_fu_586_p2),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .p_0_in(p_0_in),
        .\q1_reg[12]_0 (\q1_reg[12] ),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_3_fu_614_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    input_3_address1,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_3_fu_614_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [0:0]input_2_address1;
  input [0:0]input_3_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_3_fu_614_p2;
  wire ap_clk;
  wire [0:0]input_2_address1;
  wire [0:0]input_3_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_3_fu_614_p2(add_ln52_3_fu_614_p2),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .input_3_address1(input_3_address1),
        .p_0_in(p_0_in),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_4_fu_642_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_4_fu_642_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_4_fu_642_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_4_fu_642_p2(add_ln52_4_fu_642_p2),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .p_0_in(p_0_in),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_5_fu_670_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[15]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_5_fu_670_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_5_fu_670_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15] ;
  wire [0:0]\q1_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_5_fu_670_p2(add_ln52_5_fu_670_p2),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .p_0_in(p_0_in),
        .\q1_reg[15]_0 (\q1_reg[15] ),
        .\q1_reg[15]_1 (\q1_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40
   (Q,
    \q1_reg[15] ,
    ap_clk,
    add_ln52_6_fu_698_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[0] );
  output [15:0]Q;
  output [15:0]\q1_reg[15] ;
  input ap_clk;
  input [15:0]add_ln52_6_fu_698_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[0] ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_6_fu_698_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [0:0]\q1_reg[0] ;
  wire [15:0]\q1_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164 DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_6_fu_698_p2(add_ln52_6_fu_698_p2),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .p_0_in(p_0_in),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[15]_0 (\q1_reg[15] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41
   (\ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[18] ,
    \q0_reg[15] ,
    \q1_reg[15] ,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    add_ln52_7_fu_734_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[0] );
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[18] ;
  output [15:0]\q0_reg[15] ;
  output [15:0]\q1_reg[15] ;
  input [7:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [15:0]add_ln52_7_fu_734_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[0] ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [15:0]add_ln52_7_fu_734_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[18] ;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [15:0]\q0_reg[15] ;
  wire [0:0]\q1_reg[0] ;
  wire [15:0]\q1_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram DCT_2D_DCT_1D_outGfk_ram_U
       (.DCT_1D_out_buf_col_1_address0(DCT_1D_out_buf_col_1_address0),
        .E(E),
        .Q(Q),
        .add_ln52_7_fu_734_p2(add_ln52_7_fu_734_p2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .ap_clk(ap_clk),
        .input_2_address1(input_2_address1),
        .p_0_in(p_0_in),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[15]_0 (\q1_reg[15] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram
   (\ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[18] ,
    \q0_reg[15]_0 ,
    \q1_reg[15]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    add_ln52_7_fu_734_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[0]_0 );
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[18] ;
  output [15:0]\q0_reg[15]_0 ;
  output [15:0]\q1_reg[15]_0 ;
  input [7:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [15:0]add_ln52_7_fu_734_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[0]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [15:0]add_ln52_7_fu_734_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[18] ;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire [0:0]\q1_reg[0]_0 ;
  wire [15:0]\q1_reg[15]_0 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[18] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    ram_reg_0_7_0_0_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[15] ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_7_fu_734_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_6_fu_698_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[0]_0 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_6_fu_698_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[0]_0 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_6_fu_698_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [0:0]\q1_reg[0]_0 ;
  wire [15:0]\q1_reg[15]_0 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[0]_0 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_6_fu_698_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_5_fu_670_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_5_fu_670_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_5_fu_670_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_5_fu_670_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_4_fu_642_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_4_fu_642_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_4_fu_642_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_4_fu_642_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_3_fu_614_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    input_3_address1,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_3_fu_614_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [0:0]input_2_address1;
  input [0:0]input_3_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_3_fu_614_p2;
  wire ap_clk;
  wire [0:0]input_2_address1;
  wire [0:0]input_3_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_3_fu_614_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1),
        .DPRA2(input_3_address1),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_2_fu_586_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    \q1_reg[12]_0 ,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_2_fu_586_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_2_address1;
  input \q1_reg[12]_0 ;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_2_fu_586_p2;
  wire ap_clk;
  wire [1:0]input_2_address1;
  wire p_0_in;
  wire \q1_reg[12]_0 ;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(input_2_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_2_fu_586_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_2_address1[0]),
        .DPRA2(\q1_reg[12]_0 ),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    add_ln52_1_fu_558_p2,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_1_address1,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]add_ln52_1_fu_558_p2;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_1_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]add_ln52_1_fu_558_p2;
  wire ap_clk;
  wire [1:0]input_1_address1;
  wire p_0_in;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;
  wire ram_reg_0_7_0_0_n_0;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_10_10_n_0;
  wire ram_reg_0_7_10_10_n_1;
  wire ram_reg_0_7_11_11_n_0;
  wire ram_reg_0_7_11_11_n_1;
  wire ram_reg_0_7_12_12_n_0;
  wire ram_reg_0_7_12_12_n_1;
  wire ram_reg_0_7_13_13_n_0;
  wire ram_reg_0_7_13_13_n_1;
  wire ram_reg_0_7_14_14_n_0;
  wire ram_reg_0_7_14_14_n_1;
  wire ram_reg_0_7_15_15_n_0;
  wire ram_reg_0_7_15_15_n_1;
  wire ram_reg_0_7_1_1_n_0;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_n_0;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_0;
  wire ram_reg_0_7_3_3_n_1;
  wire ram_reg_0_7_4_4_n_0;
  wire ram_reg_0_7_4_4_n_1;
  wire ram_reg_0_7_5_5_n_0;
  wire ram_reg_0_7_5_5_n_1;
  wire ram_reg_0_7_6_6_n_0;
  wire ram_reg_0_7_6_6_n_1;
  wire ram_reg_0_7_7_7_n_0;
  wire ram_reg_0_7_7_7_n_1;
  wire ram_reg_0_7_8_8_n_0;
  wire ram_reg_0_7_8_8_n_1;
  wire ram_reg_0_7_9_9_n_0;
  wire ram_reg_0_7_9_9_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_10_10_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_11_11_n_1),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_12_12_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_13_13_n_1),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_14_14_n_1),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_15_15_n_1),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_4_4_n_1),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_5_5_n_1),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_6_6_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_7_7_n_1),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_8_8_n_1),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_9_9_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_0_0_n_0),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_10_10_n_0),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_11_11_n_0),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_12_12_n_0),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_13_13_n_0),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_14_14_n_0),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_15_15_n_0),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_1_1_n_0),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_2_2_n_0),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_3_3_n_0),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_4_4_n_0),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_5_5_n_0),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_6_6_n_0),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_7_7_n_0),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_8_8_n_0),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(ram_reg_0_7_9_9_n_0),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[0]),
        .DPO(ram_reg_0_7_0_0_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[10]),
        .DPO(ram_reg_0_7_10_10_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_10_10_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[11]),
        .DPO(ram_reg_0_7_11_11_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_11_11_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[12]),
        .DPO(ram_reg_0_7_12_12_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_12_12_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[13]),
        .DPO(ram_reg_0_7_13_13_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_13_13_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[14]),
        .DPO(ram_reg_0_7_14_14_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_14_14_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[15]),
        .DPO(ram_reg_0_7_15_15_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_15_15_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[1]),
        .DPO(ram_reg_0_7_1_1_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[2]),
        .DPO(ram_reg_0_7_2_2_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[3]),
        .DPO(ram_reg_0_7_3_3_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[4]),
        .DPO(ram_reg_0_7_4_4_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_4_4_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[5]),
        .DPO(ram_reg_0_7_5_5_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_5_5_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[6]),
        .DPO(ram_reg_0_7_6_6_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_6_6_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[7]),
        .DPO(ram_reg_0_7_7_7_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_7_7_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[8]),
        .DPO(ram_reg_0_7_8_8_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_8_8_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(add_ln52_1_fu_558_p2[9]),
        .DPO(ram_reg_0_7_9_9_n_0),
        .DPRA0(1'b1),
        .DPRA1(input_1_address1[0]),
        .DPRA2(input_1_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_7_9_9_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outGfk_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170
   (Q,
    \q1_reg[15]_0 ,
    ap_clk,
    DCT_1D_out_buf_col_0_d0,
    p_0_in,
    DCT_1D_out_buf_col_1_address0,
    input_0_address1,
    E,
    \q1_reg[15]_1 );
  output [15:0]Q;
  output [15:0]\q1_reg[15]_0 ;
  input ap_clk;
  input [15:0]DCT_1D_out_buf_col_0_d0;
  input p_0_in;
  input [2:0]DCT_1D_out_buf_col_1_address0;
  input [1:0]input_0_address1;
  input [0:0]E;
  input [0:0]\q1_reg[15]_1 ;

  wire [15:0]DCT_1D_out_buf_col_0_d0;
  wire [2:0]DCT_1D_out_buf_col_1_address0;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire [1:0]input_0_address1;
  wire p_0_in;
  wire [15:0]q00;
  wire [15:0]q10;
  wire [15:0]\q1_reg[15]_0 ;
  wire [0:0]\q1_reg[15]_1 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[0]),
        .Q(\q1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[10]),
        .Q(\q1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[11]),
        .Q(\q1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[12]),
        .Q(\q1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[13]),
        .Q(\q1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[14]),
        .Q(\q1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[15]),
        .Q(\q1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[1]),
        .Q(\q1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[2]),
        .Q(\q1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[3]),
        .Q(\q1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[4]),
        .Q(\q1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[5]),
        .Q(\q1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[6]),
        .Q(\q1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[7]),
        .Q(\q1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[8]),
        .Q(\q1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[15]_1 ),
        .D(q10[9]),
        .Q(\q1_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[0]),
        .DPO(q10[0]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[10]),
        .DPO(q10[10]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[11]),
        .DPO(q10[11]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[12]),
        .DPO(q10[12]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[13]),
        .DPO(q10[13]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[14]),
        .DPO(q10[14]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[15]),
        .DPO(q10[15]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[1]),
        .DPO(q10[1]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[2]),
        .DPO(q10[2]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[3]),
        .DPO(q10[3]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[4]),
        .DPO(q10[4]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[5]),
        .DPO(q10[5]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[6]),
        .DPO(q10[6]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[7]),
        .DPO(q10[7]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[8]),
        .DPO(q10[8]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(DCT_1D_out_buf_col_1_address0[0]),
        .A1(DCT_1D_out_buf_col_1_address0[1]),
        .A2(DCT_1D_out_buf_col_1_address0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(DCT_1D_out_buf_col_0_d0[9]),
        .DPO(q10[9]),
        .DPRA0(1'b1),
        .DPRA1(input_0_address1[0]),
        .DPRA2(input_0_address1[1]),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC
   (output_0_d1,
    output_0_d0,
    ap_clk,
    output_buf_2d_0_ce1,
    output_buf_2d_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    output_buf_2d_0_we1,
    ram_reg_bram_0_1);
  output [15:0]output_0_d1;
  output [15:0]output_0_d0;
  input ap_clk;
  input output_buf_2d_0_ce1;
  input output_buf_2d_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0;
  input [15:0]ram_reg_bram_0_0;
  input output_buf_2d_0_we1;
  input [0:0]ram_reg_bram_0_1;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_0_d0;
  wire [15:0]output_0_d1;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_ce1;
  wire output_buf_2d_0_we1;
  wire [15:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ap_clk(ap_clk),
        .output_0_d0(output_0_d0),
        .output_0_d1(output_0_d1),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_0_ce1(output_buf_2d_0_ce1),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10
   (output_4_d1,
    output_4_d0,
    ap_clk,
    output_buf_2d_4_ce1,
    output_buf_2d_4_ce0,
    ram_reg_bram_0,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_4_we1,
    ram_reg_bram_0_2);
  output [15:0]output_4_d1;
  output [15:0]output_4_d0;
  input ap_clk;
  input output_buf_2d_4_ce1;
  input output_buf_2d_4_ce0;
  input [1:0]ram_reg_bram_0;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_4_we1;
  input [0:0]ram_reg_bram_0_2;

  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_4_d0;
  wire [15:0]output_4_d1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire output_buf_2d_4_we1;
  wire [1:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .ap_clk(ap_clk),
        .output_4_d0(output_4_d0),
        .output_4_d1(output_4_d1),
        .output_buf_2d_4_ce0(output_buf_2d_4_ce0),
        .output_buf_2d_4_ce1(output_buf_2d_4_ce1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11
   (output_5_d1,
    output_5_d0,
    \ap_CS_fsm_reg[77] ,
    ap_clk,
    output_buf_2d_4_ce1,
    output_buf_2d_4_ce0,
    ram_reg_bram_0,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_4_we1,
    ram_reg_bram_0_2,
    Q);
  output [15:0]output_5_d1;
  output [15:0]output_5_d0;
  output \ap_CS_fsm_reg[77] ;
  input ap_clk;
  input output_buf_2d_4_ce1;
  input output_buf_2d_4_ce0;
  input [1:0]ram_reg_bram_0;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_4_we1;
  input [0:0]ram_reg_bram_0_2;
  input [2:0]Q;

  wire [2:0]ADDRBWRADDR;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[77] ;
  wire ap_clk;
  wire [15:0]output_5_d0;
  wire [15:0]output_5_d1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire output_buf_2d_4_we1;
  wire [1:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .\ap_CS_fsm_reg[77] (\ap_CS_fsm_reg[77] ),
        .ap_clk(ap_clk),
        .output_5_d0(output_5_d0),
        .output_5_d1(output_5_d1),
        .output_buf_2d_4_ce0(output_buf_2d_4_ce0),
        .output_buf_2d_4_ce1(output_buf_2d_4_ce1),
        .output_buf_2d_4_we1(output_buf_2d_4_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12
   (output_6_d1,
    output_6_d0,
    ap_clk,
    output_buf_2d_6_ce1,
    output_buf_2d_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    ram_reg_bram_0,
    output_buf_2d_6_we1,
    WEBWE);
  output [15:0]output_6_d1;
  output [15:0]output_6_d0;
  input ap_clk;
  input output_buf_2d_6_ce1;
  input output_buf_2d_6_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]ram_reg_bram_0;
  input output_buf_2d_6_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]DINADIN;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]output_6_d0;
  wire [15:0]output_6_d1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we1;
  wire [15:0]ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DINADIN(DINADIN),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .output_6_d0(output_6_d0),
        .output_6_d1(output_6_d1),
        .output_buf_2d_6_ce0(output_buf_2d_6_ce0),
        .output_buf_2d_6_ce1(output_buf_2d_6_ce1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13
   (output_7_d1,
    output_7_d0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[84] ,
    \ap_CS_fsm_reg[79] ,
    ap_clk,
    output_buf_2d_6_ce1,
    output_buf_2d_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    output_buf_2d_6_we1,
    ram_reg_bram_0_1,
    Q,
    ram_reg_bram_0_2);
  output [15:0]output_7_d1;
  output [15:0]output_7_d0;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[84] ;
  output \ap_CS_fsm_reg[79] ;
  input ap_clk;
  input output_buf_2d_6_ce1;
  input output_buf_2d_6_ce0;
  input [1:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0;
  input [15:0]ram_reg_bram_0_0;
  input output_buf_2d_6_we1;
  input [0:0]ram_reg_bram_0_1;
  input [9:0]Q;
  input [0:0]ram_reg_bram_0_2;

  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[84] ;
  wire ap_clk;
  wire [15:0]output_7_d0;
  wire [15:0]output_7_d1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we1;
  wire [15:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[79] (\ap_CS_fsm_reg[79] ),
        .\ap_CS_fsm_reg[84] (\ap_CS_fsm_reg[84] ),
        .ap_clk(ap_clk),
        .output_7_d0(output_7_d0),
        .output_7_d1(output_7_d1),
        .output_buf_2d_6_ce0(output_buf_2d_6_ce0),
        .output_buf_2d_6_ce1(output_buf_2d_6_ce1),
        .output_buf_2d_6_we1(output_buf_2d_6_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DINBDIN),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEBWE;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DINBDIN),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44
   (DOUTADOUT,
    DOUTBDOUT,
    WEA,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEBWE,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_DCT_2D_fu_410_ap_start_reg);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  output [0:0]WEA;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEBWE;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_DCT_2D_fu_410_ap_start_reg;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DINBDIN),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DINBDIN),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46
   (D,
    ram_reg_bram_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DINBDIN),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47
   (D,
    ram_reg_bram_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DINBDIN),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48
   (D,
    ram_reg_bram_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DINBDIN(DINBDIN),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49
   (D,
    ram_reg_bram_0,
    DCT_1D_out_buf_row_0_we1,
    \ap_CS_fsm_reg[19] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEBWE,
    Q,
    ram_reg_bram_0_0,
    ap_enable_reg_pp0_iter0_reg,
    grp_DCT_2D_fu_410_ap_start_reg);
  output [15:0]D;
  output [15:0]ram_reg_bram_0;
  output DCT_1D_out_buf_row_0_we1;
  output \ap_CS_fsm_reg[19] ;
  output ap_enable_reg_pp0_iter0;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEBWE;
  input [11:0]Q;
  input ram_reg_bram_0_0;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_DCT_2D_fu_410_ap_start_reg;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire [15:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DCT_1D_out_buf_row_0_ce0(DCT_1D_out_buf_row_0_ce0),
        .DCT_1D_out_buf_row_0_ce1(DCT_1D_out_buf_row_0_ce1),
        .DCT_1D_out_buf_row_0_we1(DCT_1D_out_buf_row_0_we1),
        .DINBDIN(DINBDIN),
        .Q(Q),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_DCT_2D_fu_410_ap_start_reg(grp_DCT_2D_fu_410_ap_start_reg),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7
   (output_1_d1,
    output_1_d0,
    ap_clk,
    output_buf_2d_0_ce1,
    output_buf_2d_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    output_buf_2d_0_we1,
    ram_reg_bram_0_1);
  output [15:0]output_1_d1;
  output [15:0]output_1_d0;
  input ap_clk;
  input output_buf_2d_0_ce1;
  input output_buf_2d_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0;
  input [15:0]ram_reg_bram_0_0;
  input output_buf_2d_0_we1;
  input [0:0]ram_reg_bram_0_1;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_1_d0;
  wire [15:0]output_1_d1;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_ce1;
  wire output_buf_2d_0_we1;
  wire [15:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ap_clk(ap_clk),
        .output_1_d0(output_1_d0),
        .output_1_d1(output_1_d1),
        .output_buf_2d_0_ce0(output_buf_2d_0_ce0),
        .output_buf_2d_0_ce1(output_buf_2d_0_ce1),
        .output_buf_2d_0_we1(output_buf_2d_0_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8
   (output_2_d1,
    output_2_d0,
    ap_clk,
    output_buf_2d_2_ce1,
    output_buf_2d_2_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    output_buf_2d_2_we1,
    ram_reg_bram_0_1);
  output [15:0]output_2_d1;
  output [15:0]output_2_d0;
  input ap_clk;
  input output_buf_2d_2_ce1;
  input output_buf_2d_2_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0;
  input [15:0]ram_reg_bram_0_0;
  input output_buf_2d_2_we1;
  input [0:0]ram_reg_bram_0_1;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_2_d0;
  wire [15:0]output_2_d1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire output_buf_2d_2_we1;
  wire [15:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ap_clk(ap_clk),
        .output_2_d0(output_2_d0),
        .output_2_d1(output_2_d1),
        .output_buf_2d_2_ce0(output_buf_2d_2_ce0),
        .output_buf_2d_2_ce1(output_buf_2d_2_ce1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9
   (output_3_d1,
    output_3_d0,
    \ap_CS_fsm_reg[76] ,
    ap_clk,
    output_buf_2d_2_ce1,
    output_buf_2d_2_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0,
    DINBDIN,
    output_buf_2d_2_we1,
    ram_reg_bram_0_0,
    Q);
  output [15:0]output_3_d1;
  output [15:0]output_3_d0;
  output \ap_CS_fsm_reg[76] ;
  input ap_clk;
  input output_buf_2d_2_ce1;
  input output_buf_2d_2_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0;
  input [15:0]DINBDIN;
  input output_buf_2d_2_we1;
  input [0:0]ram_reg_bram_0_0;
  input [2:0]Q;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]DINBDIN;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[76] ;
  wire ap_clk;
  wire [15:0]output_3_d0;
  wire [15:0]output_3_d1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire output_buf_2d_2_we1;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17 DCT_2D_DCT_1D_outOgC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DINBDIN(DINBDIN),
        .Q(Q),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76] ),
        .ap_clk(ap_clk),
        .output_3_d0(output_3_d0),
        .output_3_d1(output_3_d1),
        .output_buf_2d_2_ce0(output_buf_2d_2_ce0),
        .output_buf_2d_2_ce1(output_buf_2d_2_ce1),
        .output_buf_2d_2_we1(output_buf_2d_2_we1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram
   (output_7_d1,
    output_7_d0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[84] ,
    \ap_CS_fsm_reg[79] ,
    ap_clk,
    output_buf_2d_6_ce1,
    output_buf_2d_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_6_we1,
    ram_reg_bram_0_2,
    Q,
    ram_reg_bram_0_3);
  output [15:0]output_7_d1;
  output [15:0]output_7_d0;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[84] ;
  output \ap_CS_fsm_reg[79] ;
  input ap_clk;
  input output_buf_2d_6_ce1;
  input output_buf_2d_6_ce0;
  input [1:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_6_we1;
  input [0:0]ram_reg_bram_0_2;
  input [9:0]Q;
  input [0:0]ram_reg_bram_0_3;

  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[84] ;
  wire ap_clk;
  wire [15:0]output_7_d0;
  wire [15:0]output_7_d1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,\ap_CS_fsm_reg[4] ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN(ram_reg_bram_0_1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_7_d1),
        .DOUTBDOUT(output_7_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_6_ce1),
        .ENBWREN(output_buf_2d_6_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_6_we1,output_buf_2d_6_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_2,ram_reg_bram_0_2}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_43__10
       (.I0(Q[9]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[7]),
        .O(\ap_CS_fsm_reg[84] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_73__3
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[79] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_7__23
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_3),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14
   (output_6_d1,
    output_6_d0,
    ap_clk,
    output_buf_2d_6_ce1,
    output_buf_2d_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    ram_reg_bram_0_0,
    output_buf_2d_6_we1,
    WEBWE);
  output [15:0]output_6_d1;
  output [15:0]output_6_d0;
  input ap_clk;
  input output_buf_2d_6_ce1;
  input output_buf_2d_6_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]ram_reg_bram_0_0;
  input output_buf_2d_6_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]DINADIN;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]output_6_d0;
  wire [15:0]output_6_d1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(ram_reg_bram_0_0),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_6_d1),
        .DOUTBDOUT(output_6_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_6_ce1),
        .ENBWREN(output_buf_2d_6_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_6_we1,output_buf_2d_6_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15
   (output_5_d1,
    output_5_d0,
    \ap_CS_fsm_reg[77] ,
    ap_clk,
    output_buf_2d_4_ce1,
    output_buf_2d_4_ce0,
    ram_reg_bram_0_0,
    ADDRBWRADDR,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    output_buf_2d_4_we1,
    ram_reg_bram_0_3,
    Q);
  output [15:0]output_5_d1;
  output [15:0]output_5_d0;
  output \ap_CS_fsm_reg[77] ;
  input ap_clk;
  input output_buf_2d_4_ce1;
  input output_buf_2d_4_ce0;
  input [1:0]ram_reg_bram_0_0;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;
  input output_buf_2d_4_we1;
  input [0:0]ram_reg_bram_0_3;
  input [2:0]Q;

  wire [2:0]ADDRBWRADDR;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[77] ;
  wire ap_clk;
  wire [15:0]output_5_d0;
  wire [15:0]output_5_d1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire output_buf_2d_4_we1;
  wire [1:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_1),
        .DINBDIN(ram_reg_bram_0_2),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_5_d1),
        .DOUTBDOUT(output_5_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_4_ce1),
        .ENBWREN(output_buf_2d_4_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_4_we1,output_buf_2d_4_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_3,ram_reg_bram_0_3}));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_74__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[77] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156
   (D,
    ram_reg_bram_0_0,
    DCT_1D_out_buf_row_0_we1,
    \ap_CS_fsm_reg[19] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEBWE,
    Q,
    ram_reg_bram_0_1,
    ap_enable_reg_pp0_iter0_reg,
    grp_DCT_2D_fu_410_ap_start_reg);
  output [15:0]D;
  output [15:0]ram_reg_bram_0_0;
  output DCT_1D_out_buf_row_0_we1;
  output \ap_CS_fsm_reg[19] ;
  output ap_enable_reg_pp0_iter0;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEBWE;
  input [11:0]Q;
  input ram_reg_bram_0_1;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_DCT_2D_fu_410_ap_start_reg;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire [15:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(grp_DCT_2D_fu_410_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(ram_reg_bram_0_0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({DCT_1D_out_buf_row_0_we1,DCT_1D_out_buf_row_0_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFC0CFC0CFC0CF808)) 
    ram_reg_bram_0_i_17__14
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(DCT_1D_out_buf_row_0_we1));
  LUT6 #(
    .INIT(64'hFC0CFC0CFC0CF808)) 
    ram_reg_bram_0_i_26__14
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h3333333333333337)) 
    ram_reg_bram_0_i_28
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_bram_0_1),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[19] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_29__11
       (.I0(Q[0]),
        .I1(grp_DCT_2D_fu_410_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_bram_0_i_31__11
       (.I0(Q[3]),
        .I1(grp_DCT_2D_fu_410_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hAAA000A0EEE000E0)) 
    ram_reg_bram_0_i_32__11
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_DCT_2D_fu_410_ap_start_reg),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_bram_0_i_33__12
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(grp_DCT_2D_fu_410_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_41__8
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\ap_CS_fsm_reg[24] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157
   (D,
    ram_reg_bram_0_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(ram_reg_bram_0_0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158
   (D,
    ram_reg_bram_0_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(ram_reg_bram_0_0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({DCT_1D_out_buf_row_0_we1,DCT_1D_out_buf_row_0_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159
   (D,
    ram_reg_bram_0_0,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]D;
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(ram_reg_bram_0_0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16
   (output_4_d1,
    output_4_d0,
    ap_clk,
    output_buf_2d_4_ce1,
    output_buf_2d_4_ce0,
    ram_reg_bram_0_0,
    ADDRBWRADDR,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    output_buf_2d_4_we1,
    ram_reg_bram_0_3);
  output [15:0]output_4_d1;
  output [15:0]output_4_d0;
  input ap_clk;
  input output_buf_2d_4_ce1;
  input output_buf_2d_4_ce0;
  input [1:0]ram_reg_bram_0_0;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;
  input output_buf_2d_4_we1;
  input [0:0]ram_reg_bram_0_3;

  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_4_d0;
  wire [15:0]output_4_d1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire output_buf_2d_4_we1;
  wire [1:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_1),
        .DINBDIN(ram_reg_bram_0_2),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_4_d1),
        .DOUTBDOUT(output_4_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_4_ce1),
        .ENBWREN(output_buf_2d_4_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_4_we1,output_buf_2d_4_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_3,ram_reg_bram_0_3}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
        .REGCEB(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({DCT_1D_out_buf_row_0_we1,DCT_1D_out_buf_row_0_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161
   (DOUTADOUT,
    DOUTBDOUT,
    WEA,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEBWE,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_DCT_2D_fu_410_ap_start_reg);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  output [0:0]WEA;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEBWE;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_DCT_2D_fu_410_ap_start_reg;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
        .REGCEB(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFC0CFC0CFC0CF808)) 
    ram_reg_bram_0_i_24__14
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_DCT_2D_fu_410_ap_start_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    DCT_1D_out_buf_row_0_we1,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input DCT_1D_out_buf_row_0_we1;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire DCT_1D_out_buf_row_0_we1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({DCT_1D_out_buf_row_0_we1,DCT_1D_out_buf_row_0_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163
   (DOUTADOUT,
    DOUTBDOUT,
    ap_clk,
    DCT_1D_out_buf_row_0_ce1,
    DCT_1D_out_buf_row_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINBDIN,
    WEA,
    WEBWE);
  output [15:0]DOUTADOUT;
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input DCT_1D_out_buf_row_0_ce1;
  input DCT_1D_out_buf_row_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire DCT_1D_out_buf_row_0_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DCT_1D_out_buf_row_0_ce1),
        .ENBWREN(DCT_1D_out_buf_row_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17
   (output_3_d1,
    output_3_d0,
    \ap_CS_fsm_reg[76] ,
    ap_clk,
    output_buf_2d_2_ce1,
    output_buf_2d_2_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    DINBDIN,
    output_buf_2d_2_we1,
    ram_reg_bram_0_1,
    Q);
  output [15:0]output_3_d1;
  output [15:0]output_3_d0;
  output \ap_CS_fsm_reg[76] ;
  input ap_clk;
  input output_buf_2d_2_ce1;
  input output_buf_2d_2_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]DINBDIN;
  input output_buf_2d_2_we1;
  input [0:0]ram_reg_bram_0_1;
  input [2:0]Q;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]DINBDIN;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[76] ;
  wire ap_clk;
  wire [15:0]output_3_d0;
  wire [15:0]output_3_d1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire output_buf_2d_2_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_3_d1),
        .DOUTBDOUT(output_3_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_2_ce1),
        .ENBWREN(output_buf_2d_2_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_2_we1,output_buf_2d_2_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_1,ram_reg_bram_0_1}));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_74__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[76] ));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18
   (output_2_d1,
    output_2_d0,
    ap_clk,
    output_buf_2d_2_ce1,
    output_buf_2d_2_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_2_we1,
    ram_reg_bram_0_2);
  output [15:0]output_2_d1;
  output [15:0]output_2_d0;
  input ap_clk;
  input output_buf_2d_2_ce1;
  input output_buf_2d_2_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_2_we1;
  input [0:0]ram_reg_bram_0_2;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_2_d0;
  wire [15:0]output_2_d1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire output_buf_2d_2_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN(ram_reg_bram_0_1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_2_d1),
        .DOUTBDOUT(output_2_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_2_ce1),
        .ENBWREN(output_buf_2d_2_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_2_we1,output_buf_2d_2_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_2,ram_reg_bram_0_2}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19
   (output_1_d1,
    output_1_d0,
    ap_clk,
    output_buf_2d_0_ce1,
    output_buf_2d_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_0_we1,
    ram_reg_bram_0_2);
  output [15:0]output_1_d1;
  output [15:0]output_1_d0;
  input ap_clk;
  input output_buf_2d_0_ce1;
  input output_buf_2d_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_0_we1;
  input [0:0]ram_reg_bram_0_2;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_1_d0;
  wire [15:0]output_1_d1;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_ce1;
  wire output_buf_2d_0_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN(ram_reg_bram_0_1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_1_d1),
        .DOUTBDOUT(output_1_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_0_ce1),
        .ENBWREN(output_buf_2d_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_0_we1,output_buf_2d_0_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_2,ram_reg_bram_0_2}));
endmodule

(* ORIG_REF_NAME = "DCT_2D_DCT_1D_outOgC_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20
   (output_0_d1,
    output_0_d0,
    ap_clk,
    output_buf_2d_0_ce1,
    output_buf_2d_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    output_buf_2d_0_we1,
    ram_reg_bram_0_2);
  output [15:0]output_0_d1;
  output [15:0]output_0_d0;
  input ap_clk;
  input output_buf_2d_0_ce1;
  input output_buf_2d_0_ce0;
  input [1:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input output_buf_2d_0_we1;
  input [0:0]ram_reg_bram_0_2;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire ap_clk;
  wire [15:0]output_0_d0;
  wire [15:0]output_0_d1;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_0_ce1;
  wire output_buf_2d_0_we1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN(ram_reg_bram_0_1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(output_0_d1),
        .DOUTBDOUT(output_0_d0),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(output_buf_2d_0_ce1),
        .ENBWREN(output_buf_2d_0_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({output_buf_2d_0_we1,output_buf_2d_0_we1}),
        .WEBWE({1'b0,1'b0,ram_reg_bram_0_2,ram_reg_bram_0_2}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb
   (DCT_1D_out_buf_col_0_d0,
    A,
    D);
  output [15:0]DCT_1D_out_buf_col_0_d0;
  input [17:0]A;
  input [17:0]D;

  wire [17:0]A;
  wire [17:0]D;
  wire [15:0]DCT_1D_out_buf_col_0_d0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0 DCT_ama_addmuladdbkb_DSP48_0_U
       (.A(A),
        .D(D),
        .DCT_1D_out_buf_col_0_d0(DCT_1D_out_buf_col_0_d0));
endmodule

(* ORIG_REF_NAME = "DCT_ama_addmuladdbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84
   (DINBDIN,
    A,
    D,
    WEA);
  output [15:0]DINBDIN;
  input [17:0]A;
  input [17:0]D;
  input [0:0]WEA;

  wire [17:0]A;
  wire [17:0]D;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155 DCT_ama_addmuladdbkb_DSP48_0_U
       (.A(A),
        .D(D),
        .DINBDIN(DINBDIN),
        .WEA(WEA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0
   (DCT_1D_out_buf_col_0_d0,
    A,
    D);
  output [15:0]DCT_1D_out_buf_col_0_d0;
  input [17:0]A;
  input [17:0]D;

  wire [17:0]A;
  wire [17:0]D;
  wire [15:0]DCT_1D_out_buf_col_0_d0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(0),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],DCT_1D_out_buf_col_0_d0,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_ama_addmuladdbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155
   (DINBDIN,
    A,
    D,
    WEA);
  output [15:0]DINBDIN;
  input [17:0]A;
  input [17:0]D;
  input [0:0]WEA;

  wire [17:0]A;
  wire [17:0]D;
  wire [15:0]DINBDIN;
  wire [0:0]WEA;
  wire [15:0]grp_DCT_1D_1_fu_828_output_0_d0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(0),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D[17],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],grp_DCT_1D_1_fu_828_output_0_d0,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[13]),
        .I1(WEA),
        .O(DINBDIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[12]),
        .I1(WEA),
        .O(DINBDIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[11]),
        .I1(WEA),
        .O(DINBDIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[10]),
        .I1(WEA),
        .O(DINBDIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[9]),
        .I1(WEA),
        .O(DINBDIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[8]),
        .I1(WEA),
        .O(DINBDIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[7]),
        .I1(WEA),
        .O(DINBDIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[6]),
        .I1(WEA),
        .O(DINBDIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[5]),
        .I1(WEA),
        .O(DINBDIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[4]),
        .I1(WEA),
        .O(DINBDIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[3]),
        .I1(WEA),
        .O(DINBDIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[2]),
        .I1(WEA),
        .O(DINBDIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_22__12
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[1]),
        .I1(WEA),
        .O(DINBDIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_23__11
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[0]),
        .I1(WEA),
        .O(DINBDIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[15]),
        .I1(WEA),
        .O(DINBDIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__13
       (.I0(grp_DCT_1D_1_fu_828_output_0_d0[14]),
        .I1(WEA),
        .O(DINBDIN[14]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0
   (ram_reg_bram_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_0_q1,
    WEA,
    input_0_q0,
    Q);
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_0_q1;
  input [0:0]WEA;
  input [15:0]input_0_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]input_0_q0;
  wire [15:0]input_0_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]ram_reg_bram_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .input_0_q0(input_0_q0),
        .input_0_q1(input_0_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0_0(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0
   (ram_reg_bram_0,
    S,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_1_q1,
    ram_reg_bram_0_0,
    input_1_q0,
    Q,
    p_i_9);
  output [15:0]ram_reg_bram_0;
  output [0:0]S;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_1_q1;
  input [0:0]ram_reg_bram_0_0;
  input [15:0]input_1_q0;
  input [0:0]Q;
  input [0:0]p_i_9;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [15:0]input_1_q0;
  wire [15:0]input_1_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [0:0]p_i_9;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .input_1_q0(input_1_q0),
        .input_1_q1(input_1_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_9(p_i_9),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1
   (ram_reg_bram_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_2_q1,
    ram_reg_bram_0_0,
    input_2_q0,
    Q);
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_2_q1;
  input [0:0]ram_reg_bram_0_0;
  input [15:0]input_2_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_2_q0;
  wire [15:0]input_2_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_2_q0(input_2_q0),
        .input_2_q1(input_2_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2
   (ram_reg_bram_0,
    ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_3_q1,
    ram_reg_bram_0_1,
    input_3_q0,
    Q,
    p_i_57);
  output [15:0]ram_reg_bram_0;
  output [0:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_3_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_3_q0;
  input [0:0]Q;
  input [0:0]p_i_57;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_3_q0;
  wire [15:0]input_3_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [0:0]p_i_57;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_3_q0(input_3_q0),
        .input_3_q1(input_3_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_57(p_i_57),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3
   (ram_reg_bram_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_4_q1,
    ram_reg_bram_0_0,
    input_4_q0,
    Q);
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_4_q1;
  input [0:0]ram_reg_bram_0_0;
  input [15:0]input_4_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_4_q0;
  wire [15:0]input_4_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_4_q0(input_4_q0),
        .input_4_q1(input_4_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4
   (ram_reg_bram_0,
    ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_5_q1,
    ram_reg_bram_0_1,
    input_5_q0,
    Q,
    p_i_29);
  output [15:0]ram_reg_bram_0;
  output [0:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_5_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_5_q0;
  input [0:0]Q;
  input [0:0]p_i_29;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_5_q0;
  wire [15:0]input_5_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [0:0]p_i_29;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_5_q0(input_5_q0),
        .input_5_q1(input_5_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_29(p_i_29),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5
   (ram_reg_bram_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_6_q1,
    ram_reg_bram_0_0,
    input_6_q0,
    Q);
  output [15:0]ram_reg_bram_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_6_q1;
  input [0:0]ram_reg_bram_0_0;
  input [15:0]input_6_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_6_q0;
  wire [15:0]input_6_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21 DCT_input_buf_2d_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_6_q0(input_6_q0),
        .input_6_q1(input_6_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6
   (A,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[41] ,
    ram_reg_bram_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_7_q1,
    ram_reg_bram_0_0,
    Q,
    input_7_q0,
    p_i_77);
  output [15:0]A;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[41] ;
  output [0:0]ram_reg_bram_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_7_q1;
  input [0:0]ram_reg_bram_0_0;
  input [20:0]Q;
  input [15:0]input_7_q0;
  input [0:0]p_i_77;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [20:0]Q;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[47] ;
  wire ap_clk;
  wire [15:0]input_7_q0;
  wire [15:0]input_7_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [0:0]p_i_77;
  wire [0:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram DCT_input_buf_2d_0_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm_reg[41] ),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .ap_clk(ap_clk),
        .input_7_q0(input_7_q0),
        .input_7_q1(input_7_q1),
        .input_buf_2d_0_we1(input_buf_2d_0_we1),
        .input_buf_2d_2_ce0(input_buf_2d_2_ce0),
        .p_i_77(p_i_77),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram
   (A,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[41] ,
    ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_7_q1,
    ram_reg_bram_0_1,
    Q,
    input_7_q0,
    p_i_77);
  output [15:0]A;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[41] ;
  output [0:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_7_q1;
  input [0:0]ram_reg_bram_0_1;
  input [20:0]Q;
  input [15:0]input_7_q0;
  input [0:0]p_i_77;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [20:0]Q;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[47] ;
  wire ap_clk;
  wire [15:0]input_7_q0;
  wire [15:0]input_7_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_7_d0;
  wire [0:0]p_i_77;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_35__12_n_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_105
       (.I0(A[15]),
        .I1(p_i_77),
        .O(ram_reg_bram_0_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_7_d0),
        .DINBDIN(input_7_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(A),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__30
       (.I0(input_7_q0[6]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__30
       (.I0(input_7_q0[5]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__30
       (.I0(input_7_q0[4]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__30
       (.I0(input_7_q0[3]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__30
       (.I0(input_7_q0[2]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__30
       (.I0(input_7_q0[1]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__30
       (.I0(input_7_q0[0]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__30
       (.I0(input_7_q0[15]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_25__14
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[6]),
        .I3(Q[15]),
        .I4(\ap_CS_fsm_reg[36] ),
        .I5(\ap_CS_fsm_reg[41] ),
        .O(\ap_CS_fsm_reg[47] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_29__14
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__27
       (.I0(input_7_q0[14]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_32__14
       (.I0(Q[9]),
        .I1(Q[18]),
        .I2(Q[12]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_bram_0_i_33__14
       (.I0(Q[14]),
        .I1(Q[11]),
        .I2(Q[17]),
        .I3(Q[7]),
        .I4(ram_reg_bram_0_i_35__12_n_0),
        .O(\ap_CS_fsm_reg[41] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_35__12
       (.I0(Q[5]),
        .I1(Q[16]),
        .I2(Q[10]),
        .I3(Q[13]),
        .O(ram_reg_bram_0_i_35__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__30
       (.I0(input_7_q0[13]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__30
       (.I0(input_7_q0[12]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__29
       (.I0(input_7_q0[11]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__29
       (.I0(input_7_q0[10]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__30
       (.I0(input_7_q0[9]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__30
       (.I0(input_7_q0[8]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__30
       (.I0(input_7_q0[7]),
        .I1(Q[0]),
        .O(input_buf_2d_7_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21
   (ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_6_q1,
    ram_reg_bram_0_1,
    input_6_q0,
    Q);
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_6_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_6_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_6_q0;
  wire [15:0]input_6_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_6_d0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_6_d0),
        .DINBDIN(input_6_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__29
       (.I0(input_6_q0[6]),
        .I1(Q),
        .O(input_buf_2d_6_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__29
       (.I0(input_6_q0[5]),
        .I1(Q),
        .O(input_buf_2d_6_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__29
       (.I0(input_6_q0[4]),
        .I1(Q),
        .O(input_buf_2d_6_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__29
       (.I0(input_6_q0[3]),
        .I1(Q),
        .O(input_buf_2d_6_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__29
       (.I0(input_6_q0[2]),
        .I1(Q),
        .O(input_buf_2d_6_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__29
       (.I0(input_6_q0[1]),
        .I1(Q),
        .O(input_buf_2d_6_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__29
       (.I0(input_6_q0[0]),
        .I1(Q),
        .O(input_buf_2d_6_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__29
       (.I0(input_6_q0[15]),
        .I1(Q),
        .O(input_buf_2d_6_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__26
       (.I0(input_6_q0[14]),
        .I1(Q),
        .O(input_buf_2d_6_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__29
       (.I0(input_6_q0[13]),
        .I1(Q),
        .O(input_buf_2d_6_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__29
       (.I0(input_6_q0[12]),
        .I1(Q),
        .O(input_buf_2d_6_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__28
       (.I0(input_6_q0[11]),
        .I1(Q),
        .O(input_buf_2d_6_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__28
       (.I0(input_6_q0[10]),
        .I1(Q),
        .O(input_buf_2d_6_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__29
       (.I0(input_6_q0[9]),
        .I1(Q),
        .O(input_buf_2d_6_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__29
       (.I0(input_6_q0[8]),
        .I1(Q),
        .O(input_buf_2d_6_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__29
       (.I0(input_6_q0[7]),
        .I1(Q),
        .O(input_buf_2d_6_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_5_q1,
    ram_reg_bram_0_2,
    input_5_q0,
    Q,
    p_i_29);
  output [15:0]ram_reg_bram_0_0;
  output [0:0]ram_reg_bram_0_1;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_5_q1;
  input [0:0]ram_reg_bram_0_2;
  input [15:0]input_5_q0;
  input [0:0]Q;
  input [0:0]p_i_29;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_5_q0;
  wire [15:0]input_5_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_5_d0;
  wire [0:0]p_i_29;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_69
       (.I0(ram_reg_bram_0_0[15]),
        .I1(p_i_29),
        .O(ram_reg_bram_0_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_5_d0),
        .DINBDIN(input_5_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_2,ram_reg_bram_0_2}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__28
       (.I0(input_5_q0[6]),
        .I1(Q),
        .O(input_buf_2d_5_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__28
       (.I0(input_5_q0[5]),
        .I1(Q),
        .O(input_buf_2d_5_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__28
       (.I0(input_5_q0[4]),
        .I1(Q),
        .O(input_buf_2d_5_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__28
       (.I0(input_5_q0[3]),
        .I1(Q),
        .O(input_buf_2d_5_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__28
       (.I0(input_5_q0[2]),
        .I1(Q),
        .O(input_buf_2d_5_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__28
       (.I0(input_5_q0[1]),
        .I1(Q),
        .O(input_buf_2d_5_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__28
       (.I0(input_5_q0[0]),
        .I1(Q),
        .O(input_buf_2d_5_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__28
       (.I0(input_5_q0[15]),
        .I1(Q),
        .O(input_buf_2d_5_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__25
       (.I0(input_5_q0[14]),
        .I1(Q),
        .O(input_buf_2d_5_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__28
       (.I0(input_5_q0[13]),
        .I1(Q),
        .O(input_buf_2d_5_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__28
       (.I0(input_5_q0[12]),
        .I1(Q),
        .O(input_buf_2d_5_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__27
       (.I0(input_5_q0[11]),
        .I1(Q),
        .O(input_buf_2d_5_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__27
       (.I0(input_5_q0[10]),
        .I1(Q),
        .O(input_buf_2d_5_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__28
       (.I0(input_5_q0[9]),
        .I1(Q),
        .O(input_buf_2d_5_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__28
       (.I0(input_5_q0[8]),
        .I1(Q),
        .O(input_buf_2d_5_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__28
       (.I0(input_5_q0[7]),
        .I1(Q),
        .O(input_buf_2d_5_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23
   (ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_4_q1,
    ram_reg_bram_0_1,
    input_4_q0,
    Q);
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_4_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_4_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_4_q0;
  wire [15:0]input_4_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_4_d0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_4_d0),
        .DINBDIN(input_4_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__27
       (.I0(input_4_q0[6]),
        .I1(Q),
        .O(input_buf_2d_4_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__27
       (.I0(input_4_q0[5]),
        .I1(Q),
        .O(input_buf_2d_4_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__27
       (.I0(input_4_q0[4]),
        .I1(Q),
        .O(input_buf_2d_4_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__27
       (.I0(input_4_q0[3]),
        .I1(Q),
        .O(input_buf_2d_4_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__27
       (.I0(input_4_q0[2]),
        .I1(Q),
        .O(input_buf_2d_4_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__27
       (.I0(input_4_q0[1]),
        .I1(Q),
        .O(input_buf_2d_4_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__27
       (.I0(input_4_q0[0]),
        .I1(Q),
        .O(input_buf_2d_4_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__27
       (.I0(input_4_q0[15]),
        .I1(Q),
        .O(input_buf_2d_4_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__24
       (.I0(input_4_q0[14]),
        .I1(Q),
        .O(input_buf_2d_4_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__27
       (.I0(input_4_q0[13]),
        .I1(Q),
        .O(input_buf_2d_4_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__27
       (.I0(input_4_q0[12]),
        .I1(Q),
        .O(input_buf_2d_4_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__26
       (.I0(input_4_q0[11]),
        .I1(Q),
        .O(input_buf_2d_4_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__26
       (.I0(input_4_q0[10]),
        .I1(Q),
        .O(input_buf_2d_4_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__27
       (.I0(input_4_q0[9]),
        .I1(Q),
        .O(input_buf_2d_4_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__27
       (.I0(input_4_q0[8]),
        .I1(Q),
        .O(input_buf_2d_4_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__27
       (.I0(input_4_q0[7]),
        .I1(Q),
        .O(input_buf_2d_4_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_3_q1,
    ram_reg_bram_0_2,
    input_3_q0,
    Q,
    p_i_57);
  output [15:0]ram_reg_bram_0_0;
  output [0:0]ram_reg_bram_0_1;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_3_q1;
  input [0:0]ram_reg_bram_0_2;
  input [15:0]input_3_q0;
  input [0:0]Q;
  input [0:0]p_i_57;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_3_q0;
  wire [15:0]input_3_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_3_d0;
  wire [0:0]p_i_57;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_88
       (.I0(ram_reg_bram_0_0[15]),
        .I1(p_i_57),
        .O(ram_reg_bram_0_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_3_d0),
        .DINBDIN(input_3_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_2,ram_reg_bram_0_2}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__26
       (.I0(input_3_q0[6]),
        .I1(Q),
        .O(input_buf_2d_3_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__26
       (.I0(input_3_q0[5]),
        .I1(Q),
        .O(input_buf_2d_3_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__26
       (.I0(input_3_q0[4]),
        .I1(Q),
        .O(input_buf_2d_3_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__26
       (.I0(input_3_q0[3]),
        .I1(Q),
        .O(input_buf_2d_3_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__26
       (.I0(input_3_q0[2]),
        .I1(Q),
        .O(input_buf_2d_3_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__26
       (.I0(input_3_q0[1]),
        .I1(Q),
        .O(input_buf_2d_3_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__26
       (.I0(input_3_q0[0]),
        .I1(Q),
        .O(input_buf_2d_3_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__26
       (.I0(input_3_q0[15]),
        .I1(Q),
        .O(input_buf_2d_3_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__23
       (.I0(input_3_q0[14]),
        .I1(Q),
        .O(input_buf_2d_3_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__26
       (.I0(input_3_q0[13]),
        .I1(Q),
        .O(input_buf_2d_3_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__26
       (.I0(input_3_q0[12]),
        .I1(Q),
        .O(input_buf_2d_3_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__25
       (.I0(input_3_q0[11]),
        .I1(Q),
        .O(input_buf_2d_3_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__25
       (.I0(input_3_q0[10]),
        .I1(Q),
        .O(input_buf_2d_3_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__26
       (.I0(input_3_q0[9]),
        .I1(Q),
        .O(input_buf_2d_3_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__26
       (.I0(input_3_q0[8]),
        .I1(Q),
        .O(input_buf_2d_3_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__26
       (.I0(input_3_q0[7]),
        .I1(Q),
        .O(input_buf_2d_3_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25
   (ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_2_q1,
    ram_reg_bram_0_1,
    input_2_q0,
    Q);
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_2_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_2_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]input_2_q0;
  wire [15:0]input_2_q1;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]input_buf_2d_2_d0;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_2_d0),
        .DINBDIN(input_2_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__25
       (.I0(input_2_q0[6]),
        .I1(Q),
        .O(input_buf_2d_2_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__25
       (.I0(input_2_q0[5]),
        .I1(Q),
        .O(input_buf_2d_2_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__25
       (.I0(input_2_q0[4]),
        .I1(Q),
        .O(input_buf_2d_2_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__25
       (.I0(input_2_q0[3]),
        .I1(Q),
        .O(input_buf_2d_2_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__25
       (.I0(input_2_q0[2]),
        .I1(Q),
        .O(input_buf_2d_2_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__25
       (.I0(input_2_q0[1]),
        .I1(Q),
        .O(input_buf_2d_2_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__25
       (.I0(input_2_q0[0]),
        .I1(Q),
        .O(input_buf_2d_2_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__25
       (.I0(input_2_q0[15]),
        .I1(Q),
        .O(input_buf_2d_2_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__22
       (.I0(input_2_q0[14]),
        .I1(Q),
        .O(input_buf_2d_2_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__25
       (.I0(input_2_q0[13]),
        .I1(Q),
        .O(input_buf_2d_2_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__25
       (.I0(input_2_q0[12]),
        .I1(Q),
        .O(input_buf_2d_2_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__24
       (.I0(input_2_q0[11]),
        .I1(Q),
        .O(input_buf_2d_2_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__24
       (.I0(input_2_q0[10]),
        .I1(Q),
        .O(input_buf_2d_2_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__25
       (.I0(input_2_q0[9]),
        .I1(Q),
        .O(input_buf_2d_2_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__25
       (.I0(input_2_q0[8]),
        .I1(Q),
        .O(input_buf_2d_2_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__25
       (.I0(input_2_q0[7]),
        .I1(Q),
        .O(input_buf_2d_2_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26
   (ram_reg_bram_0_0,
    S,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_1_q1,
    ram_reg_bram_0_1,
    input_1_q0,
    Q,
    p_i_9);
  output [15:0]ram_reg_bram_0_0;
  output [0:0]S;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_1_q1;
  input [0:0]ram_reg_bram_0_1;
  input [15:0]input_1_q0;
  input [0:0]Q;
  input [0:0]p_i_9;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [15:0]input_1_q0;
  wire [15:0]input_1_q1;
  wire input_buf_2d_0_we1;
  wire [15:0]input_buf_2d_1_d0;
  wire input_buf_2d_2_ce0;
  wire [0:0]p_i_9;
  wire [15:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    p_i_49
       (.I0(ram_reg_bram_0_0[15]),
        .I1(p_i_9),
        .O(S));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_1_d0),
        .DINBDIN(input_1_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__24
       (.I0(input_1_q0[6]),
        .I1(Q),
        .O(input_buf_2d_1_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__24
       (.I0(input_1_q0[5]),
        .I1(Q),
        .O(input_buf_2d_1_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__24
       (.I0(input_1_q0[4]),
        .I1(Q),
        .O(input_buf_2d_1_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__24
       (.I0(input_1_q0[3]),
        .I1(Q),
        .O(input_buf_2d_1_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__24
       (.I0(input_1_q0[2]),
        .I1(Q),
        .O(input_buf_2d_1_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__24
       (.I0(input_1_q0[1]),
        .I1(Q),
        .O(input_buf_2d_1_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__24
       (.I0(input_1_q0[0]),
        .I1(Q),
        .O(input_buf_2d_1_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__24
       (.I0(input_1_q0[15]),
        .I1(Q),
        .O(input_buf_2d_1_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__21
       (.I0(input_1_q0[14]),
        .I1(Q),
        .O(input_buf_2d_1_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__24
       (.I0(input_1_q0[13]),
        .I1(Q),
        .O(input_buf_2d_1_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4__24
       (.I0(input_1_q0[12]),
        .I1(Q),
        .O(input_buf_2d_1_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__23
       (.I0(input_1_q0[11]),
        .I1(Q),
        .O(input_buf_2d_1_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__23
       (.I0(input_1_q0[10]),
        .I1(Q),
        .O(input_buf_2d_1_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_7__24
       (.I0(input_1_q0[9]),
        .I1(Q),
        .O(input_buf_2d_1_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__24
       (.I0(input_1_q0[8]),
        .I1(Q),
        .O(input_buf_2d_1_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__24
       (.I0(input_1_q0[7]),
        .I1(Q),
        .O(input_buf_2d_1_d0[7]));
endmodule

(* ORIG_REF_NAME = "DCT_input_buf_2d_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27
   (ram_reg_bram_0_0,
    ap_clk,
    input_buf_2d_2_ce0,
    input_buf_2d_0_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    input_0_q1,
    WEA,
    input_0_q0,
    Q);
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input input_buf_2d_2_ce0;
  input input_buf_2d_0_we1;
  input [2:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [15:0]input_0_q1;
  input [0:0]WEA;
  input [15:0]input_0_q0;
  input [0:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]input_0_q0;
  wire [15:0]input_0_q1;
  wire [15:0]input_buf_2d_0_d0;
  wire input_buf_2d_0_we1;
  wire input_buf_2d_2_ce0;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(input_buf_2d_0_d0),
        .DINBDIN(input_0_q1),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(ram_reg_bram_0_0),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(input_buf_2d_2_ce0),
        .ENBWREN(input_buf_2d_0_we1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,input_buf_2d_0_we1,input_buf_2d_0_we1}));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_10__23
       (.I0(input_0_q0[13]),
        .I1(Q),
        .O(input_buf_2d_0_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_11__23
       (.I0(input_0_q0[12]),
        .I1(Q),
        .O(input_buf_2d_0_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12__23
       (.I0(input_0_q0[11]),
        .I1(Q),
        .O(input_buf_2d_0_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_13__23
       (.I0(input_0_q0[10]),
        .I1(Q),
        .O(input_buf_2d_0_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__23
       (.I0(input_0_q0[9]),
        .I1(Q),
        .O(input_buf_2d_0_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__23
       (.I0(input_0_q0[8]),
        .I1(Q),
        .O(input_buf_2d_0_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__23
       (.I0(input_0_q0[7]),
        .I1(Q),
        .O(input_buf_2d_0_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17__24
       (.I0(input_0_q0[6]),
        .I1(Q),
        .O(input_buf_2d_0_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18__15
       (.I0(input_0_q0[5]),
        .I1(Q),
        .O(input_buf_2d_0_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19__15
       (.I0(input_0_q0[4]),
        .I1(Q),
        .O(input_buf_2d_0_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20__15
       (.I0(input_0_q0[3]),
        .I1(Q),
        .O(input_buf_2d_0_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21__15
       (.I0(input_0_q0[2]),
        .I1(Q),
        .O(input_buf_2d_0_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_22__15
       (.I0(input_0_q0[1]),
        .I1(Q),
        .O(input_buf_2d_0_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_23__14
       (.I0(input_0_q0[0]),
        .I1(Q),
        .O(input_buf_2d_0_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_8__23
       (.I0(input_0_q0[15]),
        .I1(Q),
        .O(input_buf_2d_0_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_9__23
       (.I0(input_0_q0[14]),
        .I1(Q),
        .O(input_buf_2d_0_d0[14]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54
   (P,
    S,
    input_2_q0,
    input_3_q0,
    ram_reg_0_7_11_11_i_2__5);
  output [27:0]P;
  output [1:0]S;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;
  input [0:0]ram_reg_0_7_11_11_i_2__5;

  wire [27:0]P;
  wire [1:0]S;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire [0:0]ram_reg_0_7_11_11_i_2__5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .S(S),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0),
        .ram_reg_0_7_11_11_i_2__5(ram_reg_0_7_11_11_i_2__5));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1 DCT_mac_muladd_16cud_DSP48_1_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_1_fu_558_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_1_fu_558_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_1_fu_558_p2_carry__2(add_ln52_1_fu_558_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_3_fu_614_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_3_fu_614_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_3_fu_614_p2__84_carry__2(add_ln52_3_fu_614_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_4_fu_642_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_4_fu_642_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_4_fu_642_p2_carry__2(add_ln52_4_fu_642_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_4_fu_642_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_4_fu_642_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_4_fu_642_p2__84_carry__2(add_ln52_4_fu_642_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_5_fu_670_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_5_fu_670_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_5_fu_670_p2_carry__2(add_ln52_5_fu_670_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90
   (P,
    DI,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2_carry__2);
  output [26:0]P;
  output [0:0]DI;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_7_fu_734_p2_carry__2;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [26:0]P;
  wire [1:0]S;
  wire [0:0]add_ln52_7_fu_734_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149 DCT_mac_muladd_16cud_DSP48_1_U
       (.DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_7_fu_734_p2_carry__2(add_ln52_7_fu_734_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_7_fu_734_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_7_fu_734_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148 DCT_mac_muladd_16cud_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_7_fu_734_p2__84_carry__2(add_ln52_7_fu_734_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_7_fu_734_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_7_fu_734_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149
   (P,
    DI,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2_carry__2);
  output [26:0]P;
  output [0:0]DI;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_7_fu_734_p2_carry__2;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [26:0]P;
  wire [1:0]S;
  wire [0:0]add_ln52_7_fu_734_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire p_n_78;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln52_7_fu_734_p2_carry__2_i_1
       (.I0(p_n_78),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln52_7_fu_734_p2_carry__2_i_2
       (.I0(p_n_78),
        .I1(p_n_77),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__2_i_3
       (.I0(p_n_78),
        .I1(add_ln52_7_fu_734_p2_carry__2),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,p_n_78,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_5_fu_670_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_5_fu_670_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_5_fu_670_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_5_fu_670_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_5_fu_670_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_5_fu_670_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_5_fu_670_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_5_fu_670_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_5_fu_670_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_5_fu_670_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_5_fu_670_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_5_fu_670_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_5_fu_670_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_5_fu_670_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_5_fu_670_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_5_fu_670_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_5_fu_670_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_5_fu_670_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_5_fu_670_p2_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_5_fu_670_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_5_fu_670_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_5_fu_670_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_5_fu_670_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_5_fu_670_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_5_fu_670_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_5_fu_670_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_5_fu_670_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_5_fu_670_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_5_fu_670_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_5_fu_670_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_4_fu_642_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_4_fu_642_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_4_fu_642_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_4_fu_642_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_4_fu_642_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_4_fu_642_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_4_fu_642_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_4_fu_642_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_4_fu_642_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_4_fu_642_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_4_fu_642_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_4_fu_642_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_4_fu_642_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_4_fu_642_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_4_fu_642_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_4_fu_642_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_4_fu_642_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_4_fu_642_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_4_fu_642_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_4_fu_642_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_4_fu_642_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_4_fu_642_p2_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_4_fu_642_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_4_fu_642_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_4_fu_642_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_4_fu_642_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_4_fu_642_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_4_fu_642_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_4_fu_642_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_4_fu_642_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_4_fu_642_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_4_fu_642_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_4_fu_642_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_3_fu_614_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_3_fu_614_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_3_fu_614_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_1_fu_558_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_1_fu_558_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_1_fu_558_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_1_fu_558_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_1_fu_558_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_1_fu_558_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_1_fu_558_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_1_fu_558_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_1_fu_558_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_1_fu_558_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_1_fu_558_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_1_fu_558_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_1_fu_558_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_1_fu_558_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_1_fu_558_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_1_fu_558_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_1_fu_558_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_1_fu_558_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_1_fu_558_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_1_fu_558_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_1_fu_558_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_1_fu_558_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_1_fu_558_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_1_fu_558_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_1_fu_558_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_1_fu_558_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_1_fu_558_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_1_fu_558_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_1_fu_558_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78
   (P,
    S,
    input_2_q0,
    input_3_q0,
    ram_reg_0_7_11_11_i_2__5);
  output [27:0]P;
  output [1:0]S;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;
  input [0:0]ram_reg_0_7_11_11_i_2__5;

  wire [27:0]P;
  wire [1:0]S;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire [0:0]ram_reg_0_7_11_11_i_2__5;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_10
       (.I0(P[27]),
        .I1(ram_reg_0_7_11_11_i_2__5),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_11_11_i_9
       (.I0(P[27]),
        .I1(p_n_77),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16cud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi
   (P,
    S,
    input_3_q0,
    input_2_q0,
    ram_reg_0_7_11_11_i_2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]input_3_q0;
  input [15:0]input_2_q0;
  input [0:0]ram_reg_0_7_11_11_i_2;

  wire [27:0]P;
  wire [0:0]S;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire [0:0]ram_reg_0_7_11_11_i_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77 DCT_mac_muladd_16fYi_DSP48_4_U
       (.P(P),
        .S(S),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0),
        .ram_reg_0_7_11_11_i_2(ram_reg_0_7_11_11_i_2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56
   (P,
    input_0_q0,
    input_1_q0);
  output [27:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [27:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4 DCT_mac_muladd_16fYi_DSP48_4_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2_carry__2);
  output [27:0]P;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]add_ln52_1_fu_558_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [1:0]S;
  wire [1:0]add_ln52_1_fu_558_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147 DCT_mac_muladd_16fYi_DSP48_4_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_1_fu_558_p2_carry__2(add_ln52_1_fu_558_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2_carry__2);
  output [27:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_7_fu_734_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [27:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_7_fu_734_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146 DCT_mac_muladd_16fYi_DSP48_4_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_7_fu_734_p2_carry__2(add_ln52_7_fu_734_p2_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4
   (P,
    input_0_q0,
    input_1_q0);
  output [27:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [27:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2_carry__2);
  output [27:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_7_fu_734_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [27:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_7_fu_734_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_7_fu_734_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_7_fu_734_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_7_fu_734_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_7_fu_734_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_7_fu_734_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_7_fu_734_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_7_fu_734_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_7_fu_734_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_7_fu_734_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_7_fu_734_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_7_fu_734_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_7_fu_734_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_7_fu_734_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_7_fu_734_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_7_fu_734_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_7_fu_734_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__2_i_4
       (.I0(P[26]),
        .I1(add_ln52_7_fu_734_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__2_i_5
       (.I0(P[25]),
        .I1(add_ln52_7_fu_734_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry__2_i_6
       (.I0(P[24]),
        .I1(add_ln52_7_fu_734_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_7_fu_734_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_7_fu_734_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_7_fu_734_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_7_fu_734_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_7_fu_734_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_7_fu_734_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_7_fu_734_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_7_fu_734_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2_carry__2);
  output [27:0]P;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]add_ln52_1_fu_558_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [1:0]S;
  wire [1:0]add_ln52_1_fu_558_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__2_i_1
       (.I0(P[27]),
        .I1(add_ln52_1_fu_558_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_1_fu_558_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16fYi_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77
   (P,
    S,
    input_3_q0,
    input_2_q0,
    ram_reg_0_7_11_11_i_2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]input_3_q0;
  input [15:0]input_2_q0;
  input [0:0]ram_reg_0_7_11_11_i_2;

  wire [27:0]P;
  wire [0:0]S;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire [0:0]ram_reg_0_7_11_11_i_2;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_8
       (.I0(P[27]),
        .I1(ram_reg_0_7_11_11_i_2),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j
   (P,
    input_4_q0,
    input_5_q0);
  output [27:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [27:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5 DCT_mac_muladd_16g8j_DSP48_5_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16g8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2__84_carry__2);
  output [27:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_1_fu_558_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [27:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_1_fu_558_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145 DCT_mac_muladd_16g8j_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_1_fu_558_p2__84_carry__2(add_ln52_1_fu_558_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5
   (P,
    input_4_q0,
    input_5_q0);
  output [27:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [27:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16g8j_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2__84_carry__2);
  output [27:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [2:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [26:0]add_ln52_1_fu_558_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [2:0]DSP_OUTPUT_INST_1;
  wire [27:0]P;
  wire [7:0]S;
  wire [26:0]add_ln52_1_fu_558_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_4
       (.I0(P[26]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_5
       (.I0(P[25]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_6
       (.I0(P[24]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs
   (P,
    S,
    input_6_q0,
    DSP_ALU_INST,
    ram_reg_0_7_11_11_i_13);
  output [27:0]P;
  output [1:0]S;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;
  input [0:0]ram_reg_0_7_11_11_i_13;

  wire [27:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [1:0]S;
  wire [15:0]input_6_q0;
  wire [0:0]ram_reg_0_7_11_11_i_13;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76 DCT_mac_muladd_16ibs_DSP48_7_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .S(S),
        .input_6_q0(input_6_q0),
        .ram_reg_0_7_11_11_i_13(ram_reg_0_7_11_11_i_13));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7 DCT_mac_muladd_16ibs_DSP48_7_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .input_6_q0(input_6_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95
   (P,
    DI,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2__84_carry__2);
  output [26:0]P;
  output [0:0]DI;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_1_fu_558_p2__84_carry__2;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [26:0]P;
  wire [1:0]S;
  wire [0:0]add_ln52_1_fu_558_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144 DCT_mac_muladd_16ibs_DSP48_7_U
       (.DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_1_fu_558_p2__84_carry__2(add_ln52_1_fu_558_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_4_fu_642_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_4_fu_642_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143 DCT_mac_muladd_16ibs_DSP48_7_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_4_fu_642_p2__84_carry__2(add_ln52_4_fu_642_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs_DSP48_7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_4_fu_642_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_4_fu_642_p2__84_carry__2;
  wire [28:28]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2__84_carry__2_i_1
       (.I0(p__0),
        .I1(add_ln52_4_fu_642_p2__84_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs_DSP48_7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144
   (P,
    DI,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_1_fu_558_p2__84_carry__2);
  output [26:0]P;
  output [0:0]DI;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_1_fu_558_p2__84_carry__2;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [26:0]P;
  wire [1:0]S;
  wire [0:0]add_ln52_1_fu_558_p2__84_carry__2;
  wire [28:27]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_1
       (.I0(p__0[27]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_2
       (.I0(p__0[27]),
        .I1(p__0[28]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_1_fu_558_p2__84_carry__2_i_3
       (.I0(p__0[27]),
        .I1(add_ln52_1_fu_558_p2__84_carry__2),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ibs_DSP48_7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76
   (P,
    S,
    input_6_q0,
    DSP_ALU_INST,
    ram_reg_0_7_11_11_i_13);
  output [27:0]P;
  output [1:0]S;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;
  input [0:0]ram_reg_0_7_11_11_i_13;

  wire [27:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [1:0]S;
  wire [15:0]input_6_q0;
  wire [28:28]p__0;
  wire [0:0]ram_reg_0_7_11_11_i_13;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_11_11_i_15
       (.I0(P[27]),
        .I1(p__0),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_16
       (.I0(P[27]),
        .I1(ram_reg_0_7_11_11_i_13),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75 DCT_mac_muladd_16jbC_DSP48_8_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74 DCT_mac_muladd_16jbC_DSP48_8_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8 DCT_mac_muladd_16jbC_DSP48_8_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142 DCT_mac_muladd_16jbC_DSP48_8_U
       (.A(A),
        .P(P));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141 DCT_mac_muladd_16jbC_DSP48_8_U
       (.A(A),
        .P(P));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140 DCT_mac_muladd_16jbC_DSP48_8_U
       (.A(A),
        .P(P));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16jbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM
   (P,
    input_1_q0,
    input_0_q0);
  output [28:0]P;
  input [15:0]input_1_q0;
  input [15:0]input_0_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73 DCT_mac_muladd_16kbM_DSP48_9_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_2_fu_586_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_2_fu_586_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139 DCT_mac_muladd_16kbM_DSP48_9_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_2_fu_586_p2_carry__2(add_ln52_2_fu_586_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_6_fu_698_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_6_fu_698_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138 DCT_mac_muladd_16kbM_DSP48_9_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_6_fu_698_p2_carry__2(add_ln52_6_fu_698_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9 DCT_mac_muladd_16kbM_DSP48_9_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9
   (P,
    input_0_q0,
    input_1_q0);
  output [28:0]P;
  input [15:0]input_0_q0;
  input [15:0]input_1_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM_DSP48_9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_6_fu_698_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_6_fu_698_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_6_fu_698_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_6_fu_698_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_6_fu_698_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_6_fu_698_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_6_fu_698_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_6_fu_698_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_6_fu_698_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_6_fu_698_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_6_fu_698_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_6_fu_698_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_6_fu_698_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_6_fu_698_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_6_fu_698_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_6_fu_698_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_6_fu_698_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_6_fu_698_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_6_fu_698_p2_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_6_fu_698_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_6_fu_698_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_6_fu_698_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_6_fu_698_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_6_fu_698_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_6_fu_698_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_6_fu_698_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_6_fu_698_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_6_fu_698_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_6_fu_698_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_6_fu_698_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM_DSP48_9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_2_fu_586_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_2_fu_586_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_2_fu_586_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_2_fu_586_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_2_fu_586_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_2_fu_586_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_2_fu_586_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_2_fu_586_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_2_fu_586_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_2_fu_586_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_2_fu_586_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_2_fu_586_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_2_fu_586_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_2_fu_586_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_2_fu_586_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_2_fu_586_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_2_fu_586_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_2_fu_586_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_2_fu_586_p2_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_2_fu_586_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_2_fu_586_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_2_fu_586_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_2_fu_586_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_2_fu_586_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_2_fu_586_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_2_fu_586_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_2_fu_586_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_2_fu_586_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_2_fu_586_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_2_fu_586_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16kbM_DSP48_9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73
   (P,
    input_1_q0,
    input_0_q0);
  output [28:0]P;
  input [15:0]input_1_q0;
  input [15:0]input_0_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72 DCT_mac_muladd_16lbW_DSP48_10_U
       (.P(P),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_2_fu_586_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_2_fu_586_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137 DCT_mac_muladd_16lbW_DSP48_10_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_2_fu_586_p2_carry__2(add_ln52_2_fu_586_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_2_fu_586_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_2_fu_586_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136 DCT_mac_muladd_16lbW_DSP48_10_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_2_fu_586_p2__84_carry__2(add_ln52_2_fu_586_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_6_fu_698_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_6_fu_698_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135 DCT_mac_muladd_16lbW_DSP48_10_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_6_fu_698_p2_carry__2(add_ln52_6_fu_698_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_6_fu_698_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_6_fu_698_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134 DCT_mac_muladd_16lbW_DSP48_10_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_6_fu_698_p2__84_carry__2(add_ln52_6_fu_698_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61
   (P,
    input_5_q0,
    input_4_q0);
  output [28:0]P;
  input [15:0]input_5_q0;
  input [15:0]input_4_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71 DCT_mac_muladd_16lbW_DSP48_10_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62
   (P,
    input_3_q0,
    input_2_q0);
  output [28:0]P;
  input [15:0]input_3_q0;
  input [15:0]input_2_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70 DCT_mac_muladd_16lbW_DSP48_10_U
       (.P(P),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10 DCT_mac_muladd_16lbW_DSP48_10_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10
   (P,
    input_4_q0,
    input_5_q0);
  output [28:0]P;
  input [15:0]input_4_q0;
  input [15:0]input_5_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_6_fu_698_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_6_fu_698_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_6_fu_698_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_6_fu_698_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_6_fu_698_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2_carry__2_i_1
       (.I0(p_n_77),
        .I1(add_ln52_6_fu_698_p2_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_2_fu_586_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_2_fu_586_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_2_fu_586_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_2_fu_586_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_2_fu_586_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2_carry__2_i_1
       (.I0(p_n_77),
        .I1(add_ln52_2_fu_586_p2_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70
   (P,
    input_3_q0,
    input_2_q0);
  output [28:0]P;
  input [15:0]input_3_q0;
  input [15:0]input_2_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71
   (P,
    input_5_q0,
    input_4_q0);
  output [28:0]P;
  input [15:0]input_5_q0;
  input [15:0]input_4_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16lbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12 DCT_mac_muladd_16ncg_DSP48_12_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .input_6_q0(input_6_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ncg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_2_fu_586_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_2_fu_586_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133 DCT_mac_muladd_16ncg_DSP48_12_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_2_fu_586_p2__84_carry__2(add_ln52_2_fu_586_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ncg_DSP48_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_2_fu_586_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_2_fu_586_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_2_fu_586_p2__84_carry__2;
  wire [28:28]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_2_fu_586_p2__84_carry__2_i_1
       (.I0(p__0),
        .I1(add_ln52_2_fu_586_p2__84_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69 DCT_mac_muladd_16ocq_DSP48_13_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132 DCT_mac_muladd_16ocq_DSP48_13_U
       (.A(A),
        .P(P));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131 DCT_mac_muladd_16ocq_DSP48_13_U
       (.A(A),
        .P(P));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13 DCT_mac_muladd_16ocq_DSP48_13_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq_DSP48_13" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq_DSP48_13" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132
   (P,
    A);
  output [27:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [27:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16ocq_DSP48_13" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69
   (P,
    input_7_q0);
  output [27:0]P;
  input [15:0]input_7_q0;

  wire [27:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA
   (P,
    input_1_q0,
    input_0_q0);
  output [28:0]P;
  input [15:0]input_1_q0;
  input [15:0]input_0_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68 DCT_mac_muladd_16pcA_DSP48_14_U
       (.P(P),
        .input_0_q0(input_0_q0),
        .input_1_q0(input_1_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_3_fu_614_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_3_fu_614_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130 DCT_mac_muladd_16pcA_DSP48_14_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_3_fu_614_p2_carry__2(add_ln52_3_fu_614_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_5_fu_670_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_5_fu_670_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129 DCT_mac_muladd_16pcA_DSP48_14_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .P(P),
        .S(S),
        .add_ln52_5_fu_670_p2__84_carry__2(add_ln52_5_fu_670_p2__84_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65
   (P,
    input_5_q0,
    input_4_q0);
  output [28:0]P;
  input [15:0]input_5_q0;
  input [15:0]input_4_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14 DCT_mac_muladd_16pcA_DSP48_14_U
       (.P(P),
        .input_4_q0(input_4_q0),
        .input_5_q0(input_5_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14
   (P,
    input_5_q0,
    input_4_q0);
  output [28:0]P;
  input [15:0]input_5_q0;
  input [15:0]input_4_q0;

  wire [28:0]P;
  wire [15:0]input_4_q0;
  wire [15:0]input_5_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0[15],input_5_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0[15],input_4_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA_DSP48_14" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2__84_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_5_fu_670_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_5_fu_670_p2__84_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_5_fu_670_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA_DSP48_14" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130
   (P,
    S,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    DSP_OUTPUT_INST_1,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2_carry__2);
  output [28:0]P;
  output [7:0]S;
  output [7:0]DSP_OUTPUT_INST;
  output [7:0]DSP_OUTPUT_INST_0;
  output [3:0]DSP_OUTPUT_INST_1;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [27:0]add_ln52_3_fu_614_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]DSP_OUTPUT_INST;
  wire [7:0]DSP_OUTPUT_INST_0;
  wire [3:0]DSP_OUTPUT_INST_1;
  wire [28:0]P;
  wire [7:0]S;
  wire [27:0]add_ln52_3_fu_614_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(add_ln52_3_fu_614_p2_carry__2[15]),
        .O(DSP_OUTPUT_INST[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(add_ln52_3_fu_614_p2_carry__2[14]),
        .O(DSP_OUTPUT_INST[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(add_ln52_3_fu_614_p2_carry__2[13]),
        .O(DSP_OUTPUT_INST[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(add_ln52_3_fu_614_p2_carry__2[12]),
        .O(DSP_OUTPUT_INST[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(add_ln52_3_fu_614_p2_carry__2[11]),
        .O(DSP_OUTPUT_INST[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(add_ln52_3_fu_614_p2_carry__2[10]),
        .O(DSP_OUTPUT_INST[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(add_ln52_3_fu_614_p2_carry__2[9]),
        .O(DSP_OUTPUT_INST[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(add_ln52_3_fu_614_p2_carry__2[8]),
        .O(DSP_OUTPUT_INST[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(add_ln52_3_fu_614_p2_carry__2[23]),
        .O(DSP_OUTPUT_INST_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(add_ln52_3_fu_614_p2_carry__2[22]),
        .O(DSP_OUTPUT_INST_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(add_ln52_3_fu_614_p2_carry__2[21]),
        .O(DSP_OUTPUT_INST_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(add_ln52_3_fu_614_p2_carry__2[20]),
        .O(DSP_OUTPUT_INST_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(add_ln52_3_fu_614_p2_carry__2[19]),
        .O(DSP_OUTPUT_INST_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(add_ln52_3_fu_614_p2_carry__2[18]),
        .O(DSP_OUTPUT_INST_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(add_ln52_3_fu_614_p2_carry__2[17]),
        .O(DSP_OUTPUT_INST_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(add_ln52_3_fu_614_p2_carry__2[16]),
        .O(DSP_OUTPUT_INST_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_3_fu_614_p2_carry__2[27]),
        .O(DSP_OUTPUT_INST_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__2_i_3
       (.I0(P[26]),
        .I1(add_ln52_3_fu_614_p2_carry__2[26]),
        .O(DSP_OUTPUT_INST_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__2_i_4
       (.I0(P[25]),
        .I1(add_ln52_3_fu_614_p2_carry__2[25]),
        .O(DSP_OUTPUT_INST_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__2_i_5
       (.I0(P[24]),
        .I1(add_ln52_3_fu_614_p2_carry__2[24]),
        .O(DSP_OUTPUT_INST_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_1
       (.I0(P[7]),
        .I1(add_ln52_3_fu_614_p2_carry__2[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_2
       (.I0(P[6]),
        .I1(add_ln52_3_fu_614_p2_carry__2[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_3
       (.I0(P[5]),
        .I1(add_ln52_3_fu_614_p2_carry__2[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_4
       (.I0(P[4]),
        .I1(add_ln52_3_fu_614_p2_carry__2[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_5
       (.I0(P[3]),
        .I1(add_ln52_3_fu_614_p2_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_6
       (.I0(P[2]),
        .I1(add_ln52_3_fu_614_p2_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_7
       (.I0(P[1]),
        .I1(add_ln52_3_fu_614_p2_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry_i_8
       (.I0(P[0]),
        .I1(add_ln52_3_fu_614_p2_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16pcA_DSP48_14" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68
   (P,
    input_1_q0,
    input_0_q0);
  output [28:0]P;
  input [15:0]input_1_q0;
  input [15:0]input_0_q0;

  wire [28:0]P;
  wire [15:0]input_0_q0;
  wire [15:0]input_1_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0[15],input_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:27],m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0[15],input_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67 DCT_mac_muladd_16qcK_DSP48_15_U
       (.P(P),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_3_fu_614_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_3_fu_614_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128 DCT_mac_muladd_16qcK_DSP48_15_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_3_fu_614_p2_carry__2(add_ln52_3_fu_614_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_4_fu_642_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_4_fu_642_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127 DCT_mac_muladd_16qcK_DSP48_15_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_4_fu_642_p2_carry__2(add_ln52_4_fu_642_p2_carry__2));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15 DCT_mac_muladd_16qcK_DSP48_15_U
       (.P(P),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK_DSP48_15" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_4_fu_642_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_4_fu_642_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_4_fu_642_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_4_fu_642_p2_carry__2_i_1
       (.I0(p_n_77),
        .I1(add_ln52_4_fu_642_p2_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK_DSP48_15" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_3_fu_614_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_3_fu_614_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2_carry__2_i_1
       (.I0(p_n_77),
        .I1(add_ln52_3_fu_614_p2_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16qcK_DSP48_15" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_77;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:29],m_n_77,m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16 DCT_mac_muladd_16rcU_DSP48_16_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .input_6_q0(input_6_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16rcU" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_3_fu_614_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_3_fu_614_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126 DCT_mac_muladd_16rcU_DSP48_16_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_3_fu_614_p2__84_carry__2(add_ln52_3_fu_614_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16rcU_DSP48_16" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_3_fu_614_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_3_fu_614_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_3_fu_614_p2__84_carry__2;
  wire [28:28]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_3_fu_614_p2__84_carry__2_i_1
       (.I0(p__0),
        .I1(add_ln52_3_fu_614_p2__84_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17 DCT_mac_muladd_16sc4_DSP48_17_U
       (.P(P),
        .input_2_q0(input_2_q0),
        .input_3_q0(input_3_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16sc4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_5_fu_670_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_5_fu_670_p2_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125 DCT_mac_muladd_16sc4_DSP48_17_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_5_fu_670_p2_carry__2(add_ln52_5_fu_670_p2_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17
   (P,
    input_2_q0,
    input_3_q0);
  output [28:0]P;
  input [15:0]input_2_q0;
  input [15:0]input_3_q0;

  wire [28:0]P;
  wire [15:0]input_2_q0;
  wire [15:0]input_3_q0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0[15],input_2_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0[15],input_3_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16sc4_DSP48_17" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_5_fu_670_p2_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_5_fu_670_p2_carry__2;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_106;
  wire m_n_107;
  wire m_n_108;
  wire m_n_109;
  wire m_n_110;
  wire m_n_111;
  wire m_n_112;
  wire m_n_113;
  wire m_n_114;
  wire m_n_115;
  wire m_n_116;
  wire m_n_117;
  wire m_n_118;
  wire m_n_119;
  wire m_n_120;
  wire m_n_121;
  wire m_n_122;
  wire m_n_123;
  wire m_n_124;
  wire m_n_125;
  wire m_n_126;
  wire m_n_127;
  wire m_n_128;
  wire m_n_129;
  wire m_n_130;
  wire m_n_131;
  wire m_n_132;
  wire m_n_133;
  wire m_n_134;
  wire m_n_135;
  wire m_n_136;
  wire m_n_137;
  wire m_n_138;
  wire m_n_139;
  wire m_n_140;
  wire m_n_141;
  wire m_n_142;
  wire m_n_143;
  wire m_n_144;
  wire m_n_145;
  wire m_n_146;
  wire m_n_147;
  wire m_n_148;
  wire m_n_149;
  wire m_n_150;
  wire m_n_151;
  wire m_n_152;
  wire m_n_153;
  wire m_n_78;
  wire m_n_79;
  wire m_n_80;
  wire m_n_81;
  wire m_n_82;
  wire m_n_83;
  wire m_n_84;
  wire m_n_85;
  wire m_n_86;
  wire m_n_87;
  wire m_n_88;
  wire m_n_89;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_77;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_m_P_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2_carry__2_i_1
       (.I0(p_n_77),
        .I1(add_ln52_5_fu_670_p2_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:28],m_n_78,m_n_79,m_n_80,m_n_81,m_n_82,m_n_83,m_n_84,m_n_85,m_n_86,m_n_87,m_n_88,m_n_89,m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_n_77,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_n_106,m_n_107,m_n_108,m_n_109,m_n_110,m_n_111,m_n_112,m_n_113,m_n_114,m_n_115,m_n_116,m_n_117,m_n_118,m_n_119,m_n_120,m_n_121,m_n_122,m_n_123,m_n_124,m_n_125,m_n_126,m_n_127,m_n_128,m_n_129,m_n_130,m_n_131,m_n_132,m_n_133,m_n_134,m_n_135,m_n_136,m_n_137,m_n_138,m_n_139,m_n_140,m_n_141,m_n_142,m_n_143,m_n_144,m_n_145,m_n_146,m_n_147,m_n_148,m_n_149,m_n_150,m_n_151,m_n_152,m_n_153}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18 DCT_mac_muladd_16tde_DSP48_18_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .input_6_q0(input_6_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16tde" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_5_fu_670_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_5_fu_670_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124 DCT_mac_muladd_16tde_DSP48_18_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_5_fu_670_p2__84_carry__2(add_ln52_5_fu_670_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [27:0]DSP_ALU_INST;

  wire [27:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16tde_DSP48_18" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_5_fu_670_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [27:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_5_fu_670_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [27:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_5_fu_670_p2__84_carry__2;
  wire [28:28]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_5_fu_670_p2__84_carry__2_i_1
       (.I0(p__0),
        .I1(add_ln52_5_fu_670_p2__84_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0[27],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [26:0]DSP_ALU_INST;

  wire [26:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19 DCT_mac_muladd_16udo_DSP48_19_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .input_6_q0(input_6_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16udo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [26:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_6_fu_698_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [26:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_6_fu_698_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123 DCT_mac_muladd_16udo_DSP48_19_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_6_fu_698_p2__84_carry__2(add_ln52_6_fu_698_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19
   (P,
    input_6_q0,
    DSP_ALU_INST);
  output [28:0]P;
  input [15:0]input_6_q0;
  input [26:0]DSP_ALU_INST;

  wire [26:0]DSP_ALU_INST;
  wire [28:0]P;
  wire [15:0]input_6_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16udo_DSP48_19" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_6_fu_698_p2__84_carry__2);
  output [27:0]P;
  output [0:0]S;
  input [15:0]DSP_ALU_INST;
  input [26:0]DSP_ALU_INST_0;
  input [0:0]add_ln52_6_fu_698_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [26:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [0:0]S;
  wire [0:0]add_ln52_6_fu_698_p2__84_carry__2;
  wire [28:28]p__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_6_fu_698_p2__84_carry__2_i_1
       (.I0(p__0),
        .I1(add_ln52_6_fu_698_p2__84_carry__2),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0[26],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p__0,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy
   (P,
    input_7_q0);
  output [26:0]P;
  input [15:0]input_7_q0;

  wire [26:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20 DCT_mac_muladd_16vdy_DSP48_20_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16vdy" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117
   (P,
    A);
  output [26:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [26:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122 DCT_mac_muladd_16vdy_DSP48_20_U
       (.A(A),
        .P(P));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20
   (P,
    input_7_q0);
  output [26:0]P;
  input [15:0]input_7_q0;

  wire [26:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16vdy_DSP48_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122
   (P,
    A);
  output [26:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [26:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI
   (P,
    S,
    input_6_q0,
    DSP_ALU_INST,
    ram_reg_0_7_11_11_i_14__5);
  output [27:0]P;
  output [0:0]S;
  input [15:0]input_6_q0;
  input [25:0]DSP_ALU_INST;
  input [0:0]ram_reg_0_7_11_11_i_14__5;

  wire [25:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [0:0]S;
  wire [15:0]input_6_q0;
  wire [0:0]ram_reg_0_7_11_11_i_14__5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21 DCT_mac_muladd_16wdI_DSP48_21_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .S(S),
        .input_6_q0(input_6_q0),
        .ram_reg_0_7_11_11_i_14__5(ram_reg_0_7_11_11_i_14__5));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16wdI" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2__84_carry__2);
  output [27:0]P;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [25:0]DSP_ALU_INST_0;
  input [1:0]add_ln52_7_fu_734_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [25:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [1:0]S;
  wire [1:0]add_ln52_7_fu_734_p2__84_carry__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121 DCT_mac_muladd_16wdI_DSP48_21_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .S(S),
        .add_ln52_7_fu_734_p2__84_carry__2(add_ln52_7_fu_734_p2__84_carry__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21
   (P,
    S,
    input_6_q0,
    DSP_ALU_INST,
    ram_reg_0_7_11_11_i_14__5);
  output [27:0]P;
  output [0:0]S;
  input [15:0]input_6_q0;
  input [25:0]DSP_ALU_INST;
  input [0:0]ram_reg_0_7_11_11_i_14__5;

  wire [25:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [0:0]S;
  wire [15:0]input_6_q0;
  wire [0:0]ram_reg_0_7_11_11_i_14__5;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0[15],input_6_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST[25],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_7_11_11_i_15__0
       (.I0(P[27]),
        .I1(ram_reg_0_7_11_11_i_14__5),
        .O(S));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16wdI_DSP48_21" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121
   (P,
    S,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln52_7_fu_734_p2__84_carry__2);
  output [27:0]P;
  output [1:0]S;
  input [15:0]DSP_ALU_INST;
  input [25:0]DSP_ALU_INST_0;
  input [1:0]add_ln52_7_fu_734_p2__84_carry__2;

  wire [15:0]DSP_ALU_INST;
  wire [25:0]DSP_ALU_INST_0;
  wire [27:0]P;
  wire [1:0]S;
  wire [1:0]add_ln52_7_fu_734_p2__84_carry__2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__2_i_1
       (.I0(P[27]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln52_7_fu_734_p2__84_carry__2_i_2
       (.I0(P[27]),
        .I1(add_ln52_7_fu_734_p2__84_carry__2[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0[25],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS
   (P,
    input_7_q0);
  output [25:0]P;
  input [15:0]input_7_q0;

  wire [25:0]P;
  wire [15:0]input_7_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22 DCT_mac_muladd_16xdS_DSP48_22_U
       (.P(P),
        .input_7_q0(input_7_q0));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16xdS" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119
   (P,
    A);
  output [25:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [25:0]P;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120 DCT_mac_muladd_16xdS_DSP48_22_U
       (.A(A),
        .P(P));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22
   (P,
    input_7_q0);
  output [25:0]P;
  input [15:0]input_7_q0;

  wire [25:0]P;
  wire [15:0]input_7_q0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0[15],input_7_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "DCT_mac_muladd_16xdS_DSP48_22" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120
   (P,
    A);
  output [25:0]P;
  input [15:0]A;

  wire [15:0]A;
  wire [25:0]P;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,DCT,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "DCT,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (input_0_ce0,
    input_0_ce1,
    input_1_ce0,
    input_1_ce1,
    input_2_ce0,
    input_2_ce1,
    input_3_ce0,
    input_3_ce1,
    input_4_ce0,
    input_4_ce1,
    input_5_ce0,
    input_5_ce1,
    input_6_ce0,
    input_6_ce1,
    input_7_ce0,
    input_7_ce1,
    output_0_ce0,
    output_0_we0,
    output_0_ce1,
    output_0_we1,
    output_1_ce0,
    output_1_we0,
    output_1_ce1,
    output_1_we1,
    output_2_ce0,
    output_2_we0,
    output_2_ce1,
    output_2_we1,
    output_3_ce0,
    output_3_we0,
    output_3_ce1,
    output_3_we1,
    output_4_ce0,
    output_4_we0,
    output_4_ce1,
    output_4_we1,
    output_5_ce0,
    output_5_we0,
    output_5_ce1,
    output_5_we1,
    output_6_ce0,
    output_6_we0,
    output_6_ce1,
    output_6_we1,
    output_7_ce0,
    output_7_we0,
    output_7_ce1,
    output_7_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_0_address0,
    input_0_q0,
    input_0_address1,
    input_0_q1,
    input_1_address0,
    input_1_q0,
    input_1_address1,
    input_1_q1,
    input_2_address0,
    input_2_q0,
    input_2_address1,
    input_2_q1,
    input_3_address0,
    input_3_q0,
    input_3_address1,
    input_3_q1,
    input_4_address0,
    input_4_q0,
    input_4_address1,
    input_4_q1,
    input_5_address0,
    input_5_q0,
    input_5_address1,
    input_5_q1,
    input_6_address0,
    input_6_q0,
    input_6_address1,
    input_6_q1,
    input_7_address0,
    input_7_q0,
    input_7_address1,
    input_7_q1,
    output_0_address0,
    output_0_d0,
    output_0_address1,
    output_0_d1,
    output_1_address0,
    output_1_d0,
    output_1_address1,
    output_1_d1,
    output_2_address0,
    output_2_d0,
    output_2_address1,
    output_2_d1,
    output_3_address0,
    output_3_d0,
    output_3_address1,
    output_3_d1,
    output_4_address0,
    output_4_d0,
    output_4_address1,
    output_4_d1,
    output_5_address0,
    output_5_d0,
    output_5_address1,
    output_5_d1,
    output_6_address0,
    output_6_d0,
    output_6_address1,
    output_6_d1,
    output_7_address0,
    output_7_d0,
    output_7_address1,
    output_7_d1);
  output input_0_ce0;
  output input_0_ce1;
  output input_1_ce0;
  output input_1_ce1;
  output input_2_ce0;
  output input_2_ce1;
  output input_3_ce0;
  output input_3_ce1;
  output input_4_ce0;
  output input_4_ce1;
  output input_5_ce0;
  output input_5_ce1;
  output input_6_ce0;
  output input_6_ce1;
  output input_7_ce0;
  output input_7_ce1;
  output output_0_ce0;
  output output_0_we0;
  output output_0_ce1;
  output output_0_we1;
  output output_1_ce0;
  output output_1_we0;
  output output_1_ce1;
  output output_1_we1;
  output output_2_ce0;
  output output_2_we0;
  output output_2_ce1;
  output output_2_we1;
  output output_3_ce0;
  output output_3_we0;
  output output_3_ce1;
  output output_3_we1;
  output output_4_ce0;
  output output_4_we0;
  output output_4_ce1;
  output output_4_we1;
  output output_5_ce0;
  output output_5_we0;
  output output_5_ce1;
  output output_5_we1;
  output output_6_ce0;
  output output_6_we0;
  output output_6_ce1;
  output output_6_we1;
  output output_7_ce0;
  output output_7_we0;
  output output_7_ce1;
  output output_7_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_0_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_0_address0, LAYERED_METADATA undef" *) output [2:0]input_0_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_0_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_0_q0, LAYERED_METADATA undef" *) input [15:0]input_0_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_0_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_0_address1, LAYERED_METADATA undef" *) output [2:0]input_0_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_0_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_0_q1, LAYERED_METADATA undef" *) input [15:0]input_0_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_1_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_1_address0, LAYERED_METADATA undef" *) output [2:0]input_1_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_1_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_1_q0, LAYERED_METADATA undef" *) input [15:0]input_1_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_1_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_1_address1, LAYERED_METADATA undef" *) output [2:0]input_1_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_1_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_1_q1, LAYERED_METADATA undef" *) input [15:0]input_1_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_2_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_2_address0, LAYERED_METADATA undef" *) output [2:0]input_2_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_2_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_2_q0, LAYERED_METADATA undef" *) input [15:0]input_2_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_2_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_2_address1, LAYERED_METADATA undef" *) output [2:0]input_2_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_2_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_2_q1, LAYERED_METADATA undef" *) input [15:0]input_2_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_3_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_3_address0, LAYERED_METADATA undef" *) output [2:0]input_3_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_3_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_3_q0, LAYERED_METADATA undef" *) input [15:0]input_3_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_3_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_3_address1, LAYERED_METADATA undef" *) output [2:0]input_3_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_3_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_3_q1, LAYERED_METADATA undef" *) input [15:0]input_3_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_4_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_4_address0, LAYERED_METADATA undef" *) output [2:0]input_4_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_4_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_4_q0, LAYERED_METADATA undef" *) input [15:0]input_4_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_4_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_4_address1, LAYERED_METADATA undef" *) output [2:0]input_4_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_4_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_4_q1, LAYERED_METADATA undef" *) input [15:0]input_4_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_5_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_5_address0, LAYERED_METADATA undef" *) output [2:0]input_5_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_5_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_5_q0, LAYERED_METADATA undef" *) input [15:0]input_5_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_5_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_5_address1, LAYERED_METADATA undef" *) output [2:0]input_5_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_5_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_5_q1, LAYERED_METADATA undef" *) input [15:0]input_5_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_6_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_6_address0, LAYERED_METADATA undef" *) output [2:0]input_6_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_6_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_6_q0, LAYERED_METADATA undef" *) input [15:0]input_6_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_6_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_6_address1, LAYERED_METADATA undef" *) output [2:0]input_6_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_6_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_6_q1, LAYERED_METADATA undef" *) input [15:0]input_6_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_7_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_7_address0, LAYERED_METADATA undef" *) output [2:0]input_7_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_7_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_7_q0, LAYERED_METADATA undef" *) input [15:0]input_7_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_7_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_7_address1, LAYERED_METADATA undef" *) output [2:0]input_7_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_7_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_7_q1, LAYERED_METADATA undef" *) input [15:0]input_7_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_0_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_0_address0, LAYERED_METADATA undef" *) output [2:0]output_0_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_0_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_0_d0, LAYERED_METADATA undef" *) output [15:0]output_0_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_0_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_0_address1, LAYERED_METADATA undef" *) output [2:0]output_0_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_0_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_0_d1, LAYERED_METADATA undef" *) output [15:0]output_0_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_1_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_1_address0, LAYERED_METADATA undef" *) output [2:0]output_1_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_1_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_1_d0, LAYERED_METADATA undef" *) output [15:0]output_1_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_1_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_1_address1, LAYERED_METADATA undef" *) output [2:0]output_1_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_1_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_1_d1, LAYERED_METADATA undef" *) output [15:0]output_1_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_2_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_2_address0, LAYERED_METADATA undef" *) output [2:0]output_2_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_2_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_2_d0, LAYERED_METADATA undef" *) output [15:0]output_2_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_2_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_2_address1, LAYERED_METADATA undef" *) output [2:0]output_2_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_2_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_2_d1, LAYERED_METADATA undef" *) output [15:0]output_2_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_3_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_3_address0, LAYERED_METADATA undef" *) output [2:0]output_3_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_3_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_3_d0, LAYERED_METADATA undef" *) output [15:0]output_3_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_3_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_3_address1, LAYERED_METADATA undef" *) output [2:0]output_3_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_3_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_3_d1, LAYERED_METADATA undef" *) output [15:0]output_3_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_4_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_4_address0, LAYERED_METADATA undef" *) output [2:0]output_4_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_4_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_4_d0, LAYERED_METADATA undef" *) output [15:0]output_4_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_4_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_4_address1, LAYERED_METADATA undef" *) output [2:0]output_4_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_4_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_4_d1, LAYERED_METADATA undef" *) output [15:0]output_4_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_5_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_5_address0, LAYERED_METADATA undef" *) output [2:0]output_5_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_5_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_5_d0, LAYERED_METADATA undef" *) output [15:0]output_5_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_5_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_5_address1, LAYERED_METADATA undef" *) output [2:0]output_5_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_5_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_5_d1, LAYERED_METADATA undef" *) output [15:0]output_5_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_6_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_6_address0, LAYERED_METADATA undef" *) output [2:0]output_6_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_6_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_6_d0, LAYERED_METADATA undef" *) output [15:0]output_6_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_6_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_6_address1, LAYERED_METADATA undef" *) output [2:0]output_6_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_6_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_6_d1, LAYERED_METADATA undef" *) output [15:0]output_6_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_7_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_7_address0, LAYERED_METADATA undef" *) output [2:0]output_7_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_7_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_7_d0, LAYERED_METADATA undef" *) output [15:0]output_7_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_7_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_7_address1, LAYERED_METADATA undef" *) output [2:0]output_7_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 output_7_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_7_d1, LAYERED_METADATA undef" *) output [15:0]output_7_d1;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [2:0]input_0_address0;
  wire [2:0]input_0_address1;
  wire input_0_ce0;
  wire input_0_ce1;
  wire [15:0]input_0_q0;
  wire [15:0]input_0_q1;
  wire [2:0]input_1_address0;
  wire [2:0]input_1_address1;
  wire input_1_ce0;
  wire input_1_ce1;
  wire [15:0]input_1_q0;
  wire [15:0]input_1_q1;
  wire [2:0]input_2_address0;
  wire [2:0]input_2_address1;
  wire input_2_ce0;
  wire input_2_ce1;
  wire [15:0]input_2_q0;
  wire [15:0]input_2_q1;
  wire [2:0]input_3_address0;
  wire [2:0]input_3_address1;
  wire input_3_ce0;
  wire input_3_ce1;
  wire [15:0]input_3_q0;
  wire [15:0]input_3_q1;
  wire [2:0]input_4_address0;
  wire [2:0]input_4_address1;
  wire input_4_ce0;
  wire input_4_ce1;
  wire [15:0]input_4_q0;
  wire [15:0]input_4_q1;
  wire [2:0]input_5_address0;
  wire [2:0]input_5_address1;
  wire input_5_ce0;
  wire input_5_ce1;
  wire [15:0]input_5_q0;
  wire [15:0]input_5_q1;
  wire [2:0]input_6_address0;
  wire [2:0]input_6_address1;
  wire input_6_ce0;
  wire input_6_ce1;
  wire [15:0]input_6_q0;
  wire [15:0]input_6_q1;
  wire [2:0]input_7_address0;
  wire [2:0]input_7_address1;
  wire input_7_ce0;
  wire input_7_ce1;
  wire [15:0]input_7_q0;
  wire [15:0]input_7_q1;
  wire [2:0]output_0_address0;
  wire [2:0]output_0_address1;
  wire output_0_ce0;
  wire output_0_ce1;
  wire [15:0]output_0_d0;
  wire [15:0]output_0_d1;
  wire output_0_we0;
  wire output_0_we1;
  wire [2:0]output_1_address0;
  wire [2:0]output_1_address1;
  wire output_1_ce0;
  wire output_1_ce1;
  wire [15:0]output_1_d0;
  wire [15:0]output_1_d1;
  wire output_1_we0;
  wire output_1_we1;
  wire [2:0]output_2_address0;
  wire [2:0]output_2_address1;
  wire output_2_ce0;
  wire output_2_ce1;
  wire [15:0]output_2_d0;
  wire [15:0]output_2_d1;
  wire output_2_we0;
  wire output_2_we1;
  wire [2:0]output_3_address0;
  wire [2:0]output_3_address1;
  wire output_3_ce0;
  wire output_3_ce1;
  wire [15:0]output_3_d0;
  wire [15:0]output_3_d1;
  wire output_3_we0;
  wire output_3_we1;
  wire [2:0]output_4_address0;
  wire [2:0]output_4_address1;
  wire output_4_ce0;
  wire output_4_ce1;
  wire [15:0]output_4_d0;
  wire [15:0]output_4_d1;
  wire output_4_we0;
  wire output_4_we1;
  wire [2:0]output_5_address0;
  wire [2:0]output_5_address1;
  wire output_5_ce0;
  wire output_5_ce1;
  wire [15:0]output_5_d0;
  wire [15:0]output_5_d1;
  wire output_5_we0;
  wire output_5_we1;
  wire [2:0]output_6_address0;
  wire [2:0]output_6_address1;
  wire output_6_ce0;
  wire output_6_ce1;
  wire [15:0]output_6_d0;
  wire [15:0]output_6_d1;
  wire output_6_we0;
  wire output_6_we1;
  wire [2:0]output_7_address0;
  wire [2:0]output_7_address1;
  wire output_7_ce0;
  wire output_7_ce1;
  wire [15:0]output_7_d0;
  wire [15:0]output_7_d1;
  wire output_7_we0;
  wire output_7_we1;

  (* ap_ST_fsm_state1 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .input_0_address0(input_0_address0),
        .input_0_address1(input_0_address1),
        .input_0_ce0(input_0_ce0),
        .input_0_ce1(input_0_ce1),
        .input_0_q0(input_0_q0),
        .input_0_q1(input_0_q1),
        .input_1_address0(input_1_address0),
        .input_1_address1(input_1_address1),
        .input_1_ce0(input_1_ce0),
        .input_1_ce1(input_1_ce1),
        .input_1_q0(input_1_q0),
        .input_1_q1(input_1_q1),
        .input_2_address0(input_2_address0),
        .input_2_address1(input_2_address1),
        .input_2_ce0(input_2_ce0),
        .input_2_ce1(input_2_ce1),
        .input_2_q0(input_2_q0),
        .input_2_q1(input_2_q1),
        .input_3_address0(input_3_address0),
        .input_3_address1(input_3_address1),
        .input_3_ce0(input_3_ce0),
        .input_3_ce1(input_3_ce1),
        .input_3_q0(input_3_q0),
        .input_3_q1(input_3_q1),
        .input_4_address0(input_4_address0),
        .input_4_address1(input_4_address1),
        .input_4_ce0(input_4_ce0),
        .input_4_ce1(input_4_ce1),
        .input_4_q0(input_4_q0),
        .input_4_q1(input_4_q1),
        .input_5_address0(input_5_address0),
        .input_5_address1(input_5_address1),
        .input_5_ce0(input_5_ce0),
        .input_5_ce1(input_5_ce1),
        .input_5_q0(input_5_q0),
        .input_5_q1(input_5_q1),
        .input_6_address0(input_6_address0),
        .input_6_address1(input_6_address1),
        .input_6_ce0(input_6_ce0),
        .input_6_ce1(input_6_ce1),
        .input_6_q0(input_6_q0),
        .input_6_q1(input_6_q1),
        .input_7_address0(input_7_address0),
        .input_7_address1(input_7_address1),
        .input_7_ce0(input_7_ce0),
        .input_7_ce1(input_7_ce1),
        .input_7_q0(input_7_q0),
        .input_7_q1(input_7_q1),
        .output_0_address0(output_0_address0),
        .output_0_address1(output_0_address1),
        .output_0_ce0(output_0_ce0),
        .output_0_ce1(output_0_ce1),
        .output_0_d0(output_0_d0),
        .output_0_d1(output_0_d1),
        .output_0_we0(output_0_we0),
        .output_0_we1(output_0_we1),
        .output_1_address0(output_1_address0),
        .output_1_address1(output_1_address1),
        .output_1_ce0(output_1_ce0),
        .output_1_ce1(output_1_ce1),
        .output_1_d0(output_1_d0),
        .output_1_d1(output_1_d1),
        .output_1_we0(output_1_we0),
        .output_1_we1(output_1_we1),
        .output_2_address0(output_2_address0),
        .output_2_address1(output_2_address1),
        .output_2_ce0(output_2_ce0),
        .output_2_ce1(output_2_ce1),
        .output_2_d0(output_2_d0),
        .output_2_d1(output_2_d1),
        .output_2_we0(output_2_we0),
        .output_2_we1(output_2_we1),
        .output_3_address0(output_3_address0),
        .output_3_address1(output_3_address1),
        .output_3_ce0(output_3_ce0),
        .output_3_ce1(output_3_ce1),
        .output_3_d0(output_3_d0),
        .output_3_d1(output_3_d1),
        .output_3_we0(output_3_we0),
        .output_3_we1(output_3_we1),
        .output_4_address0(output_4_address0),
        .output_4_address1(output_4_address1),
        .output_4_ce0(output_4_ce0),
        .output_4_ce1(output_4_ce1),
        .output_4_d0(output_4_d0),
        .output_4_d1(output_4_d1),
        .output_4_we0(output_4_we0),
        .output_4_we1(output_4_we1),
        .output_5_address0(output_5_address0),
        .output_5_address1(output_5_address1),
        .output_5_ce0(output_5_ce0),
        .output_5_ce1(output_5_ce1),
        .output_5_d0(output_5_d0),
        .output_5_d1(output_5_d1),
        .output_5_we0(output_5_we0),
        .output_5_we1(output_5_we1),
        .output_6_address0(output_6_address0),
        .output_6_address1(output_6_address1),
        .output_6_ce0(output_6_ce0),
        .output_6_ce1(output_6_ce1),
        .output_6_d0(output_6_d0),
        .output_6_d1(output_6_d1),
        .output_6_we0(output_6_we0),
        .output_6_we1(output_6_we1),
        .output_7_address0(output_7_address0),
        .output_7_address1(output_7_address1),
        .output_7_ce0(output_7_ce0),
        .output_7_ce1(output_7_ce1),
        .output_7_d0(output_7_d0),
        .output_7_d1(output_7_d1),
        .output_7_we0(output_7_we0),
        .output_7_we1(output_7_we1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix
   (ADDRARDADDR,
    ADDRBWRADDR,
    input_0_ce0,
    WEA,
    input_buf_2d_0_we1,
    \phi_ln110_1_reg_376_reg[1] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \phi_ln110_1_reg_376_reg[1]_0 ,
    \phi_ln110_1_reg_376_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    input_0_address0,
    \ap_CS_fsm_reg[22] ,
    ap_rst,
    ap_clk,
    Q,
    grp_read_matrix_fu_462_ap_start_reg_reg,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    grp_read_matrix_fu_462_ap_start_reg,
    ram_reg_bram_0_1);
  output [1:0]ADDRARDADDR;
  output [1:0]ADDRBWRADDR;
  output input_0_ce0;
  output [0:0]WEA;
  output input_buf_2d_0_we1;
  output [0:0]\phi_ln110_1_reg_376_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [0:0]\phi_ln110_1_reg_376_reg[1]_0 ;
  output [0:0]\phi_ln110_1_reg_376_reg[1]_1 ;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [0:0]\ap_CS_fsm_reg[2]_3 ;
  output [1:0]input_0_address0;
  output \ap_CS_fsm_reg[22] ;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input [1:0]grp_read_matrix_fu_462_ap_start_reg_reg;
  input ram_reg_bram_0;
  input [1:0]ram_reg_bram_0_0;
  input grp_read_matrix_fu_462_ap_start_reg;
  input [2:0]ram_reg_bram_0_1;

  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[22] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire grp_read_matrix_fu_462_ap_start_reg;
  wire [1:0]grp_read_matrix_fu_462_ap_start_reg_reg;
  wire [1:0]input_0_address0;
  wire input_0_ce0;
  wire input_buf_2d_0_we1;
  wire [0:0]\phi_ln110_1_reg_376_reg[1] ;
  wire [0:0]\phi_ln110_1_reg_376_reg[1]_0 ;
  wire [0:0]\phi_ln110_1_reg_376_reg[1]_1 ;
  wire ram_reg_bram_0;
  wire [1:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_30__14_n_0;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_read_matrix_fu_462_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(grp_read_matrix_fu_462_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__2
       (.I0(grp_read_matrix_fu_462_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h3202330332020000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_read_matrix_fu_462_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    grp_read_matrix_fu_462_ap_start_reg_i_1
       (.I0(grp_read_matrix_fu_462_ap_start_reg_reg[1]),
        .I1(grp_read_matrix_fu_462_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \input_7_address1[1]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(input_0_address0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \input_7_address1[2]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(input_0_address0[1]));
  LUT6 #(
    .INIT(64'hFF00FEFEFF000000)) 
    input_7_ce1_INST_0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(grp_read_matrix_fu_462_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(input_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    ram_reg_bram_0_i_17__17
       (.I0(input_buf_2d_0_we1),
        .I1(ram_reg_bram_0_1[1]),
        .I2(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I3(ram_reg_bram_0_1[2]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\phi_ln110_1_reg_376_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    ram_reg_bram_0_i_17__18
       (.I0(input_buf_2d_0_we1),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    ram_reg_bram_0_i_17__19
       (.I0(input_buf_2d_0_we1),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    ram_reg_bram_0_i_17__20
       (.I0(input_buf_2d_0_we1),
        .I1(ram_reg_bram_0_1[1]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\phi_ln110_1_reg_376_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    ram_reg_bram_0_i_17__21
       (.I0(input_buf_2d_0_we1),
        .I1(ram_reg_bram_0_1[1]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\phi_ln110_1_reg_376_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    ram_reg_bram_0_i_17__22
       (.I0(input_buf_2d_0_we1),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_1[0]),
        .O(\ap_CS_fsm_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_bram_0_i_17__23
       (.I0(input_buf_2d_0_we1),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ram_reg_bram_0_1[2]),
        .I3(ram_reg_bram_0_1[0]),
        .I4(ram_reg_bram_0_1[1]),
        .O(\ap_CS_fsm_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    ram_reg_bram_0_i_24__13
       (.I0(input_buf_2d_0_we1),
        .I1(ram_reg_bram_0_1[1]),
        .I2(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I3(ram_reg_bram_0_1[2]),
        .I4(ram_reg_bram_0_1[0]),
        .O(WEA));
  LUT4 #(
    .INIT(16'hA888)) 
    ram_reg_bram_0_i_2__20
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_30__14_n_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(input_buf_2d_0_we1));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E200)) 
    ram_reg_bram_0_i_30__14
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_read_matrix_fu_462_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_bram_0_i_30__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_3__22
       (.I0(Q[1]),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ADDRBWRADDR[1]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_4__21
       (.I0(Q[0]),
        .I1(grp_read_matrix_fu_462_ap_start_reg_reg[0]),
        .I2(ADDRBWRADDR[0]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    ram_reg_bram_0_i_6__20
       (.I0(grp_read_matrix_fu_462_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hBAAA3030BAAA0000)) 
    ram_reg_bram_0_i_7__22
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(grp_read_matrix_fu_462_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ADDRBWRADDR[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix
   (ADDRBWRADDR,
    ADDRARDADDR,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    DCT_1D_in_buf_col_6_ce0,
    WEBWE,
    DCT_1D_in_buf_col_5_ce0,
    WEA,
    DCT_1D_in_buf_col_2_ce0,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    DCT_1D_in_buf_col_1_ce0,
    grp_DCT_2D_fu_410_ap_start_reg_reg,
    DINBDIN,
    DINADIN,
    \input_7_load_16_reg_1251_reg[15]_0 ,
    \input_6_load_16_reg_1246_reg[15]_0 ,
    \input_7_load_15_reg_1161_reg[15]_0 ,
    \input_6_load_15_reg_1156_reg[15]_0 ,
    \input_7_load_reg_1151_reg[15]_0 ,
    \input_6_load_reg_1146_reg[15]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
    DCT_1D_out_buf_row_0_ce1,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[0]_0 ,
    \input_6_load_18_reg_1346_reg[15]_0 ,
    \input_7_load_18_reg_1351_reg[15]_0 ,
    \input_6_load_19_reg_1356_reg[15]_0 ,
    \input_7_load_19_reg_1361_reg[15]_0 ,
    \ap_CS_fsm_reg[2]_2 ,
    grp_DCT_2D_fu_410_ap_start_reg_reg_0,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    \ap_CS_fsm_reg[2]_3 ,
    grp_DCT_2D_fu_410_ap_start_reg_reg_1,
    ap_rst,
    ap_clk,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    Q,
    grp_DCT_1D_fu_874_ap_start_reg,
    DOUTADOUT,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    DOUTBDOUT,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ap_enable_reg_pp0_iter0,
    ram_reg_bram_0_16,
    grp_DCT_2D_fu_410_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    ram_reg_bram_0_17,
    grp_transpose_matrix_fu_800_ap_start_reg,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    D,
    \input_6_load_reg_1146_reg[15]_1 ,
    \reg_1008_reg[15]_0 ,
    \input_7_load_reg_1151_reg[15]_1 ,
    \reg_1030_reg[15]_0 ,
    \input_6_load_15_reg_1156_reg[15]_1 ,
    \reg_1036_reg[15]_0 ,
    \input_7_load_15_reg_1161_reg[15]_1 );
  output [0:0]ADDRBWRADDR;
  output [1:0]ADDRARDADDR;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[8]_0 ;
  output DCT_1D_in_buf_col_6_ce0;
  output [0:0]WEBWE;
  output DCT_1D_in_buf_col_5_ce0;
  output [0:0]WEA;
  output DCT_1D_in_buf_col_2_ce0;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output DCT_1D_in_buf_col_1_ce0;
  output [0:0]grp_DCT_2D_fu_410_ap_start_reg_reg;
  output [15:0]DINBDIN;
  output [15:0]DINADIN;
  output [15:0]\input_7_load_16_reg_1251_reg[15]_0 ;
  output [15:0]\input_6_load_16_reg_1246_reg[15]_0 ;
  output [15:0]\input_7_load_15_reg_1161_reg[15]_0 ;
  output [15:0]\input_6_load_15_reg_1156_reg[15]_0 ;
  output [15:0]\input_7_load_reg_1151_reg[15]_0 ;
  output [15:0]\input_6_load_reg_1146_reg[15]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_1 ;
  output [1:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  output grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  output DCT_1D_out_buf_row_0_ce1;
  output \ap_CS_fsm_reg[20] ;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output [15:0]\input_6_load_18_reg_1346_reg[15]_0 ;
  output [15:0]\input_7_load_18_reg_1351_reg[15]_0 ;
  output [15:0]\input_6_load_19_reg_1356_reg[15]_0 ;
  output [15:0]\input_7_load_19_reg_1361_reg[15]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_2 ;
  output grp_DCT_2D_fu_410_ap_start_reg_reg_0;
  output [15:0]ram_reg_bram_0;
  output [15:0]ram_reg_bram_0_0;
  output [15:0]ram_reg_bram_0_1;
  output [15:0]ram_reg_bram_0_2;
  output [1:0]\ap_CS_fsm_reg[2]_3 ;
  output grp_DCT_2D_fu_410_ap_start_reg_reg_1;
  input ap_rst;
  input ap_clk;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [0:0]ram_reg_bram_0_6;
  input [1:0]ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input [11:0]Q;
  input grp_DCT_1D_fu_874_ap_start_reg;
  input [15:0]DOUTADOUT;
  input [15:0]ram_reg_bram_0_9;
  input [15:0]ram_reg_bram_0_10;
  input [15:0]ram_reg_bram_0_11;
  input [15:0]DOUTBDOUT;
  input [15:0]ram_reg_bram_0_12;
  input [15:0]ram_reg_bram_0_13;
  input [15:0]ram_reg_bram_0_14;
  input ram_reg_bram_0_15;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_bram_0_16;
  input grp_DCT_2D_fu_410_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input ram_reg_bram_0_17;
  input grp_transpose_matrix_fu_800_ap_start_reg;
  input ram_reg_bram_0_18;
  input ram_reg_bram_0_19;
  input [15:0]D;
  input [15:0]\input_6_load_reg_1146_reg[15]_1 ;
  input [15:0]\reg_1008_reg[15]_0 ;
  input [15:0]\input_7_load_reg_1151_reg[15]_1 ;
  input [15:0]\reg_1030_reg[15]_0 ;
  input [15:0]\input_6_load_15_reg_1156_reg[15]_1 ;
  input [15:0]\reg_1036_reg[15]_0 ;
  input [15:0]\input_7_load_15_reg_1161_reg[15]_1 ;

  wire [1:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [15:0]D;
  wire DCT_1D_in_buf_col_0_address01;
  wire DCT_1D_in_buf_col_1_ce0;
  wire DCT_1D_in_buf_col_2_ce0;
  wire DCT_1D_in_buf_col_5_ce0;
  wire DCT_1D_in_buf_col_6_ce0;
  wire DCT_1D_out_buf_row_0_ce1;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [15:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_2 ;
  wire [1:0]\ap_CS_fsm_reg[2]_3 ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire [1:0]\ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire [1:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_rst;
  wire grp_DCT_1D_fu_874_ap_start_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg;
  wire [0:0]grp_DCT_2D_fu_410_ap_start_reg_reg;
  wire grp_DCT_2D_fu_410_ap_start_reg_reg_0;
  wire grp_DCT_2D_fu_410_ap_start_reg_reg_1;
  wire grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
  wire grp_transpose_matrix_fu_800_ap_start_reg;
  wire [15:0]input_6_load_15_reg_1156;
  wire input_6_load_15_reg_11560;
  wire [15:0]\input_6_load_15_reg_1156_reg[15]_0 ;
  wire [15:0]\input_6_load_15_reg_1156_reg[15]_1 ;
  wire [15:0]input_6_load_16_reg_1246;
  wire [15:0]\input_6_load_16_reg_1246_reg[15]_0 ;
  wire [15:0]input_6_load_17_reg_1256;
  wire [15:0]input_6_load_18_reg_1346;
  wire \input_6_load_18_reg_1346[15]_i_1_n_0 ;
  wire [15:0]\input_6_load_18_reg_1346_reg[15]_0 ;
  wire [15:0]input_6_load_19_reg_1356;
  wire [15:0]\input_6_load_19_reg_1356_reg[15]_0 ;
  wire [15:0]input_6_load_20_reg_1446;
  wire input_6_load_20_reg_14460;
  wire [15:0]input_6_load_21_reg_1456;
  wire [15:0]input_6_load_reg_1146;
  wire [15:0]\input_6_load_reg_1146_reg[15]_0 ;
  wire [15:0]\input_6_load_reg_1146_reg[15]_1 ;
  wire [15:0]input_7_load_15_reg_1161;
  wire [15:0]\input_7_load_15_reg_1161_reg[15]_0 ;
  wire [15:0]\input_7_load_15_reg_1161_reg[15]_1 ;
  wire [15:0]input_7_load_16_reg_1251;
  wire [15:0]\input_7_load_16_reg_1251_reg[15]_0 ;
  wire [15:0]input_7_load_17_reg_1261;
  wire [15:0]input_7_load_18_reg_1351;
  wire [15:0]\input_7_load_18_reg_1351_reg[15]_0 ;
  wire [15:0]input_7_load_19_reg_1361;
  wire [15:0]\input_7_load_19_reg_1361_reg[15]_0 ;
  wire [15:0]input_7_load_20_reg_1451;
  wire [15:0]input_7_load_21_reg_1461;
  wire [15:0]input_7_load_reg_1151;
  wire [15:0]\input_7_load_reg_1151_reg[15]_0 ;
  wire [15:0]\input_7_load_reg_1151_reg[15]_1 ;
  wire [15:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_10;
  wire [15:0]ram_reg_bram_0_11;
  wire [15:0]ram_reg_bram_0_12;
  wire [15:0]ram_reg_bram_0_13;
  wire [15:0]ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire [15:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [0:0]ram_reg_bram_0_6;
  wire [1:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [15:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_33__11_n_0;
  wire ram_reg_bram_0_i_33__15_n_0;
  wire ram_reg_bram_0_i_33__6_n_0;
  wire ram_reg_bram_0_i_33__8_n_0;
  wire ram_reg_bram_0_i_34__11_n_0;
  wire ram_reg_bram_0_i_34__13_n_0;
  wire ram_reg_bram_0_i_34__15_n_0;
  wire ram_reg_bram_0_i_34__6_n_0;
  wire ram_reg_bram_0_i_34__8_n_0;
  wire ram_reg_bram_0_i_35__10_n_0;
  wire ram_reg_bram_0_i_35__14_n_0;
  wire ram_reg_bram_0_i_35__5_n_0;
  wire ram_reg_bram_0_i_35__7_n_0;
  wire ram_reg_bram_0_i_36__10_n_0;
  wire ram_reg_bram_0_i_36__13_n_0;
  wire ram_reg_bram_0_i_36__5_n_0;
  wire ram_reg_bram_0_i_36__7_n_0;
  wire ram_reg_bram_0_i_37__10_n_0;
  wire ram_reg_bram_0_i_37__13_n_0;
  wire ram_reg_bram_0_i_37__5_n_0;
  wire ram_reg_bram_0_i_37__7_n_0;
  wire ram_reg_bram_0_i_38__10_n_0;
  wire ram_reg_bram_0_i_38__13_n_0;
  wire ram_reg_bram_0_i_38__5_n_0;
  wire ram_reg_bram_0_i_38__7_n_0;
  wire ram_reg_bram_0_i_39__10_n_0;
  wire ram_reg_bram_0_i_39__13_n_0;
  wire ram_reg_bram_0_i_39__6_n_0;
  wire ram_reg_bram_0_i_39__7_n_0;
  wire ram_reg_bram_0_i_39__9_n_0;
  wire ram_reg_bram_0_i_40__10_n_0;
  wire ram_reg_bram_0_i_40__12_n_0;
  wire ram_reg_bram_0_i_40__14_n_0;
  wire ram_reg_bram_0_i_40__7_n_0;
  wire ram_reg_bram_0_i_40__8_n_0;
  wire ram_reg_bram_0_i_40__9_n_0;
  wire ram_reg_bram_0_i_41__13_n_0;
  wire ram_reg_bram_0_i_41__14_n_0;
  wire ram_reg_bram_0_i_41__3_n_0;
  wire ram_reg_bram_0_i_41__4_n_0;
  wire ram_reg_bram_0_i_41__5_n_0;
  wire ram_reg_bram_0_i_41__6_n_0;
  wire ram_reg_bram_0_i_41__7_n_0;
  wire ram_reg_bram_0_i_42__13_n_0;
  wire ram_reg_bram_0_i_42__14_n_0;
  wire ram_reg_bram_0_i_42__4_n_0;
  wire ram_reg_bram_0_i_42__5_n_0;
  wire ram_reg_bram_0_i_42__6_n_0;
  wire ram_reg_bram_0_i_42__7_n_0;
  wire ram_reg_bram_0_i_42__8_n_0;
  wire ram_reg_bram_0_i_43__13_n_0;
  wire ram_reg_bram_0_i_43__14_n_0;
  wire ram_reg_bram_0_i_43__4_n_0;
  wire ram_reg_bram_0_i_43__5_n_0;
  wire ram_reg_bram_0_i_43__6_n_0;
  wire ram_reg_bram_0_i_43__7_n_0;
  wire ram_reg_bram_0_i_43__8_n_0;
  wire ram_reg_bram_0_i_43__9_n_0;
  wire ram_reg_bram_0_i_44__13_n_0;
  wire ram_reg_bram_0_i_44__14_n_0;
  wire ram_reg_bram_0_i_44__4_n_0;
  wire ram_reg_bram_0_i_44__5_n_0;
  wire ram_reg_bram_0_i_44__6_n_0;
  wire ram_reg_bram_0_i_44__7_n_0;
  wire ram_reg_bram_0_i_44__8_n_0;
  wire ram_reg_bram_0_i_44__9_n_0;
  wire ram_reg_bram_0_i_45__10_n_0;
  wire ram_reg_bram_0_i_45__13_n_0;
  wire ram_reg_bram_0_i_45__14_n_0;
  wire ram_reg_bram_0_i_45__5_n_0;
  wire ram_reg_bram_0_i_45__6_n_0;
  wire ram_reg_bram_0_i_45__7_n_0;
  wire ram_reg_bram_0_i_45__8_n_0;
  wire ram_reg_bram_0_i_45__9_n_0;
  wire ram_reg_bram_0_i_46__10_n_0;
  wire ram_reg_bram_0_i_46__13_n_0;
  wire ram_reg_bram_0_i_46__14_n_0;
  wire ram_reg_bram_0_i_46__5_n_0;
  wire ram_reg_bram_0_i_46__6_n_0;
  wire ram_reg_bram_0_i_46__7_n_0;
  wire ram_reg_bram_0_i_46__8_n_0;
  wire ram_reg_bram_0_i_46__9_n_0;
  wire ram_reg_bram_0_i_47__10_n_0;
  wire ram_reg_bram_0_i_47__13_n_0;
  wire ram_reg_bram_0_i_47__14_n_0;
  wire ram_reg_bram_0_i_47__5_n_0;
  wire ram_reg_bram_0_i_47__6_n_0;
  wire ram_reg_bram_0_i_47__7_n_0;
  wire ram_reg_bram_0_i_47__8_n_0;
  wire ram_reg_bram_0_i_47__9_n_0;
  wire ram_reg_bram_0_i_48__10_n_0;
  wire ram_reg_bram_0_i_48__13_n_0;
  wire ram_reg_bram_0_i_48__14_n_0;
  wire ram_reg_bram_0_i_48__5_n_0;
  wire ram_reg_bram_0_i_48__6_n_0;
  wire ram_reg_bram_0_i_48__7_n_0;
  wire ram_reg_bram_0_i_48__8_n_0;
  wire ram_reg_bram_0_i_48__9_n_0;
  wire ram_reg_bram_0_i_49__10_n_0;
  wire ram_reg_bram_0_i_49__13_n_0;
  wire ram_reg_bram_0_i_49__14_n_0;
  wire ram_reg_bram_0_i_49__5_n_0;
  wire ram_reg_bram_0_i_49__6_n_0;
  wire ram_reg_bram_0_i_49__7_n_0;
  wire ram_reg_bram_0_i_49__8_n_0;
  wire ram_reg_bram_0_i_49__9_n_0;
  wire ram_reg_bram_0_i_50__10_n_0;
  wire ram_reg_bram_0_i_50__12_n_0;
  wire ram_reg_bram_0_i_50__13_n_0;
  wire ram_reg_bram_0_i_50__5_n_0;
  wire ram_reg_bram_0_i_50__6_n_0;
  wire ram_reg_bram_0_i_50__7_n_0;
  wire ram_reg_bram_0_i_50__8_n_0;
  wire ram_reg_bram_0_i_50__9_n_0;
  wire ram_reg_bram_0_i_51__10_n_0;
  wire ram_reg_bram_0_i_51__12_n_0;
  wire ram_reg_bram_0_i_51__13_n_0;
  wire ram_reg_bram_0_i_51__5_n_0;
  wire ram_reg_bram_0_i_51__6_n_0;
  wire ram_reg_bram_0_i_51__7_n_0;
  wire ram_reg_bram_0_i_51__8_n_0;
  wire ram_reg_bram_0_i_51__9_n_0;
  wire ram_reg_bram_0_i_52__10_n_0;
  wire ram_reg_bram_0_i_52__12_n_0;
  wire ram_reg_bram_0_i_52__13_n_0;
  wire ram_reg_bram_0_i_52__5_n_0;
  wire ram_reg_bram_0_i_52__6_n_0;
  wire ram_reg_bram_0_i_52__7_n_0;
  wire ram_reg_bram_0_i_52__8_n_0;
  wire ram_reg_bram_0_i_52__9_n_0;
  wire ram_reg_bram_0_i_53__10_n_0;
  wire ram_reg_bram_0_i_53__12_n_0;
  wire ram_reg_bram_0_i_53__13_n_0;
  wire ram_reg_bram_0_i_53__5_n_0;
  wire ram_reg_bram_0_i_53__6_n_0;
  wire ram_reg_bram_0_i_53__7_n_0;
  wire ram_reg_bram_0_i_53__8_n_0;
  wire ram_reg_bram_0_i_53__9_n_0;
  wire ram_reg_bram_0_i_54__10_n_0;
  wire ram_reg_bram_0_i_54__12_n_0;
  wire ram_reg_bram_0_i_54__13_n_0;
  wire ram_reg_bram_0_i_54__5_n_0;
  wire ram_reg_bram_0_i_54__6_n_0;
  wire ram_reg_bram_0_i_54__7_n_0;
  wire ram_reg_bram_0_i_54__8_n_0;
  wire ram_reg_bram_0_i_54__9_n_0;
  wire ram_reg_bram_0_i_55__10_n_0;
  wire ram_reg_bram_0_i_55__12_n_0;
  wire ram_reg_bram_0_i_55__13_n_0;
  wire ram_reg_bram_0_i_55__5_n_0;
  wire ram_reg_bram_0_i_55__6_n_0;
  wire ram_reg_bram_0_i_55__7_n_0;
  wire ram_reg_bram_0_i_55__8_n_0;
  wire ram_reg_bram_0_i_55__9_n_0;
  wire ram_reg_bram_0_i_56__10_n_0;
  wire ram_reg_bram_0_i_56__12_n_0;
  wire ram_reg_bram_0_i_56__13_n_0;
  wire ram_reg_bram_0_i_56__5_n_0;
  wire ram_reg_bram_0_i_56__6_n_0;
  wire ram_reg_bram_0_i_56__7_n_0;
  wire ram_reg_bram_0_i_56__8_n_0;
  wire ram_reg_bram_0_i_56__9_n_0;
  wire ram_reg_bram_0_i_57__10_n_0;
  wire ram_reg_bram_0_i_57__11_n_0;
  wire ram_reg_bram_0_i_57__12_n_0;
  wire ram_reg_bram_0_i_57__5_n_0;
  wire ram_reg_bram_0_i_57__6_n_0;
  wire ram_reg_bram_0_i_57__7_n_0;
  wire ram_reg_bram_0_i_57__8_n_0;
  wire ram_reg_bram_0_i_57__9_n_0;
  wire ram_reg_bram_0_i_58__10_n_0;
  wire ram_reg_bram_0_i_58__11_n_0;
  wire ram_reg_bram_0_i_58__12_n_0;
  wire ram_reg_bram_0_i_58__5_n_0;
  wire ram_reg_bram_0_i_58__6_n_0;
  wire ram_reg_bram_0_i_58__7_n_0;
  wire ram_reg_bram_0_i_58__8_n_0;
  wire ram_reg_bram_0_i_58__9_n_0;
  wire ram_reg_bram_0_i_59__10_n_0;
  wire ram_reg_bram_0_i_59__11_n_0;
  wire ram_reg_bram_0_i_59__12_n_0;
  wire ram_reg_bram_0_i_59__5_n_0;
  wire ram_reg_bram_0_i_59__6_n_0;
  wire ram_reg_bram_0_i_59__7_n_0;
  wire ram_reg_bram_0_i_59__8_n_0;
  wire ram_reg_bram_0_i_59__9_n_0;
  wire ram_reg_bram_0_i_60__10_n_0;
  wire ram_reg_bram_0_i_60__11_n_0;
  wire ram_reg_bram_0_i_60__12_n_0;
  wire ram_reg_bram_0_i_60__5_n_0;
  wire ram_reg_bram_0_i_60__6_n_0;
  wire ram_reg_bram_0_i_60__7_n_0;
  wire ram_reg_bram_0_i_60__8_n_0;
  wire ram_reg_bram_0_i_60__9_n_0;
  wire ram_reg_bram_0_i_61__10_n_0;
  wire ram_reg_bram_0_i_61__11_n_0;
  wire ram_reg_bram_0_i_61__12_n_0;
  wire ram_reg_bram_0_i_61__5_n_0;
  wire ram_reg_bram_0_i_61__6_n_0;
  wire ram_reg_bram_0_i_61__7_n_0;
  wire ram_reg_bram_0_i_61__8_n_0;
  wire ram_reg_bram_0_i_61__9_n_0;
  wire ram_reg_bram_0_i_62__10_n_0;
  wire ram_reg_bram_0_i_62__11_n_0;
  wire ram_reg_bram_0_i_62__12_n_0;
  wire ram_reg_bram_0_i_62__5_n_0;
  wire ram_reg_bram_0_i_62__6_n_0;
  wire ram_reg_bram_0_i_62__7_n_0;
  wire ram_reg_bram_0_i_62__8_n_0;
  wire ram_reg_bram_0_i_62__9_n_0;
  wire ram_reg_bram_0_i_63__10_n_0;
  wire ram_reg_bram_0_i_63__11_n_0;
  wire ram_reg_bram_0_i_63__12_n_0;
  wire ram_reg_bram_0_i_63__5_n_0;
  wire ram_reg_bram_0_i_63__6_n_0;
  wire ram_reg_bram_0_i_63__7_n_0;
  wire ram_reg_bram_0_i_63__8_n_0;
  wire ram_reg_bram_0_i_63__9_n_0;
  wire ram_reg_bram_0_i_64__10_n_0;
  wire ram_reg_bram_0_i_64__11_n_0;
  wire ram_reg_bram_0_i_64__12_n_0;
  wire ram_reg_bram_0_i_64__5_n_0;
  wire ram_reg_bram_0_i_64__6_n_0;
  wire ram_reg_bram_0_i_64__7_n_0;
  wire ram_reg_bram_0_i_64__8_n_0;
  wire ram_reg_bram_0_i_64__9_n_0;
  wire ram_reg_bram_0_i_65__5_n_0;
  wire ram_reg_bram_0_i_65__6_n_0;
  wire ram_reg_bram_0_i_65__7_n_0;
  wire ram_reg_bram_0_i_65__8_n_0;
  wire ram_reg_bram_0_i_66__2_n_0;
  wire ram_reg_bram_0_i_66__3_n_0;
  wire ram_reg_bram_0_i_66__4_n_0;
  wire ram_reg_bram_0_i_66__5_n_0;
  wire ram_reg_bram_0_i_67__2_n_0;
  wire ram_reg_bram_0_i_67__3_n_0;
  wire ram_reg_bram_0_i_67__4_n_0;
  wire ram_reg_bram_0_i_67__5_n_0;
  wire ram_reg_bram_0_i_68__2_n_0;
  wire ram_reg_bram_0_i_68__3_n_0;
  wire ram_reg_bram_0_i_68__4_n_0;
  wire ram_reg_bram_0_i_68__5_n_0;
  wire ram_reg_bram_0_i_69__2_n_0;
  wire ram_reg_bram_0_i_69__3_n_0;
  wire ram_reg_bram_0_i_69__4_n_0;
  wire ram_reg_bram_0_i_69__5_n_0;
  wire ram_reg_bram_0_i_70__2_n_0;
  wire ram_reg_bram_0_i_70__3_n_0;
  wire ram_reg_bram_0_i_70__4_n_0;
  wire ram_reg_bram_0_i_70__5_n_0;
  wire ram_reg_bram_0_i_71__2_n_0;
  wire ram_reg_bram_0_i_71__3_n_0;
  wire ram_reg_bram_0_i_71__4_n_0;
  wire ram_reg_bram_0_i_71__5_n_0;
  wire ram_reg_bram_0_i_72__2_n_0;
  wire ram_reg_bram_0_i_72__3_n_0;
  wire ram_reg_bram_0_i_72__4_n_0;
  wire ram_reg_bram_0_i_73__2_n_0;
  wire ram_reg_bram_0_i_74__0_n_0;
  wire [15:0]reg_1002;
  wire reg_10020;
  wire [15:0]reg_1008;
  wire [15:0]\reg_1008_reg[15]_0 ;
  wire [15:0]reg_1030;
  wire [15:0]\reg_1030_reg[15]_0 ;
  wire [15:0]reg_1036;
  wire [15:0]\reg_1036_reg[15]_0 ;
  wire [15:0]reg_1042;
  wire reg_10420;
  wire [15:0]reg_1048;
  wire [15:0]reg_1054;
  wire [15:0]reg_1060;

  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_fu_800_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_transpose_matrix_fu_800_ap_start_reg),
        .I2(input_6_load_20_reg_14460),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_transpose_matrix_fu_800_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .O(ap_enable_reg_pp0_iter0_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_1),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_transpose_matrix_fu_800_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hDFD55555CFC00000)) 
    grp_transpose_matrix_fu_800_ap_start_reg_i_1
       (.I0(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I1(grp_DCT_2D_fu_410_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[8]),
        .I5(grp_transpose_matrix_fu_800_ap_start_reg),
        .O(grp_DCT_2D_fu_410_ap_start_reg_reg_1));
  FDRE \input_6_load_15_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [0]),
        .Q(input_6_load_15_reg_1156[0]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [10]),
        .Q(input_6_load_15_reg_1156[10]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [11]),
        .Q(input_6_load_15_reg_1156[11]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [12]),
        .Q(input_6_load_15_reg_1156[12]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [13]),
        .Q(input_6_load_15_reg_1156[13]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [14]),
        .Q(input_6_load_15_reg_1156[14]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [15]),
        .Q(input_6_load_15_reg_1156[15]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [1]),
        .Q(input_6_load_15_reg_1156[1]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [2]),
        .Q(input_6_load_15_reg_1156[2]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [3]),
        .Q(input_6_load_15_reg_1156[3]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [4]),
        .Q(input_6_load_15_reg_1156[4]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [5]),
        .Q(input_6_load_15_reg_1156[5]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [6]),
        .Q(input_6_load_15_reg_1156[6]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [7]),
        .Q(input_6_load_15_reg_1156[7]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [8]),
        .Q(input_6_load_15_reg_1156[8]),
        .R(1'b0));
  FDRE \input_6_load_15_reg_1156_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [9]),
        .Q(input_6_load_15_reg_1156[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \input_6_load_16_reg_1246[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_fu_800_ap_start_reg),
        .O(DCT_1D_in_buf_col_0_address01));
  FDRE \input_6_load_16_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [0]),
        .Q(input_6_load_16_reg_1246[0]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[10] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [10]),
        .Q(input_6_load_16_reg_1246[10]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[11] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [11]),
        .Q(input_6_load_16_reg_1246[11]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[12] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [12]),
        .Q(input_6_load_16_reg_1246[12]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[13] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [13]),
        .Q(input_6_load_16_reg_1246[13]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[14] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [14]),
        .Q(input_6_load_16_reg_1246[14]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[15] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [15]),
        .Q(input_6_load_16_reg_1246[15]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [1]),
        .Q(input_6_load_16_reg_1246[1]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [2]),
        .Q(input_6_load_16_reg_1246[2]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [3]),
        .Q(input_6_load_16_reg_1246[3]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [4]),
        .Q(input_6_load_16_reg_1246[4]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [5]),
        .Q(input_6_load_16_reg_1246[5]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [6]),
        .Q(input_6_load_16_reg_1246[6]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [7]),
        .Q(input_6_load_16_reg_1246[7]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[8] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [8]),
        .Q(input_6_load_16_reg_1246[8]),
        .R(1'b0));
  FDRE \input_6_load_16_reg_1246_reg[9] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_reg_1146_reg[15]_1 [9]),
        .Q(input_6_load_16_reg_1246[9]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[0] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [0]),
        .Q(input_6_load_17_reg_1256[0]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[10] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [10]),
        .Q(input_6_load_17_reg_1256[10]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[11] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [11]),
        .Q(input_6_load_17_reg_1256[11]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[12] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [12]),
        .Q(input_6_load_17_reg_1256[12]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[13] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [13]),
        .Q(input_6_load_17_reg_1256[13]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[14] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [14]),
        .Q(input_6_load_17_reg_1256[14]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[15] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [15]),
        .Q(input_6_load_17_reg_1256[15]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[1] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [1]),
        .Q(input_6_load_17_reg_1256[1]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[2] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [2]),
        .Q(input_6_load_17_reg_1256[2]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[3] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [3]),
        .Q(input_6_load_17_reg_1256[3]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[4] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [4]),
        .Q(input_6_load_17_reg_1256[4]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[5] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [5]),
        .Q(input_6_load_17_reg_1256[5]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[6] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [6]),
        .Q(input_6_load_17_reg_1256[6]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[7] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [7]),
        .Q(input_6_load_17_reg_1256[7]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[8] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [8]),
        .Q(input_6_load_17_reg_1256[8]),
        .R(1'b0));
  FDRE \input_6_load_17_reg_1256_reg[9] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [9]),
        .Q(input_6_load_17_reg_1256[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE200)) 
    \input_6_load_18_reg_1346[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_transpose_matrix_fu_800_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\input_6_load_18_reg_1346[15]_i_1_n_0 ));
  FDRE \input_6_load_18_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [0]),
        .Q(input_6_load_18_reg_1346[0]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[10] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [10]),
        .Q(input_6_load_18_reg_1346[10]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[11] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [11]),
        .Q(input_6_load_18_reg_1346[11]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[12] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [12]),
        .Q(input_6_load_18_reg_1346[12]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[13] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [13]),
        .Q(input_6_load_18_reg_1346[13]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[14] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [14]),
        .Q(input_6_load_18_reg_1346[14]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[15] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [15]),
        .Q(input_6_load_18_reg_1346[15]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [1]),
        .Q(input_6_load_18_reg_1346[1]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [2]),
        .Q(input_6_load_18_reg_1346[2]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [3]),
        .Q(input_6_load_18_reg_1346[3]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [4]),
        .Q(input_6_load_18_reg_1346[4]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [5]),
        .Q(input_6_load_18_reg_1346[5]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [6]),
        .Q(input_6_load_18_reg_1346[6]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [7]),
        .Q(input_6_load_18_reg_1346[7]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[8] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [8]),
        .Q(input_6_load_18_reg_1346[8]),
        .R(1'b0));
  FDRE \input_6_load_18_reg_1346_reg[9] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_reg_1146_reg[15]_1 [9]),
        .Q(input_6_load_18_reg_1346[9]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [0]),
        .Q(input_6_load_19_reg_1356[0]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[10] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [10]),
        .Q(input_6_load_19_reg_1356[10]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[11] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [11]),
        .Q(input_6_load_19_reg_1356[11]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[12] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [12]),
        .Q(input_6_load_19_reg_1356[12]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[13] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [13]),
        .Q(input_6_load_19_reg_1356[13]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[14] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [14]),
        .Q(input_6_load_19_reg_1356[14]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[15] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [15]),
        .Q(input_6_load_19_reg_1356[15]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [1]),
        .Q(input_6_load_19_reg_1356[1]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [2]),
        .Q(input_6_load_19_reg_1356[2]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [3]),
        .Q(input_6_load_19_reg_1356[3]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [4]),
        .Q(input_6_load_19_reg_1356[4]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [5]),
        .Q(input_6_load_19_reg_1356[5]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [6]),
        .Q(input_6_load_19_reg_1356[6]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[7] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [7]),
        .Q(input_6_load_19_reg_1356[7]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[8] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [8]),
        .Q(input_6_load_19_reg_1356[8]),
        .R(1'b0));
  FDRE \input_6_load_19_reg_1356_reg[9] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [9]),
        .Q(input_6_load_19_reg_1356[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \input_6_load_20_reg_1446[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(input_6_load_20_reg_14460));
  FDRE \input_6_load_20_reg_1446_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [0]),
        .Q(input_6_load_20_reg_1446[0]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [10]),
        .Q(input_6_load_20_reg_1446[10]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [11]),
        .Q(input_6_load_20_reg_1446[11]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [12]),
        .Q(input_6_load_20_reg_1446[12]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [13]),
        .Q(input_6_load_20_reg_1446[13]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [14]),
        .Q(input_6_load_20_reg_1446[14]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [15]),
        .Q(input_6_load_20_reg_1446[15]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [1]),
        .Q(input_6_load_20_reg_1446[1]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [2]),
        .Q(input_6_load_20_reg_1446[2]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [3]),
        .Q(input_6_load_20_reg_1446[3]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [4]),
        .Q(input_6_load_20_reg_1446[4]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [5]),
        .Q(input_6_load_20_reg_1446[5]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [6]),
        .Q(input_6_load_20_reg_1446[6]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [7]),
        .Q(input_6_load_20_reg_1446[7]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [8]),
        .Q(input_6_load_20_reg_1446[8]),
        .R(1'b0));
  FDRE \input_6_load_20_reg_1446_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_reg_1146_reg[15]_1 [9]),
        .Q(input_6_load_20_reg_1446[9]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [0]),
        .Q(input_6_load_21_reg_1456[0]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [10]),
        .Q(input_6_load_21_reg_1456[10]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [11]),
        .Q(input_6_load_21_reg_1456[11]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [12]),
        .Q(input_6_load_21_reg_1456[12]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [13]),
        .Q(input_6_load_21_reg_1456[13]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [14]),
        .Q(input_6_load_21_reg_1456[14]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [15]),
        .Q(input_6_load_21_reg_1456[15]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [1]),
        .Q(input_6_load_21_reg_1456[1]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [2]),
        .Q(input_6_load_21_reg_1456[2]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [3]),
        .Q(input_6_load_21_reg_1456[3]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [4]),
        .Q(input_6_load_21_reg_1456[4]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [5]),
        .Q(input_6_load_21_reg_1456[5]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [6]),
        .Q(input_6_load_21_reg_1456[6]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [7]),
        .Q(input_6_load_21_reg_1456[7]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [8]),
        .Q(input_6_load_21_reg_1456[8]),
        .R(1'b0));
  FDRE \input_6_load_21_reg_1456_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_6_load_15_reg_1156_reg[15]_1 [9]),
        .Q(input_6_load_21_reg_1456[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \input_6_load_reg_1146[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_fu_800_ap_start_reg),
        .O(input_6_load_15_reg_11560));
  FDRE \input_6_load_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [0]),
        .Q(input_6_load_reg_1146[0]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [10]),
        .Q(input_6_load_reg_1146[10]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [11]),
        .Q(input_6_load_reg_1146[11]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [12]),
        .Q(input_6_load_reg_1146[12]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [13]),
        .Q(input_6_load_reg_1146[13]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [14]),
        .Q(input_6_load_reg_1146[14]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [15]),
        .Q(input_6_load_reg_1146[15]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [1]),
        .Q(input_6_load_reg_1146[1]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [2]),
        .Q(input_6_load_reg_1146[2]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [3]),
        .Q(input_6_load_reg_1146[3]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [4]),
        .Q(input_6_load_reg_1146[4]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [5]),
        .Q(input_6_load_reg_1146[5]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [6]),
        .Q(input_6_load_reg_1146[6]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [7]),
        .Q(input_6_load_reg_1146[7]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [8]),
        .Q(input_6_load_reg_1146[8]),
        .R(1'b0));
  FDRE \input_6_load_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_6_load_reg_1146_reg[15]_1 [9]),
        .Q(input_6_load_reg_1146[9]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [0]),
        .Q(input_7_load_15_reg_1161[0]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [10]),
        .Q(input_7_load_15_reg_1161[10]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [11]),
        .Q(input_7_load_15_reg_1161[11]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [12]),
        .Q(input_7_load_15_reg_1161[12]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [13]),
        .Q(input_7_load_15_reg_1161[13]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [14]),
        .Q(input_7_load_15_reg_1161[14]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [15]),
        .Q(input_7_load_15_reg_1161[15]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [1]),
        .Q(input_7_load_15_reg_1161[1]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [2]),
        .Q(input_7_load_15_reg_1161[2]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [3]),
        .Q(input_7_load_15_reg_1161[3]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [4]),
        .Q(input_7_load_15_reg_1161[4]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [5]),
        .Q(input_7_load_15_reg_1161[5]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [6]),
        .Q(input_7_load_15_reg_1161[6]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [7]),
        .Q(input_7_load_15_reg_1161[7]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [8]),
        .Q(input_7_load_15_reg_1161[8]),
        .R(1'b0));
  FDRE \input_7_load_15_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [9]),
        .Q(input_7_load_15_reg_1161[9]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[0] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [0]),
        .Q(input_7_load_16_reg_1251[0]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[10] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [10]),
        .Q(input_7_load_16_reg_1251[10]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[11] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [11]),
        .Q(input_7_load_16_reg_1251[11]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[12] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [12]),
        .Q(input_7_load_16_reg_1251[12]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[13] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [13]),
        .Q(input_7_load_16_reg_1251[13]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[14] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [14]),
        .Q(input_7_load_16_reg_1251[14]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[15] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [15]),
        .Q(input_7_load_16_reg_1251[15]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[1] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [1]),
        .Q(input_7_load_16_reg_1251[1]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[2] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [2]),
        .Q(input_7_load_16_reg_1251[2]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[3] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [3]),
        .Q(input_7_load_16_reg_1251[3]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[4] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [4]),
        .Q(input_7_load_16_reg_1251[4]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[5] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [5]),
        .Q(input_7_load_16_reg_1251[5]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[6] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [6]),
        .Q(input_7_load_16_reg_1251[6]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[7] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [7]),
        .Q(input_7_load_16_reg_1251[7]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[8] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [8]),
        .Q(input_7_load_16_reg_1251[8]),
        .R(1'b0));
  FDRE \input_7_load_16_reg_1251_reg[9] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_reg_1151_reg[15]_1 [9]),
        .Q(input_7_load_16_reg_1251[9]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [0]),
        .Q(input_7_load_17_reg_1261[0]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[10] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [10]),
        .Q(input_7_load_17_reg_1261[10]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[11] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [11]),
        .Q(input_7_load_17_reg_1261[11]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[12] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [12]),
        .Q(input_7_load_17_reg_1261[12]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[13] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [13]),
        .Q(input_7_load_17_reg_1261[13]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[14] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [14]),
        .Q(input_7_load_17_reg_1261[14]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[15] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [15]),
        .Q(input_7_load_17_reg_1261[15]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [1]),
        .Q(input_7_load_17_reg_1261[1]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [2]),
        .Q(input_7_load_17_reg_1261[2]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [3]),
        .Q(input_7_load_17_reg_1261[3]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [4]),
        .Q(input_7_load_17_reg_1261[4]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [5]),
        .Q(input_7_load_17_reg_1261[5]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [6]),
        .Q(input_7_load_17_reg_1261[6]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [7]),
        .Q(input_7_load_17_reg_1261[7]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[8] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [8]),
        .Q(input_7_load_17_reg_1261[8]),
        .R(1'b0));
  FDRE \input_7_load_17_reg_1261_reg[9] 
       (.C(ap_clk),
        .CE(DCT_1D_in_buf_col_0_address01),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [9]),
        .Q(input_7_load_17_reg_1261[9]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [0]),
        .Q(input_7_load_18_reg_1351[0]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[10] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [10]),
        .Q(input_7_load_18_reg_1351[10]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[11] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [11]),
        .Q(input_7_load_18_reg_1351[11]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[12] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [12]),
        .Q(input_7_load_18_reg_1351[12]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[13] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [13]),
        .Q(input_7_load_18_reg_1351[13]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[14] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [14]),
        .Q(input_7_load_18_reg_1351[14]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[15] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [15]),
        .Q(input_7_load_18_reg_1351[15]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [1]),
        .Q(input_7_load_18_reg_1351[1]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [2]),
        .Q(input_7_load_18_reg_1351[2]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [3]),
        .Q(input_7_load_18_reg_1351[3]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [4]),
        .Q(input_7_load_18_reg_1351[4]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [5]),
        .Q(input_7_load_18_reg_1351[5]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [6]),
        .Q(input_7_load_18_reg_1351[6]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [7]),
        .Q(input_7_load_18_reg_1351[7]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[8] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [8]),
        .Q(input_7_load_18_reg_1351[8]),
        .R(1'b0));
  FDRE \input_7_load_18_reg_1351_reg[9] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_reg_1151_reg[15]_1 [9]),
        .Q(input_7_load_18_reg_1351[9]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [0]),
        .Q(input_7_load_19_reg_1361[0]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[10] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [10]),
        .Q(input_7_load_19_reg_1361[10]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[11] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [11]),
        .Q(input_7_load_19_reg_1361[11]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[12] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [12]),
        .Q(input_7_load_19_reg_1361[12]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[13] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [13]),
        .Q(input_7_load_19_reg_1361[13]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[14] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [14]),
        .Q(input_7_load_19_reg_1361[14]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[15] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [15]),
        .Q(input_7_load_19_reg_1361[15]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[1] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [1]),
        .Q(input_7_load_19_reg_1361[1]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[2] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [2]),
        .Q(input_7_load_19_reg_1361[2]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[3] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [3]),
        .Q(input_7_load_19_reg_1361[3]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[4] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [4]),
        .Q(input_7_load_19_reg_1361[4]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[5] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [5]),
        .Q(input_7_load_19_reg_1361[5]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[6] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [6]),
        .Q(input_7_load_19_reg_1361[6]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[7] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [7]),
        .Q(input_7_load_19_reg_1361[7]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[8] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [8]),
        .Q(input_7_load_19_reg_1361[8]),
        .R(1'b0));
  FDRE \input_7_load_19_reg_1361_reg[9] 
       (.C(ap_clk),
        .CE(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [9]),
        .Q(input_7_load_19_reg_1361[9]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [0]),
        .Q(input_7_load_20_reg_1451[0]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [10]),
        .Q(input_7_load_20_reg_1451[10]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [11]),
        .Q(input_7_load_20_reg_1451[11]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [12]),
        .Q(input_7_load_20_reg_1451[12]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [13]),
        .Q(input_7_load_20_reg_1451[13]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [14]),
        .Q(input_7_load_20_reg_1451[14]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [15]),
        .Q(input_7_load_20_reg_1451[15]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [1]),
        .Q(input_7_load_20_reg_1451[1]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [2]),
        .Q(input_7_load_20_reg_1451[2]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [3]),
        .Q(input_7_load_20_reg_1451[3]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [4]),
        .Q(input_7_load_20_reg_1451[4]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [5]),
        .Q(input_7_load_20_reg_1451[5]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [6]),
        .Q(input_7_load_20_reg_1451[6]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [7]),
        .Q(input_7_load_20_reg_1451[7]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [8]),
        .Q(input_7_load_20_reg_1451[8]),
        .R(1'b0));
  FDRE \input_7_load_20_reg_1451_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_reg_1151_reg[15]_1 [9]),
        .Q(input_7_load_20_reg_1451[9]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [0]),
        .Q(input_7_load_21_reg_1461[0]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [10]),
        .Q(input_7_load_21_reg_1461[10]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [11]),
        .Q(input_7_load_21_reg_1461[11]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [12]),
        .Q(input_7_load_21_reg_1461[12]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [13]),
        .Q(input_7_load_21_reg_1461[13]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [14]),
        .Q(input_7_load_21_reg_1461[14]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [15]),
        .Q(input_7_load_21_reg_1461[15]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [1]),
        .Q(input_7_load_21_reg_1461[1]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [2]),
        .Q(input_7_load_21_reg_1461[2]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [3]),
        .Q(input_7_load_21_reg_1461[3]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [4]),
        .Q(input_7_load_21_reg_1461[4]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [5]),
        .Q(input_7_load_21_reg_1461[5]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [6]),
        .Q(input_7_load_21_reg_1461[6]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [7]),
        .Q(input_7_load_21_reg_1461[7]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [8]),
        .Q(input_7_load_21_reg_1461[8]),
        .R(1'b0));
  FDRE \input_7_load_21_reg_1461_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_20_reg_14460),
        .D(\input_7_load_15_reg_1161_reg[15]_1 [9]),
        .Q(input_7_load_21_reg_1461[9]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [0]),
        .Q(input_7_load_reg_1151[0]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [10]),
        .Q(input_7_load_reg_1151[10]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [11]),
        .Q(input_7_load_reg_1151[11]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [12]),
        .Q(input_7_load_reg_1151[12]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [13]),
        .Q(input_7_load_reg_1151[13]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [14]),
        .Q(input_7_load_reg_1151[14]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [15]),
        .Q(input_7_load_reg_1151[15]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [1]),
        .Q(input_7_load_reg_1151[1]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [2]),
        .Q(input_7_load_reg_1151[2]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [3]),
        .Q(input_7_load_reg_1151[3]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [4]),
        .Q(input_7_load_reg_1151[4]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [5]),
        .Q(input_7_load_reg_1151[5]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [6]),
        .Q(input_7_load_reg_1151[6]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [7]),
        .Q(input_7_load_reg_1151[7]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [8]),
        .Q(input_7_load_reg_1151[8]),
        .R(1'b0));
  FDRE \input_7_load_reg_1151_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_15_reg_11560),
        .D(\input_7_load_reg_1151_reg[15]_1 [9]),
        .Q(input_7_load_reg_1151[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__10
       (.I0(input_6_load_reg_1146[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_45__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10__11
       (.I0(input_6_load_18_reg_1346[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_43__8_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10__12
       (.I0(input_6_load_19_reg_1356[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_42__8_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_10__21
       (.I0(ram_reg_bram_0_10[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_42__14_n_0),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_10__22
       (.I0(ram_reg_bram_0_13[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[12]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_44__13_n_0),
        .O(ram_reg_bram_0_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__7
       (.I0(input_6_load_17_reg_1256[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_42__4_n_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__8
       (.I0(input_6_load_16_reg_1246[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_44__5_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__9
       (.I0(input_6_load_15_reg_1156[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_42__6_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__10
       (.I0(input_6_load_reg_1146[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_46__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11__11
       (.I0(input_6_load_18_reg_1346[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_44__8_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11__12
       (.I0(input_6_load_19_reg_1356[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_43__9_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_11__21
       (.I0(ram_reg_bram_0_10[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_43__14_n_0),
        .O(ram_reg_bram_0_0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_11__22
       (.I0(ram_reg_bram_0_13[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[11]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_45__13_n_0),
        .O(ram_reg_bram_0_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__7
       (.I0(input_6_load_17_reg_1256[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_43__4_n_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__8
       (.I0(input_6_load_16_reg_1246[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_45__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__9
       (.I0(input_6_load_15_reg_1156[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_43__6_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__10
       (.I0(input_6_load_reg_1146[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_47__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12__11
       (.I0(input_6_load_18_reg_1346[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_45__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12__12
       (.I0(input_6_load_19_reg_1356[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_44__9_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_12__21
       (.I0(ram_reg_bram_0_10[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_44__14_n_0),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_12__22
       (.I0(ram_reg_bram_0_13[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_46__13_n_0),
        .O(ram_reg_bram_0_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__7
       (.I0(input_6_load_17_reg_1256[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_44__4_n_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__8
       (.I0(input_6_load_16_reg_1246[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_46__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__9
       (.I0(input_6_load_15_reg_1156[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_44__6_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__10
       (.I0(input_6_load_reg_1146[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_48__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_13__11
       (.I0(input_6_load_18_reg_1346[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_46__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_13__12
       (.I0(input_6_load_19_reg_1356[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_45__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_13__21
       (.I0(ram_reg_bram_0_10[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_45__14_n_0),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_13__22
       (.I0(ram_reg_bram_0_13[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_47__13_n_0),
        .O(ram_reg_bram_0_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__7
       (.I0(input_6_load_17_reg_1256[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_45__5_n_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__8
       (.I0(input_6_load_16_reg_1246[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_47__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__9
       (.I0(input_6_load_15_reg_1156[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_45__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__10
       (.I0(input_6_load_reg_1146[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_49__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_14__11
       (.I0(input_6_load_18_reg_1346[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_47__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_14__12
       (.I0(input_6_load_19_reg_1356[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_46__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_14__21
       (.I0(ram_reg_bram_0_10[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_46__14_n_0),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_14__22
       (.I0(ram_reg_bram_0_13[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_48__13_n_0),
        .O(ram_reg_bram_0_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__7
       (.I0(input_6_load_17_reg_1256[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_46__5_n_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__8
       (.I0(input_6_load_16_reg_1246[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_48__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__9
       (.I0(input_6_load_15_reg_1156[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_46__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__10
       (.I0(input_6_load_reg_1146[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_50__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_15__11
       (.I0(input_6_load_18_reg_1346[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_48__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_15__12
       (.I0(input_6_load_19_reg_1356[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_47__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_15__21
       (.I0(ram_reg_bram_0_10[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_47__14_n_0),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_15__22
       (.I0(ram_reg_bram_0_13[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_49__13_n_0),
        .O(ram_reg_bram_0_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__7
       (.I0(input_6_load_17_reg_1256[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_47__5_n_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__8
       (.I0(input_6_load_16_reg_1246[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_49__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__9
       (.I0(input_6_load_15_reg_1156[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_47__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__10
       (.I0(input_6_load_reg_1146[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_51__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_16__11
       (.I0(input_6_load_18_reg_1346[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_49__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_16__12
       (.I0(input_6_load_19_reg_1356[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_48__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_16__21
       (.I0(ram_reg_bram_0_10[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_48__14_n_0),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_16__22
       (.I0(ram_reg_bram_0_13[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_50__12_n_0),
        .O(ram_reg_bram_0_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__7
       (.I0(input_6_load_17_reg_1256[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_48__5_n_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__8
       (.I0(input_6_load_16_reg_1246[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_50__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__9
       (.I0(input_6_load_15_reg_1156[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_48__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_17__10
       (.I0(input_6_load_18_reg_1346[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_50__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_17__11
       (.I0(input_7_load_19_reg_1361[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_49__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_17__15
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[15]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_49__14_n_0),
        .O(ram_reg_bram_0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_17__16
       (.I0(ram_reg_bram_0_13[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_51__12_n_0),
        .O(ram_reg_bram_0_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__6
       (.I0(input_7_load_17_reg_1261[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_49__5_n_0),
        .O(DINBDIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__7
       (.I0(input_6_load_16_reg_1246[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_51__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__8
       (.I0(input_7_load_15_reg_1161[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_49__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__9
       (.I0(input_6_load_reg_1146[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_52__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_18__10
       (.I0(input_6_load_18_reg_1346[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_51__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_18__11
       (.I0(input_7_load_19_reg_1361[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_50__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_18__13
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[14]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_50__13_n_0),
        .O(ram_reg_bram_0[14]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_18__14
       (.I0(ram_reg_bram_0_13[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_52__12_n_0),
        .O(ram_reg_bram_0_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__6
       (.I0(input_7_load_17_reg_1261[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_50__5_n_0),
        .O(DINBDIN[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__7
       (.I0(input_6_load_16_reg_1246[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_52__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__8
       (.I0(input_7_load_15_reg_1161[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_50__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__9
       (.I0(input_6_load_reg_1146[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_53__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_19__10
       (.I0(input_6_load_18_reg_1346[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_52__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_19__11
       (.I0(input_7_load_19_reg_1361[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_51__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_19__13
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[13]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_51__13_n_0),
        .O(ram_reg_bram_0[13]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_19__14
       (.I0(ram_reg_bram_0_13[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_53__12_n_0),
        .O(ram_reg_bram_0_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__6
       (.I0(input_7_load_17_reg_1261[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_51__5_n_0),
        .O(DINBDIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__7
       (.I0(input_6_load_16_reg_1246[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_53__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__8
       (.I0(input_7_load_15_reg_1161[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_51__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__9
       (.I0(input_6_load_reg_1146[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_54__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__0
       (.I0(grp_DCT_1D_fu_874_ap_start_reg),
        .I1(ram_reg_bram_0_8),
        .I2(WEBWE),
        .O(DCT_1D_in_buf_col_6_ce0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__1
       (.I0(grp_DCT_1D_fu_874_ap_start_reg),
        .I1(ram_reg_bram_0_8),
        .I2(WEA),
        .O(DCT_1D_in_buf_col_5_ce0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__12
       (.I0(input_6_load_17_reg_1256[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_33__6_n_0),
        .O(DINADIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__13
       (.I0(input_6_load_15_reg_1156[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_33__8_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    ram_reg_bram_0_i_1__14
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_fu_800_ap_start_reg),
        .I4(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I5(reg_10420),
        .O(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_1__15
       (.I0(ram_reg_bram_0_4),
        .I1(\ap_CS_fsm_reg[20] ),
        .O(DCT_1D_out_buf_row_0_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_1__16
       (.I0(input_6_load_19_reg_1356[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_33__11_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__2
       (.I0(grp_DCT_1D_fu_874_ap_start_reg),
        .I1(ram_reg_bram_0_8),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .O(DCT_1D_in_buf_col_2_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_1__23
       (.I0(ram_reg_bram_0_10[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[15]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_33__15_n_0),
        .O(ram_reg_bram_0_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__3
       (.I0(grp_DCT_1D_fu_874_ap_start_reg),
        .I1(ram_reg_bram_0_8),
        .I2(grp_DCT_2D_fu_410_ap_start_reg_reg),
        .O(DCT_1D_in_buf_col_1_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_20__10
       (.I0(input_6_load_18_reg_1346[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_53__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_20__11
       (.I0(input_7_load_19_reg_1361[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_52__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_20__13
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[12]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_52__13_n_0),
        .O(ram_reg_bram_0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_20__14
       (.I0(ram_reg_bram_0_13[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_54__12_n_0),
        .O(ram_reg_bram_0_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__6
       (.I0(input_7_load_17_reg_1261[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_52__5_n_0),
        .O(DINBDIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__7
       (.I0(input_6_load_16_reg_1246[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_54__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__8
       (.I0(input_7_load_15_reg_1161[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_52__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__9
       (.I0(input_6_load_reg_1146[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_55__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_21__10
       (.I0(input_6_load_18_reg_1346[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_54__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_21__11
       (.I0(input_7_load_19_reg_1361[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_53__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_21__13
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[11]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_53__13_n_0),
        .O(ram_reg_bram_0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_21__14
       (.I0(ram_reg_bram_0_13[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_55__12_n_0),
        .O(ram_reg_bram_0_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__6
       (.I0(input_7_load_17_reg_1261[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_53__5_n_0),
        .O(DINBDIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__7
       (.I0(input_6_load_16_reg_1246[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_55__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__8
       (.I0(input_7_load_15_reg_1161[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_53__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__9
       (.I0(input_6_load_reg_1146[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_56__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_22__10
       (.I0(input_6_load_18_reg_1346[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_55__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_22__11
       (.I0(input_7_load_19_reg_1361[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_54__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_22__13
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_54__13_n_0),
        .O(ram_reg_bram_0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_22__14
       (.I0(ram_reg_bram_0_13[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_56__12_n_0),
        .O(ram_reg_bram_0_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__6
       (.I0(input_7_load_17_reg_1261[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_54__5_n_0),
        .O(DINBDIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__7
       (.I0(input_6_load_16_reg_1246[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_56__6_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__8
       (.I0(input_7_load_15_reg_1161[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_54__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__9
       (.I0(input_6_load_reg_1146[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_57__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_23__10
       (.I0(input_7_load_19_reg_1361[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_55__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_23__12
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_55__13_n_0),
        .O(ram_reg_bram_0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_23__13
       (.I0(DOUTBDOUT[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[15]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_57__11_n_0),
        .O(ram_reg_bram_0_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__5
       (.I0(input_7_load_17_reg_1261[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_55__5_n_0),
        .O(DINBDIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__6
       (.I0(input_7_load_16_reg_1251[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_57__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__7
       (.I0(input_7_load_15_reg_1161[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_55__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__8
       (.I0(input_6_load_reg_1146[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_58__8_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_23__9
       (.I0(input_7_load_18_reg_1351[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_56__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_24__10
       (.I0(input_7_load_19_reg_1361[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_56__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_24__11
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_56__13_n_0),
        .O(ram_reg_bram_0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_24__12
       (.I0(DOUTBDOUT[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[14]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_58__11_n_0),
        .O(ram_reg_bram_0_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__5
       (.I0(input_7_load_17_reg_1261[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_56__5_n_0),
        .O(DINBDIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__6
       (.I0(input_7_load_16_reg_1251[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_58__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__7
       (.I0(input_7_load_15_reg_1161[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_56__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__8
       (.I0(input_7_load_reg_1151[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_59__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_24__9
       (.I0(input_7_load_18_reg_1351[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_57__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_25__10
       (.I0(input_7_load_18_reg_1351[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_58__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_25__11
       (.I0(input_7_load_19_reg_1361[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_57__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_25__12
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_57__12_n_0),
        .O(ram_reg_bram_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_25__13
       (.I0(DOUTBDOUT[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[13]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_59__11_n_0),
        .O(ram_reg_bram_0_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__6
       (.I0(input_7_load_17_reg_1261[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_57__5_n_0),
        .O(DINBDIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__7
       (.I0(input_7_load_16_reg_1251[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_59__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__8
       (.I0(input_7_load_15_reg_1161[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_57__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__9
       (.I0(input_7_load_reg_1151[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_60__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_26__10
       (.I0(input_7_load_19_reg_1361[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_58__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_26__12
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_58__12_n_0),
        .O(ram_reg_bram_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_26__13
       (.I0(DOUTBDOUT[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[12]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_60__11_n_0),
        .O(ram_reg_bram_0_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__5
       (.I0(input_7_load_17_reg_1261[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_58__5_n_0),
        .O(DINBDIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__6
       (.I0(input_7_load_16_reg_1251[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_60__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__7
       (.I0(input_7_load_15_reg_1161[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_58__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__8
       (.I0(input_7_load_reg_1151[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_61__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_26__9
       (.I0(input_7_load_18_reg_1351[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_59__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'h5D5D5D5D5D5D5DFF)) 
    ram_reg_bram_0_i_27__10
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_bram_0_17),
        .I2(Q[9]),
        .I3(ram_reg_bram_0_i_34__13_n_0),
        .I4(DCT_1D_in_buf_col_0_address01),
        .I5(reg_10020),
        .O(\ap_CS_fsm_reg[20] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_27__11
       (.I0(input_7_load_18_reg_1351[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_60__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_27__12
       (.I0(input_7_load_19_reg_1361[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_59__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_27__13
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_59__12_n_0),
        .O(ram_reg_bram_0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_27__14
       (.I0(DOUTBDOUT[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[11]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_61__11_n_0),
        .O(ram_reg_bram_0_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__6
       (.I0(input_7_load_17_reg_1261[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_59__5_n_0),
        .O(DINBDIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__7
       (.I0(input_7_load_16_reg_1251[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_61__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__8
       (.I0(input_7_load_15_reg_1161[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_59__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__9
       (.I0(input_7_load_reg_1151[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_62__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_28__10
       (.I0(input_7_load_18_reg_1351[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_61__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_28__11
       (.I0(input_7_load_19_reg_1361[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_60__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_28__13
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_60__12_n_0),
        .O(ram_reg_bram_0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_28__14
       (.I0(DOUTBDOUT[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_62__11_n_0),
        .O(ram_reg_bram_0_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__6
       (.I0(input_7_load_17_reg_1261[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_60__5_n_0),
        .O(DINBDIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__7
       (.I0(input_7_load_16_reg_1251[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_62__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__8
       (.I0(input_7_load_15_reg_1161[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_60__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__9
       (.I0(input_7_load_reg_1151[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_63__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_29__10
       (.I0(input_7_load_19_reg_1361[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_61__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_29__12
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_61__12_n_0),
        .O(ram_reg_bram_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_29__13
       (.I0(DOUTBDOUT[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_63__11_n_0),
        .O(ram_reg_bram_0_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__5
       (.I0(input_7_load_17_reg_1261[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_61__5_n_0),
        .O(DINBDIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__6
       (.I0(input_7_load_16_reg_1251[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_63__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__7
       (.I0(input_7_load_15_reg_1161[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_61__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__8
       (.I0(input_7_load_reg_1151[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_64__8_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_29__9
       (.I0(input_7_load_18_reg_1351[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_62__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFA8)) 
    ram_reg_bram_0_i_2__10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_i_39__10_n_0),
        .I5(ram_reg_bram_0_18),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_2__11
       (.I0(input_6_load_19_reg_1356[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_34__11_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_2__19
       (.I0(ram_reg_bram_0_10[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[14]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_34__15_n_0),
        .O(ram_reg_bram_0_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__5
       (.I0(input_6_load_17_reg_1256[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_34__6_n_0),
        .O(DINADIN[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__6
       (.I0(input_6_load_15_reg_1156[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_34__8_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_bram_0_i_2__7
       (.I0(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I1(input_6_load_20_reg_14460),
        .I2(DCT_1D_in_buf_col_0_address01),
        .I3(ram_reg_bram_0_i_39__10_n_0),
        .I4(ram_reg_bram_0_15),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    ram_reg_bram_0_i_2__8
       (.I0(\ap_CS_fsm_reg[2]_1 [1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_1[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(ram_reg_bram_0_16),
        .O(WEA));
  LUT6 #(
    .INIT(64'h00000000E0EEE000)) 
    ram_reg_bram_0_i_2__9
       (.I0(reg_10420),
        .I1(reg_10020),
        .I2(grp_DCT_2D_fu_410_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ram_reg_bram_0_17),
        .O(grp_DCT_2D_fu_410_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_8),
        .I2(input_6_load_20_reg_14460),
        .I3(ram_reg_bram_0_i_39__10_n_0),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_30__10
       (.I0(input_7_load_19_reg_1361[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_62__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h77770070)) 
    ram_reg_bram_0_i_30__11
       (.I0(grp_DCT_2D_fu_410_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_DCT_2D_fu_410_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_30__12
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_62__12_n_0),
        .O(ram_reg_bram_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_30__13
       (.I0(DOUTBDOUT[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_64__11_n_0),
        .O(ram_reg_bram_0_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__5
       (.I0(input_7_load_17_reg_1261[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_62__5_n_0),
        .O(DINBDIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__6
       (.I0(input_7_load_16_reg_1251[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_64__6_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__7
       (.I0(input_7_load_15_reg_1161[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_62__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__8
       (.I0(input_7_load_reg_1151[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_65__6_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_30__9
       (.I0(input_7_load_18_reg_1351[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_63__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_31__10
       (.I0(input_7_load_19_reg_1361[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_63__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_31__12
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_63__12_n_0),
        .O(ram_reg_bram_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_31__13
       (.I0(DOUTBDOUT[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_65__8_n_0),
        .O(ram_reg_bram_0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__5
       (.I0(input_7_load_17_reg_1261[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_63__5_n_0),
        .O(DINBDIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__6
       (.I0(input_7_load_16_reg_1251[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_65__5_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__7
       (.I0(input_7_load_15_reg_1161[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_63__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__8
       (.I0(input_7_load_reg_1151[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_66__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_31__9
       (.I0(input_7_load_18_reg_1351[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_64__9_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_32__10
       (.I0(input_7_load_19_reg_1361[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_64__10_n_0),
        .O(\input_7_load_19_reg_1361_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_32__12
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_9[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_64__12_n_0),
        .O(ram_reg_bram_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_32__13
       (.I0(DOUTBDOUT[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_66__5_n_0),
        .O(ram_reg_bram_0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__5
       (.I0(input_7_load_17_reg_1261[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_64__5_n_0),
        .O(DINBDIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__6
       (.I0(input_7_load_16_reg_1251[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_66__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__7
       (.I0(input_7_load_15_reg_1161[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_64__7_n_0),
        .O(\input_7_load_15_reg_1161_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__8
       (.I0(input_7_load_reg_1151[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_67__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_32__9
       (.I0(input_7_load_18_reg_1351[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_65__7_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_33__10
       (.I0(input_7_load_18_reg_1351[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_66__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_33__11
       (.I0(reg_1030[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[15]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[15]),
        .O(ram_reg_bram_0_i_33__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_33__13
       (.I0(DOUTBDOUT[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_67__5_n_0),
        .O(ram_reg_bram_0_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__15
       (.I0(input_6_load_21_reg_1456[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[15]),
        .O(ram_reg_bram_0_i_33__15_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_33__6
       (.I0(reg_1054[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[15]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[15]),
        .O(ram_reg_bram_0_i_33__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__7
       (.I0(input_7_load_16_reg_1251[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_67__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_33__8
       (.I0(reg_1030[15]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[15]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[15]),
        .O(ram_reg_bram_0_i_33__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__9
       (.I0(input_7_load_reg_1151[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_68__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_34__10
       (.I0(input_7_load_18_reg_1351[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_67__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_34__11
       (.I0(reg_1030[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[14]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[14]),
        .O(ram_reg_bram_0_i_34__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_34__12
       (.I0(DOUTBDOUT[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_68__5_n_0),
        .O(ram_reg_bram_0_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_34__13
       (.I0(grp_transpose_matrix_fu_800_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ram_reg_bram_0_i_34__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__15
       (.I0(input_6_load_21_reg_1456[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[14]),
        .O(ram_reg_bram_0_i_34__15_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_34__6
       (.I0(reg_1054[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[14]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[14]),
        .O(ram_reg_bram_0_i_34__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__7
       (.I0(input_7_load_16_reg_1251[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_68__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_34__8
       (.I0(reg_1030[14]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[14]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[14]),
        .O(ram_reg_bram_0_i_34__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__9
       (.I0(input_7_load_reg_1151[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_69__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_35__10
       (.I0(reg_1030[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[13]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[13]),
        .O(ram_reg_bram_0_i_35__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_35__11
       (.I0(DOUTBDOUT[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_69__5_n_0),
        .O(ram_reg_bram_0_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__14
       (.I0(input_6_load_21_reg_1456[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[13]),
        .O(ram_reg_bram_0_i_35__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_35__5
       (.I0(reg_1054[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[13]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[13]),
        .O(ram_reg_bram_0_i_35__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__6
       (.I0(input_7_load_16_reg_1251[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_69__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_35__7
       (.I0(reg_1030[13]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[13]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[13]),
        .O(ram_reg_bram_0_i_35__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__8
       (.I0(input_7_load_reg_1151[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_70__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_35__9
       (.I0(input_7_load_18_reg_1351[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_68__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_36__10
       (.I0(reg_1030[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[12]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[12]),
        .O(ram_reg_bram_0_i_36__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_36__11
       (.I0(DOUTBDOUT[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_70__5_n_0),
        .O(ram_reg_bram_0_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__13
       (.I0(input_6_load_21_reg_1456[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[12]),
        .O(ram_reg_bram_0_i_36__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_36__5
       (.I0(reg_1054[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[12]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[12]),
        .O(ram_reg_bram_0_i_36__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__6
       (.I0(input_7_load_16_reg_1251[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_70__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_36__7
       (.I0(reg_1030[12]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[12]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[12]),
        .O(ram_reg_bram_0_i_36__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__8
       (.I0(input_7_load_reg_1151[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_71__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_36__9
       (.I0(input_7_load_18_reg_1351[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_69__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_37__10
       (.I0(reg_1030[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[11]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[11]),
        .O(ram_reg_bram_0_i_37__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_37__11
       (.I0(DOUTBDOUT[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_71__5_n_0),
        .O(ram_reg_bram_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37__13
       (.I0(input_6_load_21_reg_1456[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[11]),
        .O(ram_reg_bram_0_i_37__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_37__5
       (.I0(reg_1054[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[11]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[11]),
        .O(ram_reg_bram_0_i_37__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37__6
       (.I0(input_7_load_16_reg_1251[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_71__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_37__7
       (.I0(reg_1030[11]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[11]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[11]),
        .O(ram_reg_bram_0_i_37__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37__8
       (.I0(input_7_load_reg_1151[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_72__3_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_37__9
       (.I0(input_7_load_18_reg_1351[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_70__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38__10
       (.I0(reg_1030[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[10]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[10]),
        .O(ram_reg_bram_0_i_38__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_38__11
       (.I0(DOUTBDOUT[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_12[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_72__4_n_0),
        .O(ram_reg_bram_0_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38__13
       (.I0(input_6_load_21_reg_1456[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[10]),
        .O(ram_reg_bram_0_i_38__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38__5
       (.I0(reg_1054[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[10]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[10]),
        .O(ram_reg_bram_0_i_38__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38__6
       (.I0(input_7_load_16_reg_1251[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_72__2_n_0),
        .O(\input_7_load_16_reg_1251_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38__7
       (.I0(reg_1030[10]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[10]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[10]),
        .O(ram_reg_bram_0_i_38__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38__8
       (.I0(input_7_load_reg_1151[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_73__2_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_38__9
       (.I0(input_7_load_18_reg_1351[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_71__4_n_0),
        .O(\input_7_load_18_reg_1351_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_39__10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_bram_0_i_39__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_39__13
       (.I0(input_6_load_21_reg_1456[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[9]),
        .O(ram_reg_bram_0_i_39__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39__6
       (.I0(reg_1054[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[9]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[9]),
        .O(ram_reg_bram_0_i_39__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39__7
       (.I0(reg_1030[9]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[9]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[9]),
        .O(ram_reg_bram_0_i_39__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_39__8
       (.I0(input_7_load_reg_1151[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_74__0_n_0),
        .O(\input_7_load_reg_1151_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39__9
       (.I0(reg_1030[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[9]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[9]),
        .O(ram_reg_bram_0_i_39__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_8),
        .I2(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I3(input_6_load_20_reg_14460),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_8),
        .I2(ram_reg_bram_0_i_39__10_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__10
       (.I0(input_6_load_17_reg_1256[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_35__5_n_0),
        .O(DINADIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__11
       (.I0(input_6_load_15_reg_1156[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_35__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_3__12
       (.I0(input_6_load_19_reg_1356[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_35__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'hEEEEEEEF000F000F)) 
    ram_reg_bram_0_i_3__13
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(ram_reg_bram_0_19),
        .I3(ram_reg_bram_0_i_40__12_n_0),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFF)) 
    ram_reg_bram_0_i_3__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(ram_reg_bram_0_8),
        .I5(ram_reg_bram_0_i_40__12_n_0),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_3__21
       (.I0(ram_reg_bram_0_10[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[13]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_35__14_n_0),
        .O(ram_reg_bram_0_0[13]));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_8),
        .I2(ram_reg_bram_0_i_39__10_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(input_6_load_20_reg_14460),
        .I5(ap_enable_reg_pp0_iter0_1),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__10
       (.I0(reg_1030[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[8]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[8]),
        .O(ram_reg_bram_0_i_40__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_40__12
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_bram_0_i_40__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_40__14
       (.I0(input_6_load_21_reg_1456[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[8]),
        .O(ram_reg_bram_0_i_40__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__7
       (.I0(reg_1054[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[8]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[8]),
        .O(ram_reg_bram_0_i_40__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__8
       (.I0(reg_1030[8]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[8]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[8]),
        .O(ram_reg_bram_0_i_40__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__9
       (.I0(reg_1002[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[15]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[15]),
        .O(ram_reg_bram_0_i_40__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41__13
       (.I0(input_6_load_20_reg_1446[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[15]),
        .O(ram_reg_bram_0_i_41__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41__14
       (.I0(input_6_load_21_reg_1456[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[7]),
        .O(ram_reg_bram_0_i_41__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__3
       (.I0(reg_1054[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[7]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[7]),
        .O(ram_reg_bram_0_i_41__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__4
       (.I0(reg_1042[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[15]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[15]),
        .O(ram_reg_bram_0_i_41__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__5
       (.I0(reg_1030[7]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[7]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[7]),
        .O(ram_reg_bram_0_i_41__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__6
       (.I0(reg_1002[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[14]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[14]),
        .O(ram_reg_bram_0_i_41__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__7
       (.I0(reg_1030[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[7]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[7]),
        .O(ram_reg_bram_0_i_41__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42__13
       (.I0(input_6_load_20_reg_1446[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[14]),
        .O(ram_reg_bram_0_i_42__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42__14
       (.I0(input_6_load_21_reg_1456[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[6]),
        .O(ram_reg_bram_0_i_42__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__4
       (.I0(reg_1054[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[6]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[6]),
        .O(ram_reg_bram_0_i_42__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__5
       (.I0(reg_1042[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[14]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[14]),
        .O(ram_reg_bram_0_i_42__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__6
       (.I0(reg_1030[6]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[6]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[6]),
        .O(ram_reg_bram_0_i_42__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__7
       (.I0(reg_1002[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[13]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[13]),
        .O(ram_reg_bram_0_i_42__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__8
       (.I0(reg_1030[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[6]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[6]),
        .O(ram_reg_bram_0_i_42__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_43__13
       (.I0(input_6_load_20_reg_1446[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[13]),
        .O(ram_reg_bram_0_i_43__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_43__14
       (.I0(input_6_load_21_reg_1456[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[5]),
        .O(ram_reg_bram_0_i_43__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__4
       (.I0(reg_1054[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[5]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[5]),
        .O(ram_reg_bram_0_i_43__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__5
       (.I0(reg_1042[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[13]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[13]),
        .O(ram_reg_bram_0_i_43__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__6
       (.I0(reg_1030[5]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[5]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[5]),
        .O(ram_reg_bram_0_i_43__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__7
       (.I0(reg_1002[15]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[15]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[15]),
        .O(ram_reg_bram_0_i_43__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__8
       (.I0(reg_1002[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[12]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[12]),
        .O(ram_reg_bram_0_i_43__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__9
       (.I0(reg_1030[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[5]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[5]),
        .O(ram_reg_bram_0_i_43__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_44__13
       (.I0(input_6_load_20_reg_1446[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[12]),
        .O(ram_reg_bram_0_i_44__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_44__14
       (.I0(input_6_load_21_reg_1456[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[4]),
        .O(ram_reg_bram_0_i_44__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__4
       (.I0(reg_1054[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[4]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[4]),
        .O(ram_reg_bram_0_i_44__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__5
       (.I0(reg_1042[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[12]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[12]),
        .O(ram_reg_bram_0_i_44__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__6
       (.I0(reg_1030[4]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[4]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[4]),
        .O(ram_reg_bram_0_i_44__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__7
       (.I0(reg_1002[14]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[14]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[14]),
        .O(ram_reg_bram_0_i_44__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__8
       (.I0(reg_1002[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[11]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[11]),
        .O(ram_reg_bram_0_i_44__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__9
       (.I0(reg_1030[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[4]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[4]),
        .O(ram_reg_bram_0_i_44__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__10
       (.I0(reg_1030[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[3]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[3]),
        .O(ram_reg_bram_0_i_45__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_45__13
       (.I0(input_6_load_20_reg_1446[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[11]),
        .O(ram_reg_bram_0_i_45__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_45__14
       (.I0(input_6_load_21_reg_1456[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[3]),
        .O(ram_reg_bram_0_i_45__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__5
       (.I0(reg_1054[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[3]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[3]),
        .O(ram_reg_bram_0_i_45__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__6
       (.I0(reg_1042[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[11]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[11]),
        .O(ram_reg_bram_0_i_45__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__7
       (.I0(reg_1030[3]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[3]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[3]),
        .O(ram_reg_bram_0_i_45__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__8
       (.I0(reg_1002[13]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[13]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[13]),
        .O(ram_reg_bram_0_i_45__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__9
       (.I0(reg_1002[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[10]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[10]),
        .O(ram_reg_bram_0_i_45__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__10
       (.I0(reg_1030[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[2]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[2]),
        .O(ram_reg_bram_0_i_46__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_46__13
       (.I0(input_6_load_20_reg_1446[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[10]),
        .O(ram_reg_bram_0_i_46__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_46__14
       (.I0(input_6_load_21_reg_1456[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[2]),
        .O(ram_reg_bram_0_i_46__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__5
       (.I0(reg_1054[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[2]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[2]),
        .O(ram_reg_bram_0_i_46__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__6
       (.I0(reg_1042[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[10]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[10]),
        .O(ram_reg_bram_0_i_46__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__7
       (.I0(reg_1030[2]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[2]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[2]),
        .O(ram_reg_bram_0_i_46__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__8
       (.I0(reg_1002[12]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[12]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[12]),
        .O(ram_reg_bram_0_i_46__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__9
       (.I0(reg_1002[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[9]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[9]),
        .O(ram_reg_bram_0_i_46__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__10
       (.I0(reg_1030[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[1]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[1]),
        .O(ram_reg_bram_0_i_47__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_47__13
       (.I0(input_6_load_20_reg_1446[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[9]),
        .O(ram_reg_bram_0_i_47__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_47__14
       (.I0(input_6_load_21_reg_1456[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[1]),
        .O(ram_reg_bram_0_i_47__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__5
       (.I0(reg_1054[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[1]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[1]),
        .O(ram_reg_bram_0_i_47__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__6
       (.I0(reg_1042[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[9]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[9]),
        .O(ram_reg_bram_0_i_47__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__7
       (.I0(reg_1030[1]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[1]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[1]),
        .O(ram_reg_bram_0_i_47__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__8
       (.I0(reg_1002[11]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[11]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[11]),
        .O(ram_reg_bram_0_i_47__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__9
       (.I0(reg_1002[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[8]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[8]),
        .O(ram_reg_bram_0_i_47__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__10
       (.I0(reg_1030[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_10[0]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_11[0]),
        .O(ram_reg_bram_0_i_48__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_48__13
       (.I0(input_6_load_20_reg_1446[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[8]),
        .O(ram_reg_bram_0_i_48__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_48__14
       (.I0(input_6_load_21_reg_1456[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1054[0]),
        .O(ram_reg_bram_0_i_48__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__5
       (.I0(reg_1054[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_10[0]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_11[0]),
        .O(ram_reg_bram_0_i_48__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__6
       (.I0(reg_1042[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[8]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[8]),
        .O(ram_reg_bram_0_i_48__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__7
       (.I0(reg_1030[0]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_10[0]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_11[0]),
        .O(ram_reg_bram_0_i_48__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__8
       (.I0(reg_1002[10]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[10]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[10]),
        .O(ram_reg_bram_0_i_48__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__9
       (.I0(reg_1002[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[7]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[7]),
        .O(ram_reg_bram_0_i_48__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__10
       (.I0(reg_1036[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[15]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[15]),
        .O(ram_reg_bram_0_i_49__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_49__13
       (.I0(input_6_load_20_reg_1446[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[7]),
        .O(ram_reg_bram_0_i_49__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_49__14
       (.I0(input_7_load_21_reg_1461[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[15]),
        .O(ram_reg_bram_0_i_49__14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__5
       (.I0(reg_1060[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[15]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[15]),
        .O(ram_reg_bram_0_i_49__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__6
       (.I0(reg_1042[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[7]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[7]),
        .O(ram_reg_bram_0_i_49__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__7
       (.I0(reg_1036[15]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[15]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[15]),
        .O(ram_reg_bram_0_i_49__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__8
       (.I0(reg_1002[9]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[9]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[9]),
        .O(ram_reg_bram_0_i_49__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__9
       (.I0(reg_1002[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[6]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[6]),
        .O(ram_reg_bram_0_i_49__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hBB88BBB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_8),
        .I2(DCT_1D_in_buf_col_0_address01),
        .I3(input_6_load_20_reg_14460),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hB888B888BBBBB888)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_8),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(input_6_load_20_reg_14460),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__10
       (.I0(input_6_load_17_reg_1256[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_36__5_n_0),
        .O(DINADIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__11
       (.I0(input_6_load_15_reg_1156[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_36__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_4__12
       (.I0(input_6_load_19_reg_1356[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_36__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hBBBB88B8)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_8),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  LUT5 #(
    .INIT(32'hCCFEF0F0)) 
    ram_reg_bram_0_i_4__20
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_DCT_2D_fu_410_ap_start_reg_reg_0),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_4__22
       (.I0(ram_reg_bram_0_10[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[12]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_36__13_n_0),
        .O(ram_reg_bram_0_0[12]));
  LUT6 #(
    .INIT(64'hBBBBBBABBABABAAA)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_3),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_6),
        .O(ADDRBWRADDR));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__10
       (.I0(reg_1036[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[14]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[14]),
        .O(ram_reg_bram_0_i_50__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_50__12
       (.I0(input_6_load_20_reg_1446[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[6]),
        .O(ram_reg_bram_0_i_50__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_50__13
       (.I0(input_7_load_21_reg_1461[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[14]),
        .O(ram_reg_bram_0_i_50__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__5
       (.I0(reg_1060[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[14]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[14]),
        .O(ram_reg_bram_0_i_50__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__6
       (.I0(reg_1042[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[6]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[6]),
        .O(ram_reg_bram_0_i_50__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__7
       (.I0(reg_1036[14]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[14]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[14]),
        .O(ram_reg_bram_0_i_50__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__8
       (.I0(reg_1002[8]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[8]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[8]),
        .O(ram_reg_bram_0_i_50__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__9
       (.I0(reg_1002[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[5]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[5]),
        .O(ram_reg_bram_0_i_50__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__10
       (.I0(reg_1036[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[13]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[13]),
        .O(ram_reg_bram_0_i_51__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_51__12
       (.I0(input_6_load_20_reg_1446[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[5]),
        .O(ram_reg_bram_0_i_51__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_51__13
       (.I0(input_7_load_21_reg_1461[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[13]),
        .O(ram_reg_bram_0_i_51__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__5
       (.I0(reg_1060[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[13]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[13]),
        .O(ram_reg_bram_0_i_51__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__6
       (.I0(reg_1042[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[5]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[5]),
        .O(ram_reg_bram_0_i_51__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__7
       (.I0(reg_1036[13]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[13]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[13]),
        .O(ram_reg_bram_0_i_51__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__8
       (.I0(reg_1002[7]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[7]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[7]),
        .O(ram_reg_bram_0_i_51__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__9
       (.I0(reg_1002[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[4]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[4]),
        .O(ram_reg_bram_0_i_51__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__10
       (.I0(reg_1036[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[12]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[12]),
        .O(ram_reg_bram_0_i_52__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_52__12
       (.I0(input_6_load_20_reg_1446[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[4]),
        .O(ram_reg_bram_0_i_52__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_52__13
       (.I0(input_7_load_21_reg_1461[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[12]),
        .O(ram_reg_bram_0_i_52__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__5
       (.I0(reg_1060[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[12]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[12]),
        .O(ram_reg_bram_0_i_52__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__6
       (.I0(reg_1042[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[4]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[4]),
        .O(ram_reg_bram_0_i_52__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__7
       (.I0(reg_1036[12]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[12]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[12]),
        .O(ram_reg_bram_0_i_52__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__8
       (.I0(reg_1002[6]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[6]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[6]),
        .O(ram_reg_bram_0_i_52__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__9
       (.I0(reg_1002[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[3]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[3]),
        .O(ram_reg_bram_0_i_52__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__10
       (.I0(reg_1036[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[11]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[11]),
        .O(ram_reg_bram_0_i_53__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_53__12
       (.I0(input_6_load_20_reg_1446[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[3]),
        .O(ram_reg_bram_0_i_53__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_53__13
       (.I0(input_7_load_21_reg_1461[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[11]),
        .O(ram_reg_bram_0_i_53__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__5
       (.I0(reg_1060[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[11]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[11]),
        .O(ram_reg_bram_0_i_53__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__6
       (.I0(reg_1042[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[3]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[3]),
        .O(ram_reg_bram_0_i_53__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__7
       (.I0(reg_1036[11]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[11]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[11]),
        .O(ram_reg_bram_0_i_53__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__8
       (.I0(reg_1002[5]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[5]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[5]),
        .O(ram_reg_bram_0_i_53__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__9
       (.I0(reg_1002[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[2]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[2]),
        .O(ram_reg_bram_0_i_53__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__10
       (.I0(reg_1036[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[10]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[10]),
        .O(ram_reg_bram_0_i_54__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_54__12
       (.I0(input_6_load_20_reg_1446[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[2]),
        .O(ram_reg_bram_0_i_54__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_54__13
       (.I0(input_7_load_21_reg_1461[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[10]),
        .O(ram_reg_bram_0_i_54__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__5
       (.I0(reg_1060[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[10]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[10]),
        .O(ram_reg_bram_0_i_54__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__6
       (.I0(reg_1042[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[2]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[2]),
        .O(ram_reg_bram_0_i_54__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__7
       (.I0(reg_1036[10]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[10]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[10]),
        .O(ram_reg_bram_0_i_54__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__8
       (.I0(reg_1002[4]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[4]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[4]),
        .O(ram_reg_bram_0_i_54__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__9
       (.I0(reg_1002[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[1]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[1]),
        .O(ram_reg_bram_0_i_54__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__10
       (.I0(reg_1036[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[9]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[9]),
        .O(ram_reg_bram_0_i_55__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_55__12
       (.I0(input_6_load_20_reg_1446[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[1]),
        .O(ram_reg_bram_0_i_55__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_55__13
       (.I0(input_7_load_21_reg_1461[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[9]),
        .O(ram_reg_bram_0_i_55__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__5
       (.I0(reg_1060[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[9]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[9]),
        .O(ram_reg_bram_0_i_55__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__6
       (.I0(reg_1042[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[1]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[1]),
        .O(ram_reg_bram_0_i_55__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__7
       (.I0(reg_1036[9]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[9]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[9]),
        .O(ram_reg_bram_0_i_55__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__8
       (.I0(reg_1002[3]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[3]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[3]),
        .O(ram_reg_bram_0_i_55__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__9
       (.I0(reg_1002[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_13[0]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_14[0]),
        .O(ram_reg_bram_0_i_55__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__10
       (.I0(reg_1036[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[8]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[8]),
        .O(ram_reg_bram_0_i_56__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_56__12
       (.I0(input_6_load_20_reg_1446[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1042[0]),
        .O(ram_reg_bram_0_i_56__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_56__13
       (.I0(input_7_load_21_reg_1461[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[8]),
        .O(ram_reg_bram_0_i_56__13_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__5
       (.I0(reg_1060[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[8]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[8]),
        .O(ram_reg_bram_0_i_56__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__6
       (.I0(reg_1042[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_13[0]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_14[0]),
        .O(ram_reg_bram_0_i_56__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__7
       (.I0(reg_1036[8]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[8]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[8]),
        .O(ram_reg_bram_0_i_56__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__8
       (.I0(reg_1002[2]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[2]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[2]),
        .O(ram_reg_bram_0_i_56__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__9
       (.I0(reg_1008[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[15]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[15]),
        .O(ram_reg_bram_0_i_56__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__10
       (.I0(reg_1036[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[7]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[7]),
        .O(ram_reg_bram_0_i_57__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_57__11
       (.I0(input_7_load_20_reg_1451[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[15]),
        .O(ram_reg_bram_0_i_57__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_57__12
       (.I0(input_7_load_21_reg_1461[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[7]),
        .O(ram_reg_bram_0_i_57__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__5
       (.I0(reg_1060[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[7]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[7]),
        .O(ram_reg_bram_0_i_57__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__6
       (.I0(reg_1048[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[15]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[15]),
        .O(ram_reg_bram_0_i_57__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__7
       (.I0(reg_1036[7]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[7]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[7]),
        .O(ram_reg_bram_0_i_57__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__8
       (.I0(reg_1002[1]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[1]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[1]),
        .O(ram_reg_bram_0_i_57__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__9
       (.I0(reg_1008[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[14]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[14]),
        .O(ram_reg_bram_0_i_57__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__10
       (.I0(reg_1036[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[6]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[6]),
        .O(ram_reg_bram_0_i_58__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_58__11
       (.I0(input_7_load_20_reg_1451[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[14]),
        .O(ram_reg_bram_0_i_58__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_58__12
       (.I0(input_7_load_21_reg_1461[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[6]),
        .O(ram_reg_bram_0_i_58__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__5
       (.I0(reg_1060[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[6]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[6]),
        .O(ram_reg_bram_0_i_58__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__6
       (.I0(reg_1048[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[14]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[14]),
        .O(ram_reg_bram_0_i_58__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__7
       (.I0(reg_1036[6]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[6]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[6]),
        .O(ram_reg_bram_0_i_58__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__8
       (.I0(reg_1002[0]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(ram_reg_bram_0_13[0]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_14[0]),
        .O(ram_reg_bram_0_i_58__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__9
       (.I0(reg_1008[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[13]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[13]),
        .O(ram_reg_bram_0_i_58__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__10
       (.I0(reg_1036[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[5]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[5]),
        .O(ram_reg_bram_0_i_59__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_59__11
       (.I0(input_7_load_20_reg_1451[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[13]),
        .O(ram_reg_bram_0_i_59__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_59__12
       (.I0(input_7_load_21_reg_1461[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[5]),
        .O(ram_reg_bram_0_i_59__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__5
       (.I0(reg_1060[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[5]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[5]),
        .O(ram_reg_bram_0_i_59__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__6
       (.I0(reg_1048[13]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[13]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[13]),
        .O(ram_reg_bram_0_i_59__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__7
       (.I0(reg_1036[5]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[5]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[5]),
        .O(ram_reg_bram_0_i_59__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__8
       (.I0(reg_1008[15]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[15]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[15]),
        .O(ram_reg_bram_0_i_59__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__9
       (.I0(reg_1008[12]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[12]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[12]),
        .O(ram_reg_bram_0_i_59__9_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_5__10
       (.I0(input_6_load_19_reg_1356[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_37__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_5__18
       (.I0(ram_reg_bram_0_i_39__10_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_5__19
       (.I0(ram_reg_bram_0_10[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[11]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_37__13_n_0),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_5__20
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[2]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__7
       (.I0(input_6_load_17_reg_1256[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_37__5_n_0),
        .O(DINADIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__8
       (.I0(input_6_load_15_reg_1156[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_37__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_5__9
       (.I0(input_6_load_20_reg_14460),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__10
       (.I0(reg_1036[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[4]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[4]),
        .O(ram_reg_bram_0_i_60__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_60__11
       (.I0(input_7_load_20_reg_1451[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[12]),
        .O(ram_reg_bram_0_i_60__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_60__12
       (.I0(input_7_load_21_reg_1461[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[4]),
        .O(ram_reg_bram_0_i_60__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__5
       (.I0(reg_1060[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[4]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[4]),
        .O(ram_reg_bram_0_i_60__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__6
       (.I0(reg_1048[12]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[12]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[12]),
        .O(ram_reg_bram_0_i_60__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__7
       (.I0(reg_1036[4]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[4]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[4]),
        .O(ram_reg_bram_0_i_60__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__8
       (.I0(reg_1008[14]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[14]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[14]),
        .O(ram_reg_bram_0_i_60__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__9
       (.I0(reg_1008[11]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[11]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[11]),
        .O(ram_reg_bram_0_i_60__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__10
       (.I0(reg_1036[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[3]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[3]),
        .O(ram_reg_bram_0_i_61__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_61__11
       (.I0(input_7_load_20_reg_1451[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[11]),
        .O(ram_reg_bram_0_i_61__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_61__12
       (.I0(input_7_load_21_reg_1461[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[3]),
        .O(ram_reg_bram_0_i_61__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__5
       (.I0(reg_1060[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[3]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[3]),
        .O(ram_reg_bram_0_i_61__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__6
       (.I0(reg_1048[11]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[11]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[11]),
        .O(ram_reg_bram_0_i_61__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__7
       (.I0(reg_1036[3]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[3]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[3]),
        .O(ram_reg_bram_0_i_61__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__8
       (.I0(reg_1008[13]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[13]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[13]),
        .O(ram_reg_bram_0_i_61__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__9
       (.I0(reg_1008[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[10]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[10]),
        .O(ram_reg_bram_0_i_61__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__10
       (.I0(reg_1036[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[2]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[2]),
        .O(ram_reg_bram_0_i_62__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_62__11
       (.I0(input_7_load_20_reg_1451[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[10]),
        .O(ram_reg_bram_0_i_62__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_62__12
       (.I0(input_7_load_21_reg_1461[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[2]),
        .O(ram_reg_bram_0_i_62__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__5
       (.I0(reg_1060[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[2]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[2]),
        .O(ram_reg_bram_0_i_62__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__6
       (.I0(reg_1048[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[10]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[10]),
        .O(ram_reg_bram_0_i_62__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__7
       (.I0(reg_1036[2]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[2]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[2]),
        .O(ram_reg_bram_0_i_62__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__8
       (.I0(reg_1008[12]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[12]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[12]),
        .O(ram_reg_bram_0_i_62__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__9
       (.I0(reg_1008[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[9]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[9]),
        .O(ram_reg_bram_0_i_62__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__10
       (.I0(reg_1036[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[1]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[1]),
        .O(ram_reg_bram_0_i_63__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_63__11
       (.I0(input_7_load_20_reg_1451[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[9]),
        .O(ram_reg_bram_0_i_63__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_63__12
       (.I0(input_7_load_21_reg_1461[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[1]),
        .O(ram_reg_bram_0_i_63__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__5
       (.I0(reg_1060[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[1]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[1]),
        .O(ram_reg_bram_0_i_63__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__6
       (.I0(reg_1048[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[9]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[9]),
        .O(ram_reg_bram_0_i_63__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__7
       (.I0(reg_1036[1]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[1]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[1]),
        .O(ram_reg_bram_0_i_63__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__8
       (.I0(reg_1008[11]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[11]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[11]),
        .O(ram_reg_bram_0_i_63__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__9
       (.I0(reg_1008[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[8]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[8]),
        .O(ram_reg_bram_0_i_63__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__10
       (.I0(reg_1036[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTADOUT[0]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_9[0]),
        .O(ram_reg_bram_0_i_64__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_64__11
       (.I0(input_7_load_20_reg_1451[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[8]),
        .O(ram_reg_bram_0_i_64__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_64__12
       (.I0(input_7_load_21_reg_1461[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1060[0]),
        .O(ram_reg_bram_0_i_64__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__5
       (.I0(reg_1060[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTADOUT[0]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_9[0]),
        .O(ram_reg_bram_0_i_64__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__6
       (.I0(reg_1048[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[8]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[8]),
        .O(ram_reg_bram_0_i_64__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__7
       (.I0(reg_1036[0]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTADOUT[0]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_9[0]),
        .O(ram_reg_bram_0_i_64__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__8
       (.I0(reg_1008[10]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[10]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[10]),
        .O(ram_reg_bram_0_i_64__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__9
       (.I0(reg_1008[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[7]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[7]),
        .O(ram_reg_bram_0_i_64__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__5
       (.I0(reg_1048[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[7]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[7]),
        .O(ram_reg_bram_0_i_65__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__6
       (.I0(reg_1008[9]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[9]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[9]),
        .O(ram_reg_bram_0_i_65__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__7
       (.I0(reg_1008[6]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[6]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[6]),
        .O(ram_reg_bram_0_i_65__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_65__8
       (.I0(input_7_load_20_reg_1451[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[7]),
        .O(ram_reg_bram_0_i_65__8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_66__2
       (.I0(reg_1048[6]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[6]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[6]),
        .O(ram_reg_bram_0_i_66__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_66__3
       (.I0(reg_1008[8]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[8]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[8]),
        .O(ram_reg_bram_0_i_66__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_66__4
       (.I0(reg_1008[5]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[5]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[5]),
        .O(ram_reg_bram_0_i_66__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_66__5
       (.I0(input_7_load_20_reg_1451[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[6]),
        .O(ram_reg_bram_0_i_66__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_67__2
       (.I0(reg_1048[5]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[5]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[5]),
        .O(ram_reg_bram_0_i_67__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_67__3
       (.I0(reg_1008[7]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[7]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[7]),
        .O(ram_reg_bram_0_i_67__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_67__4
       (.I0(reg_1008[4]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[4]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[4]),
        .O(ram_reg_bram_0_i_67__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_67__5
       (.I0(input_7_load_20_reg_1451[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[5]),
        .O(ram_reg_bram_0_i_67__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_68__2
       (.I0(reg_1048[4]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[4]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[4]),
        .O(ram_reg_bram_0_i_68__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_68__3
       (.I0(reg_1008[6]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[6]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[6]),
        .O(ram_reg_bram_0_i_68__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_68__4
       (.I0(reg_1008[3]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[3]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[3]),
        .O(ram_reg_bram_0_i_68__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_68__5
       (.I0(input_7_load_20_reg_1451[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[4]),
        .O(ram_reg_bram_0_i_68__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_69__2
       (.I0(reg_1048[3]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[3]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[3]),
        .O(ram_reg_bram_0_i_69__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_69__3
       (.I0(reg_1008[5]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[5]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[5]),
        .O(ram_reg_bram_0_i_69__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_69__4
       (.I0(reg_1008[2]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[2]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[2]),
        .O(ram_reg_bram_0_i_69__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_69__5
       (.I0(input_7_load_20_reg_1451[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[3]),
        .O(ram_reg_bram_0_i_69__5_n_0));
  LUT4 #(
    .INIT(16'h88F8)) 
    ram_reg_bram_0_i_6__10
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(input_6_load_20_reg_14460),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_6__11
       (.I0(input_6_load_19_reg_1356[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_38__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_6__19
       (.I0(ram_reg_bram_0_10[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_38__13_n_0),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ram_reg_bram_0_i_6__22
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[2]_3 [0]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    ram_reg_bram_0_i_6__30
       (.I0(ram_reg_bram_0_i_39__10_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(input_6_load_20_reg_14460),
        .I3(grp_transpose_matrix_fu_800_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__7
       (.I0(input_6_load_17_reg_1256[10]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_38__5_n_0),
        .O(DINADIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__8
       (.I0(input_6_load_15_reg_1156[10]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_38__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_6__9
       (.I0(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I1(input_6_load_20_reg_14460),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_70__2
       (.I0(reg_1048[2]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[2]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[2]),
        .O(ram_reg_bram_0_i_70__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_70__3
       (.I0(reg_1008[4]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[4]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[4]),
        .O(ram_reg_bram_0_i_70__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_70__4
       (.I0(reg_1008[1]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[1]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[1]),
        .O(ram_reg_bram_0_i_70__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_70__5
       (.I0(input_7_load_20_reg_1451[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[2]),
        .O(ram_reg_bram_0_i_70__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_71__2
       (.I0(reg_1048[1]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[1]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[1]),
        .O(ram_reg_bram_0_i_71__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_71__3
       (.I0(reg_1008[3]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[3]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[3]),
        .O(ram_reg_bram_0_i_71__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_71__4
       (.I0(reg_1008[0]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(DOUTBDOUT[0]),
        .I3(input_6_load_20_reg_14460),
        .I4(ram_reg_bram_0_12[0]),
        .O(ram_reg_bram_0_i_71__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_71__5
       (.I0(input_7_load_20_reg_1451[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[1]),
        .O(ram_reg_bram_0_i_71__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_72__2
       (.I0(reg_1048[0]),
        .I1(input_6_load_20_reg_14460),
        .I2(DOUTBDOUT[0]),
        .I3(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I4(ram_reg_bram_0_12[0]),
        .O(ram_reg_bram_0_i_72__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_72__3
       (.I0(reg_1008[2]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[2]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[2]),
        .O(ram_reg_bram_0_i_72__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_72__4
       (.I0(input_7_load_20_reg_1451[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1048[0]),
        .O(ram_reg_bram_0_i_72__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_73__2
       (.I0(reg_1008[1]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[1]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[1]),
        .O(ram_reg_bram_0_i_73__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_74__0
       (.I0(reg_1008[0]),
        .I1(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I2(DOUTBDOUT[0]),
        .I3(DCT_1D_in_buf_col_0_address01),
        .I4(ram_reg_bram_0_12[0]),
        .O(ram_reg_bram_0_i_74__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_bram_0_i_7__10
       (.I0(DCT_1D_in_buf_col_0_address01),
        .I1(input_6_load_20_reg_14460),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7__11
       (.I0(input_6_load_18_reg_1346[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_40__9_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7__12
       (.I0(input_6_load_19_reg_1356[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_39__9_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_7__20
       (.I0(ram_reg_bram_0_10[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_39__13_n_0),
        .O(ram_reg_bram_0_0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_7__21
       (.I0(ram_reg_bram_0_13[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[15]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_41__13_n_0),
        .O(ram_reg_bram_0_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__7
       (.I0(input_6_load_17_reg_1256[9]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_39__6_n_0),
        .O(DINADIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__8
       (.I0(input_6_load_16_reg_1246[15]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_41__4_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__9
       (.I0(input_6_load_15_reg_1156[9]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_39__7_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__10
       (.I0(input_6_load_reg_1146[15]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_43__7_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8__11
       (.I0(input_6_load_18_reg_1346[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_41__6_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8__12
       (.I0(input_6_load_19_reg_1356[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_40__10_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_8__21
       (.I0(ram_reg_bram_0_10[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_40__14_n_0),
        .O(ram_reg_bram_0_0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_8__22
       (.I0(ram_reg_bram_0_13[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[14]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_42__13_n_0),
        .O(ram_reg_bram_0_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__7
       (.I0(input_6_load_17_reg_1256[8]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_40__7_n_0),
        .O(DINADIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__8
       (.I0(input_6_load_16_reg_1246[14]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_42__5_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__9
       (.I0(input_6_load_15_reg_1156[8]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_40__8_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__10
       (.I0(input_6_load_reg_1146[14]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_44__7_n_0),
        .O(\input_6_load_reg_1146_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9__11
       (.I0(input_6_load_18_reg_1346[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_42__7_n_0),
        .O(\input_6_load_18_reg_1346_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9__12
       (.I0(input_6_load_19_reg_1356[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_41__7_n_0),
        .O(\input_6_load_19_reg_1356_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_9__21
       (.I0(ram_reg_bram_0_10[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_11[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_41__14_n_0),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_bram_0_i_9__22
       (.I0(ram_reg_bram_0_13[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_14[13]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_bram_0_i_43__13_n_0),
        .O(ram_reg_bram_0_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__7
       (.I0(input_6_load_17_reg_1256[7]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_41__3_n_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__8
       (.I0(input_6_load_16_reg_1246[13]),
        .I1(ram_reg_bram_0_i_39__10_n_0),
        .I2(ram_reg_bram_0_i_43__5_n_0),
        .O(\input_6_load_16_reg_1246_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__9
       (.I0(input_6_load_15_reg_1156[7]),
        .I1(input_6_load_20_reg_14460),
        .I2(ram_reg_bram_0_i_41__5_n_0),
        .O(\input_6_load_15_reg_1156_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \reg_1002[15]_i_1 
       (.I0(\input_6_load_18_reg_1346[15]_i_1_n_0 ),
        .I1(grp_transpose_matrix_fu_800_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(reg_10020));
  FDRE \reg_1002_reg[0] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[0]),
        .Q(reg_1002[0]),
        .R(1'b0));
  FDRE \reg_1002_reg[10] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[10]),
        .Q(reg_1002[10]),
        .R(1'b0));
  FDRE \reg_1002_reg[11] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[11]),
        .Q(reg_1002[11]),
        .R(1'b0));
  FDRE \reg_1002_reg[12] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[12]),
        .Q(reg_1002[12]),
        .R(1'b0));
  FDRE \reg_1002_reg[13] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[13]),
        .Q(reg_1002[13]),
        .R(1'b0));
  FDRE \reg_1002_reg[14] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[14]),
        .Q(reg_1002[14]),
        .R(1'b0));
  FDRE \reg_1002_reg[15] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[15]),
        .Q(reg_1002[15]),
        .R(1'b0));
  FDRE \reg_1002_reg[1] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[1]),
        .Q(reg_1002[1]),
        .R(1'b0));
  FDRE \reg_1002_reg[2] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[2]),
        .Q(reg_1002[2]),
        .R(1'b0));
  FDRE \reg_1002_reg[3] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[3]),
        .Q(reg_1002[3]),
        .R(1'b0));
  FDRE \reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[4]),
        .Q(reg_1002[4]),
        .R(1'b0));
  FDRE \reg_1002_reg[5] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[5]),
        .Q(reg_1002[5]),
        .R(1'b0));
  FDRE \reg_1002_reg[6] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[6]),
        .Q(reg_1002[6]),
        .R(1'b0));
  FDRE \reg_1002_reg[7] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[7]),
        .Q(reg_1002[7]),
        .R(1'b0));
  FDRE \reg_1002_reg[8] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[8]),
        .Q(reg_1002[8]),
        .R(1'b0));
  FDRE \reg_1002_reg[9] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(D[9]),
        .Q(reg_1002[9]),
        .R(1'b0));
  FDRE \reg_1008_reg[0] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [0]),
        .Q(reg_1008[0]),
        .R(1'b0));
  FDRE \reg_1008_reg[10] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [10]),
        .Q(reg_1008[10]),
        .R(1'b0));
  FDRE \reg_1008_reg[11] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [11]),
        .Q(reg_1008[11]),
        .R(1'b0));
  FDRE \reg_1008_reg[12] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [12]),
        .Q(reg_1008[12]),
        .R(1'b0));
  FDRE \reg_1008_reg[13] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [13]),
        .Q(reg_1008[13]),
        .R(1'b0));
  FDRE \reg_1008_reg[14] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [14]),
        .Q(reg_1008[14]),
        .R(1'b0));
  FDRE \reg_1008_reg[15] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [15]),
        .Q(reg_1008[15]),
        .R(1'b0));
  FDRE \reg_1008_reg[1] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [1]),
        .Q(reg_1008[1]),
        .R(1'b0));
  FDRE \reg_1008_reg[2] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [2]),
        .Q(reg_1008[2]),
        .R(1'b0));
  FDRE \reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [3]),
        .Q(reg_1008[3]),
        .R(1'b0));
  FDRE \reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [4]),
        .Q(reg_1008[4]),
        .R(1'b0));
  FDRE \reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [5]),
        .Q(reg_1008[5]),
        .R(1'b0));
  FDRE \reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [6]),
        .Q(reg_1008[6]),
        .R(1'b0));
  FDRE \reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [7]),
        .Q(reg_1008[7]),
        .R(1'b0));
  FDRE \reg_1008_reg[8] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [8]),
        .Q(reg_1008[8]),
        .R(1'b0));
  FDRE \reg_1008_reg[9] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1008_reg[15]_0 [9]),
        .Q(reg_1008[9]),
        .R(1'b0));
  FDRE \reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [0]),
        .Q(reg_1030[0]),
        .R(1'b0));
  FDRE \reg_1030_reg[10] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [10]),
        .Q(reg_1030[10]),
        .R(1'b0));
  FDRE \reg_1030_reg[11] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [11]),
        .Q(reg_1030[11]),
        .R(1'b0));
  FDRE \reg_1030_reg[12] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [12]),
        .Q(reg_1030[12]),
        .R(1'b0));
  FDRE \reg_1030_reg[13] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [13]),
        .Q(reg_1030[13]),
        .R(1'b0));
  FDRE \reg_1030_reg[14] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [14]),
        .Q(reg_1030[14]),
        .R(1'b0));
  FDRE \reg_1030_reg[15] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [15]),
        .Q(reg_1030[15]),
        .R(1'b0));
  FDRE \reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [1]),
        .Q(reg_1030[1]),
        .R(1'b0));
  FDRE \reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [2]),
        .Q(reg_1030[2]),
        .R(1'b0));
  FDRE \reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [3]),
        .Q(reg_1030[3]),
        .R(1'b0));
  FDRE \reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [4]),
        .Q(reg_1030[4]),
        .R(1'b0));
  FDRE \reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [5]),
        .Q(reg_1030[5]),
        .R(1'b0));
  FDRE \reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [6]),
        .Q(reg_1030[6]),
        .R(1'b0));
  FDRE \reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [7]),
        .Q(reg_1030[7]),
        .R(1'b0));
  FDRE \reg_1030_reg[8] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [8]),
        .Q(reg_1030[8]),
        .R(1'b0));
  FDRE \reg_1030_reg[9] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1030_reg[15]_0 [9]),
        .Q(reg_1030[9]),
        .R(1'b0));
  FDRE \reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [0]),
        .Q(reg_1036[0]),
        .R(1'b0));
  FDRE \reg_1036_reg[10] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [10]),
        .Q(reg_1036[10]),
        .R(1'b0));
  FDRE \reg_1036_reg[11] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [11]),
        .Q(reg_1036[11]),
        .R(1'b0));
  FDRE \reg_1036_reg[12] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [12]),
        .Q(reg_1036[12]),
        .R(1'b0));
  FDRE \reg_1036_reg[13] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [13]),
        .Q(reg_1036[13]),
        .R(1'b0));
  FDRE \reg_1036_reg[14] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [14]),
        .Q(reg_1036[14]),
        .R(1'b0));
  FDRE \reg_1036_reg[15] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [15]),
        .Q(reg_1036[15]),
        .R(1'b0));
  FDRE \reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [1]),
        .Q(reg_1036[1]),
        .R(1'b0));
  FDRE \reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [2]),
        .Q(reg_1036[2]),
        .R(1'b0));
  FDRE \reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [3]),
        .Q(reg_1036[3]),
        .R(1'b0));
  FDRE \reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [4]),
        .Q(reg_1036[4]),
        .R(1'b0));
  FDRE \reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [5]),
        .Q(reg_1036[5]),
        .R(1'b0));
  FDRE \reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [6]),
        .Q(reg_1036[6]),
        .R(1'b0));
  FDRE \reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [7]),
        .Q(reg_1036[7]),
        .R(1'b0));
  FDRE \reg_1036_reg[8] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [8]),
        .Q(reg_1036[8]),
        .R(1'b0));
  FDRE \reg_1036_reg[9] 
       (.C(ap_clk),
        .CE(reg_10020),
        .D(\reg_1036_reg[15]_0 [9]),
        .Q(reg_1036[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_1042[15]_i_1 
       (.I0(DCT_1D_in_buf_col_0_address01),
        .I1(input_6_load_20_reg_14460),
        .O(reg_10420));
  FDRE \reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[0]),
        .Q(reg_1042[0]),
        .R(1'b0));
  FDRE \reg_1042_reg[10] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[10]),
        .Q(reg_1042[10]),
        .R(1'b0));
  FDRE \reg_1042_reg[11] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[11]),
        .Q(reg_1042[11]),
        .R(1'b0));
  FDRE \reg_1042_reg[12] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[12]),
        .Q(reg_1042[12]),
        .R(1'b0));
  FDRE \reg_1042_reg[13] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[13]),
        .Q(reg_1042[13]),
        .R(1'b0));
  FDRE \reg_1042_reg[14] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[14]),
        .Q(reg_1042[14]),
        .R(1'b0));
  FDRE \reg_1042_reg[15] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[15]),
        .Q(reg_1042[15]),
        .R(1'b0));
  FDRE \reg_1042_reg[1] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[1]),
        .Q(reg_1042[1]),
        .R(1'b0));
  FDRE \reg_1042_reg[2] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[2]),
        .Q(reg_1042[2]),
        .R(1'b0));
  FDRE \reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[3]),
        .Q(reg_1042[3]),
        .R(1'b0));
  FDRE \reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[4]),
        .Q(reg_1042[4]),
        .R(1'b0));
  FDRE \reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[5]),
        .Q(reg_1042[5]),
        .R(1'b0));
  FDRE \reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[6]),
        .Q(reg_1042[6]),
        .R(1'b0));
  FDRE \reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[7]),
        .Q(reg_1042[7]),
        .R(1'b0));
  FDRE \reg_1042_reg[8] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[8]),
        .Q(reg_1042[8]),
        .R(1'b0));
  FDRE \reg_1042_reg[9] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(D[9]),
        .Q(reg_1042[9]),
        .R(1'b0));
  FDRE \reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [0]),
        .Q(reg_1048[0]),
        .R(1'b0));
  FDRE \reg_1048_reg[10] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [10]),
        .Q(reg_1048[10]),
        .R(1'b0));
  FDRE \reg_1048_reg[11] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [11]),
        .Q(reg_1048[11]),
        .R(1'b0));
  FDRE \reg_1048_reg[12] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [12]),
        .Q(reg_1048[12]),
        .R(1'b0));
  FDRE \reg_1048_reg[13] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [13]),
        .Q(reg_1048[13]),
        .R(1'b0));
  FDRE \reg_1048_reg[14] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [14]),
        .Q(reg_1048[14]),
        .R(1'b0));
  FDRE \reg_1048_reg[15] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [15]),
        .Q(reg_1048[15]),
        .R(1'b0));
  FDRE \reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [1]),
        .Q(reg_1048[1]),
        .R(1'b0));
  FDRE \reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [2]),
        .Q(reg_1048[2]),
        .R(1'b0));
  FDRE \reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [3]),
        .Q(reg_1048[3]),
        .R(1'b0));
  FDRE \reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [4]),
        .Q(reg_1048[4]),
        .R(1'b0));
  FDRE \reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [5]),
        .Q(reg_1048[5]),
        .R(1'b0));
  FDRE \reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [6]),
        .Q(reg_1048[6]),
        .R(1'b0));
  FDRE \reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [7]),
        .Q(reg_1048[7]),
        .R(1'b0));
  FDRE \reg_1048_reg[8] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [8]),
        .Q(reg_1048[8]),
        .R(1'b0));
  FDRE \reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1008_reg[15]_0 [9]),
        .Q(reg_1048[9]),
        .R(1'b0));
  FDRE \reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [0]),
        .Q(reg_1054[0]),
        .R(1'b0));
  FDRE \reg_1054_reg[10] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [10]),
        .Q(reg_1054[10]),
        .R(1'b0));
  FDRE \reg_1054_reg[11] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [11]),
        .Q(reg_1054[11]),
        .R(1'b0));
  FDRE \reg_1054_reg[12] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [12]),
        .Q(reg_1054[12]),
        .R(1'b0));
  FDRE \reg_1054_reg[13] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [13]),
        .Q(reg_1054[13]),
        .R(1'b0));
  FDRE \reg_1054_reg[14] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [14]),
        .Q(reg_1054[14]),
        .R(1'b0));
  FDRE \reg_1054_reg[15] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [15]),
        .Q(reg_1054[15]),
        .R(1'b0));
  FDRE \reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [1]),
        .Q(reg_1054[1]),
        .R(1'b0));
  FDRE \reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [2]),
        .Q(reg_1054[2]),
        .R(1'b0));
  FDRE \reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [3]),
        .Q(reg_1054[3]),
        .R(1'b0));
  FDRE \reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [4]),
        .Q(reg_1054[4]),
        .R(1'b0));
  FDRE \reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [5]),
        .Q(reg_1054[5]),
        .R(1'b0));
  FDRE \reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [6]),
        .Q(reg_1054[6]),
        .R(1'b0));
  FDRE \reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [7]),
        .Q(reg_1054[7]),
        .R(1'b0));
  FDRE \reg_1054_reg[8] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [8]),
        .Q(reg_1054[8]),
        .R(1'b0));
  FDRE \reg_1054_reg[9] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1030_reg[15]_0 [9]),
        .Q(reg_1054[9]),
        .R(1'b0));
  FDRE \reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [0]),
        .Q(reg_1060[0]),
        .R(1'b0));
  FDRE \reg_1060_reg[10] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [10]),
        .Q(reg_1060[10]),
        .R(1'b0));
  FDRE \reg_1060_reg[11] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [11]),
        .Q(reg_1060[11]),
        .R(1'b0));
  FDRE \reg_1060_reg[12] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [12]),
        .Q(reg_1060[12]),
        .R(1'b0));
  FDRE \reg_1060_reg[13] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [13]),
        .Q(reg_1060[13]),
        .R(1'b0));
  FDRE \reg_1060_reg[14] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [14]),
        .Q(reg_1060[14]),
        .R(1'b0));
  FDRE \reg_1060_reg[15] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [15]),
        .Q(reg_1060[15]),
        .R(1'b0));
  FDRE \reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [1]),
        .Q(reg_1060[1]),
        .R(1'b0));
  FDRE \reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [2]),
        .Q(reg_1060[2]),
        .R(1'b0));
  FDRE \reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [3]),
        .Q(reg_1060[3]),
        .R(1'b0));
  FDRE \reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [4]),
        .Q(reg_1060[4]),
        .R(1'b0));
  FDRE \reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [5]),
        .Q(reg_1060[5]),
        .R(1'b0));
  FDRE \reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [6]),
        .Q(reg_1060[6]),
        .R(1'b0));
  FDRE \reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [7]),
        .Q(reg_1060[7]),
        .R(1'b0));
  FDRE \reg_1060_reg[8] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [8]),
        .Q(reg_1060[8]),
        .R(1'b0));
  FDRE \reg_1060_reg[9] 
       (.C(ap_clk),
        .CE(reg_10420),
        .D(\reg_1036_reg[15]_0 [9]),
        .Q(reg_1060[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1
   (DCT_1D_out_buf_col_1_address0,
    input_2_address1,
    E,
    \ap_CS_fsm_reg[0]_0 ,
    input_3_address1,
    WEBWE,
    output_buf_2d_6_we1,
    \ap_CS_fsm_reg[4] ,
    \phi_ln111_1_reg_399_reg[1] ,
    \ap_CS_fsm_reg[76] ,
    output_buf_2d_0_ce0,
    \phi_ln111_1_reg_399_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[4]_0 ,
    output_buf_2d_2_we1,
    \ap_CS_fsm_reg[4]_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    DINADIN,
    \input_7_load_14_reg_1845_reg[15]_0 ,
    DINBDIN,
    \ap_CS_fsm_reg[3]_0 ,
    \input_6_load_9_reg_1630_reg[15]_0 ,
    \input_7_load_10_reg_1645_reg[15]_0 ,
    \input_7_load_9_reg_1635_reg[15]_0 ,
    ADDRBWRADDR,
    ADDRARDADDR,
    \output_buf_2d_0_add_reg_651_reg[2] ,
    \phi_ln111_1_reg_399_reg[1]_1 ,
    output_buf_2d_4_we1,
    \phi_ln111_1_reg_399_reg[1]_2 ,
    \input_7_load_reg_1535_reg[15]_0 ,
    \input_7_load_8_reg_1545_reg[15]_0 ,
    \reg_1386_reg[15]_0 ,
    \reg_1414_reg[15]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \output_buf_2d_0_add_reg_651_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_2 ,
    \input_7_load_11_reg_1735_reg[15]_0 ,
    \input_7_load_12_reg_1745_reg[15]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_enable_reg_pp0_iter1_reg_1,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    ap_rst,
    ap_clk,
    \q0_reg[0] ,
    \q1_reg[0] ,
    ap_enable_reg_pp0_iter1,
    grp_transpose_matrix_1_fu_764_ap_start_reg,
    Q,
    \q1_reg[0]_0 ,
    grp_transpose_matrix_1_fu_764_ap_start_reg_reg,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    D,
    \reg_1386_reg[15]_1 ,
    \input_6_load_reg_1530_reg[15]_0 ,
    \reg_1378_reg[15]_0 ,
    \reg_1392_reg[15]_0 ,
    \input_7_load_reg_1535_reg[15]_1 ,
    \reg_1398_reg[15]_0 ,
    \reg_1414_reg[15]_1 ,
    \input_6_load_8_reg_1540_reg[15]_0 ,
    \reg_1406_reg[15]_0 ,
    \reg_1420_reg[15]_0 ,
    \input_7_load_8_reg_1545_reg[15]_1 );
  output [1:0]DCT_1D_out_buf_col_1_address0;
  output [1:0]input_2_address1;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]input_3_address1;
  output [0:0]WEBWE;
  output output_buf_2d_6_we1;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\phi_ln111_1_reg_399_reg[1] ;
  output \ap_CS_fsm_reg[76] ;
  output output_buf_2d_0_ce0;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output output_buf_2d_2_we1;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [15:0]DINADIN;
  output [15:0]\input_7_load_14_reg_1845_reg[15]_0 ;
  output [15:0]DINBDIN;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [15:0]\input_6_load_9_reg_1630_reg[15]_0 ;
  output [15:0]\input_7_load_10_reg_1645_reg[15]_0 ;
  output [15:0]\input_7_load_9_reg_1635_reg[15]_0 ;
  output [1:0]ADDRBWRADDR;
  output [0:0]ADDRARDADDR;
  output [1:0]\output_buf_2d_0_add_reg_651_reg[2] ;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_1 ;
  output output_buf_2d_4_we1;
  output [0:0]\phi_ln111_1_reg_399_reg[1]_2 ;
  output [15:0]\input_7_load_reg_1535_reg[15]_0 ;
  output [15:0]\input_7_load_8_reg_1545_reg[15]_0 ;
  output [15:0]\reg_1386_reg[15]_0 ;
  output [15:0]\reg_1414_reg[15]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [1:0]\output_buf_2d_0_add_reg_651_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_2 ;
  output [15:0]\input_7_load_11_reg_1735_reg[15]_0 ;
  output [15:0]\input_7_load_12_reg_1745_reg[15]_0 ;
  output [15:0]\ap_CS_fsm_reg[2]_0 ;
  output [15:0]\ap_CS_fsm_reg[2]_1 ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [15:0]\ap_CS_fsm_reg[4]_2 ;
  output [15:0]\ap_CS_fsm_reg[4]_3 ;
  input ap_rst;
  input ap_clk;
  input \q0_reg[0] ;
  input [1:0]\q1_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input grp_transpose_matrix_1_fu_764_ap_start_reg;
  input [1:0]Q;
  input \q1_reg[0]_0 ;
  input grp_transpose_matrix_1_fu_764_ap_start_reg_reg;
  input [5:0]ram_reg_bram_0;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [15:0]ram_reg_bram_0_5;
  input [15:0]ram_reg_bram_0_6;
  input [15:0]ram_reg_bram_0_7;
  input [15:0]ram_reg_bram_0_8;
  input [1:0]ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input ram_reg_bram_0_12;
  input [1:0]ram_reg_bram_0_13;
  input [15:0]D;
  input [15:0]\reg_1386_reg[15]_1 ;
  input [15:0]\input_6_load_reg_1530_reg[15]_0 ;
  input [15:0]\reg_1378_reg[15]_0 ;
  input [15:0]\reg_1392_reg[15]_0 ;
  input [15:0]\input_7_load_reg_1535_reg[15]_1 ;
  input [15:0]\reg_1398_reg[15]_0 ;
  input [15:0]\reg_1414_reg[15]_1 ;
  input [15:0]\input_6_load_8_reg_1540_reg[15]_0 ;
  input [15:0]\reg_1406_reg[15]_0 ;
  input [15:0]\reg_1420_reg[15]_0 ;
  input [15:0]\input_7_load_8_reg_1545_reg[15]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [1:0]DCT_1D_out_buf_col_1_address0;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire [15:0]\ap_CS_fsm_reg[2]_0 ;
  wire [15:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [1:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire [15:0]\ap_CS_fsm_reg[4]_2 ;
  wire [15:0]\ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst;
  wire grp_DCT_2D_fu_410_output_1_we1;
  wire grp_transpose_matrix_1_fu_764_ap_start_reg;
  wire grp_transpose_matrix_1_fu_764_ap_start_reg_reg;
  wire [1:0]input_2_address1;
  wire [0:0]input_3_address1;
  wire [15:0]input_6_load_10_reg_1640;
  wire input_6_load_10_reg_16400;
  wire [15:0]input_6_load_11_reg_1730;
  wire [15:0]input_6_load_12_reg_1740;
  wire [15:0]input_6_load_13_reg_1830;
  wire [15:0]input_6_load_14_reg_1840;
  wire [15:0]input_6_load_8_reg_1540;
  wire input_6_load_8_reg_15400;
  wire [15:0]\input_6_load_8_reg_1540_reg[15]_0 ;
  wire [15:0]input_6_load_9_reg_1630;
  wire [15:0]\input_6_load_9_reg_1630_reg[15]_0 ;
  wire [15:0]input_6_load_reg_1530;
  wire [15:0]\input_6_load_reg_1530_reg[15]_0 ;
  wire [15:0]input_7_load_10_reg_1645;
  wire [15:0]\input_7_load_10_reg_1645_reg[15]_0 ;
  wire [15:0]input_7_load_11_reg_1735;
  wire [15:0]\input_7_load_11_reg_1735_reg[15]_0 ;
  wire [15:0]input_7_load_12_reg_1745;
  wire [15:0]\input_7_load_12_reg_1745_reg[15]_0 ;
  wire [15:0]input_7_load_13_reg_1835;
  wire [15:0]input_7_load_14_reg_1845;
  wire [15:0]\input_7_load_14_reg_1845_reg[15]_0 ;
  wire [15:0]input_7_load_8_reg_1545;
  wire [15:0]\input_7_load_8_reg_1545_reg[15]_0 ;
  wire [15:0]\input_7_load_8_reg_1545_reg[15]_1 ;
  wire [15:0]input_7_load_9_reg_1635;
  wire [15:0]\input_7_load_9_reg_1635_reg[15]_0 ;
  wire [15:0]input_7_load_reg_1535;
  wire [15:0]\input_7_load_reg_1535_reg[15]_0 ;
  wire [15:0]\input_7_load_reg_1535_reg[15]_1 ;
  wire [1:0]\output_buf_2d_0_add_reg_651_reg[2] ;
  wire [1:0]\output_buf_2d_0_add_reg_651_reg[2]_0 ;
  wire output_buf_2d_0_ce0;
  wire output_buf_2d_2_we1;
  wire output_buf_2d_4_we1;
  wire output_buf_2d_6_we1;
  wire [0:0]\phi_ln111_1_reg_399_reg[1] ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_0 ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_1 ;
  wire [0:0]\phi_ln111_1_reg_399_reg[1]_2 ;
  wire \q0_reg[0] ;
  wire \q1[15]_i_2_n_0 ;
  wire [1:0]\q1_reg[0] ;
  wire \q1_reg[0]_0 ;
  wire [5:0]ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire [1:0]ram_reg_bram_0_13;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_5;
  wire [15:0]ram_reg_bram_0_6;
  wire [15:0]ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_8;
  wire [1:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_34__14_n_0;
  wire ram_reg_bram_0_i_34__1_n_0;
  wire ram_reg_bram_0_i_34__3_n_0;
  wire ram_reg_bram_0_i_34__4_n_0;
  wire ram_reg_bram_0_i_35__0_n_0;
  wire ram_reg_bram_0_i_35__13_n_0;
  wire ram_reg_bram_0_i_35__2_n_0;
  wire ram_reg_bram_0_i_35__3_n_0;
  wire ram_reg_bram_0_i_36__0_n_0;
  wire ram_reg_bram_0_i_36__12_n_0;
  wire ram_reg_bram_0_i_36__2_n_0;
  wire ram_reg_bram_0_i_36__3_n_0;
  wire ram_reg_bram_0_i_37__0_n_0;
  wire ram_reg_bram_0_i_37__12_n_0;
  wire ram_reg_bram_0_i_37__2_n_0;
  wire ram_reg_bram_0_i_37__3_n_0;
  wire ram_reg_bram_0_i_38__0_n_0;
  wire ram_reg_bram_0_i_38__12_n_0;
  wire ram_reg_bram_0_i_38__2_n_0;
  wire ram_reg_bram_0_i_38__3_n_0;
  wire ram_reg_bram_0_i_39__12_n_0;
  wire ram_reg_bram_0_i_39__1_n_0;
  wire ram_reg_bram_0_i_39__4_n_0;
  wire ram_reg_bram_0_i_39__5_n_0;
  wire ram_reg_bram_0_i_40__13_n_0;
  wire ram_reg_bram_0_i_40__3_n_0;
  wire ram_reg_bram_0_i_40__5_n_0;
  wire ram_reg_bram_0_i_40__6_n_0;
  wire ram_reg_bram_0_i_41__0_n_0;
  wire ram_reg_bram_0_i_41__10_n_0;
  wire ram_reg_bram_0_i_41__11_n_0;
  wire ram_reg_bram_0_i_41__12_n_0;
  wire ram_reg_bram_0_i_41__1_n_0;
  wire ram_reg_bram_0_i_41__2_n_0;
  wire ram_reg_bram_0_i_42__0_n_0;
  wire ram_reg_bram_0_i_42__11_n_0;
  wire ram_reg_bram_0_i_42__12_n_0;
  wire ram_reg_bram_0_i_42__1_n_0;
  wire ram_reg_bram_0_i_42__2_n_0;
  wire ram_reg_bram_0_i_42__3_n_0;
  wire ram_reg_bram_0_i_42_n_0;
  wire ram_reg_bram_0_i_43__0_n_0;
  wire ram_reg_bram_0_i_43__11_n_0;
  wire ram_reg_bram_0_i_43__12_n_0;
  wire ram_reg_bram_0_i_43__1_n_0;
  wire ram_reg_bram_0_i_43__2_n_0;
  wire ram_reg_bram_0_i_43__3_n_0;
  wire ram_reg_bram_0_i_43_n_0;
  wire ram_reg_bram_0_i_44__0_n_0;
  wire ram_reg_bram_0_i_44__11_n_0;
  wire ram_reg_bram_0_i_44__12_n_0;
  wire ram_reg_bram_0_i_44__1_n_0;
  wire ram_reg_bram_0_i_44__2_n_0;
  wire ram_reg_bram_0_i_44__3_n_0;
  wire ram_reg_bram_0_i_44_n_0;
  wire ram_reg_bram_0_i_45__0_n_0;
  wire ram_reg_bram_0_i_45__11_n_0;
  wire ram_reg_bram_0_i_45__12_n_0;
  wire ram_reg_bram_0_i_45__1_n_0;
  wire ram_reg_bram_0_i_45__2_n_0;
  wire ram_reg_bram_0_i_45__3_n_0;
  wire ram_reg_bram_0_i_45__4_n_0;
  wire ram_reg_bram_0_i_45_n_0;
  wire ram_reg_bram_0_i_46__0_n_0;
  wire ram_reg_bram_0_i_46__11_n_0;
  wire ram_reg_bram_0_i_46__12_n_0;
  wire ram_reg_bram_0_i_46__1_n_0;
  wire ram_reg_bram_0_i_46__2_n_0;
  wire ram_reg_bram_0_i_46__3_n_0;
  wire ram_reg_bram_0_i_46__4_n_0;
  wire ram_reg_bram_0_i_46_n_0;
  wire ram_reg_bram_0_i_47__0_n_0;
  wire ram_reg_bram_0_i_47__11_n_0;
  wire ram_reg_bram_0_i_47__12_n_0;
  wire ram_reg_bram_0_i_47__1_n_0;
  wire ram_reg_bram_0_i_47__2_n_0;
  wire ram_reg_bram_0_i_47__3_n_0;
  wire ram_reg_bram_0_i_47__4_n_0;
  wire ram_reg_bram_0_i_47_n_0;
  wire ram_reg_bram_0_i_48__0_n_0;
  wire ram_reg_bram_0_i_48__11_n_0;
  wire ram_reg_bram_0_i_48__12_n_0;
  wire ram_reg_bram_0_i_48__1_n_0;
  wire ram_reg_bram_0_i_48__2_n_0;
  wire ram_reg_bram_0_i_48__3_n_0;
  wire ram_reg_bram_0_i_48__4_n_0;
  wire ram_reg_bram_0_i_48_n_0;
  wire ram_reg_bram_0_i_49__0_n_0;
  wire ram_reg_bram_0_i_49__11_n_0;
  wire ram_reg_bram_0_i_49__12_n_0;
  wire ram_reg_bram_0_i_49__1_n_0;
  wire ram_reg_bram_0_i_49__2_n_0;
  wire ram_reg_bram_0_i_49__3_n_0;
  wire ram_reg_bram_0_i_49__4_n_0;
  wire ram_reg_bram_0_i_49_n_0;
  wire ram_reg_bram_0_i_50__0_n_0;
  wire ram_reg_bram_0_i_50__11_n_0;
  wire ram_reg_bram_0_i_50__14_n_0;
  wire ram_reg_bram_0_i_50__1_n_0;
  wire ram_reg_bram_0_i_50__2_n_0;
  wire ram_reg_bram_0_i_50__3_n_0;
  wire ram_reg_bram_0_i_50__4_n_0;
  wire ram_reg_bram_0_i_50_n_0;
  wire ram_reg_bram_0_i_51__0_n_0;
  wire ram_reg_bram_0_i_51__11_n_0;
  wire ram_reg_bram_0_i_51__14_n_0;
  wire ram_reg_bram_0_i_51__1_n_0;
  wire ram_reg_bram_0_i_51__2_n_0;
  wire ram_reg_bram_0_i_51__3_n_0;
  wire ram_reg_bram_0_i_51__4_n_0;
  wire ram_reg_bram_0_i_51_n_0;
  wire ram_reg_bram_0_i_52__0_n_0;
  wire ram_reg_bram_0_i_52__11_n_0;
  wire ram_reg_bram_0_i_52__14_n_0;
  wire ram_reg_bram_0_i_52__1_n_0;
  wire ram_reg_bram_0_i_52__2_n_0;
  wire ram_reg_bram_0_i_52__3_n_0;
  wire ram_reg_bram_0_i_52__4_n_0;
  wire ram_reg_bram_0_i_52_n_0;
  wire ram_reg_bram_0_i_53__0_n_0;
  wire ram_reg_bram_0_i_53__11_n_0;
  wire ram_reg_bram_0_i_53__14_n_0;
  wire ram_reg_bram_0_i_53__1_n_0;
  wire ram_reg_bram_0_i_53__2_n_0;
  wire ram_reg_bram_0_i_53__3_n_0;
  wire ram_reg_bram_0_i_53__4_n_0;
  wire ram_reg_bram_0_i_53_n_0;
  wire ram_reg_bram_0_i_54__0_n_0;
  wire ram_reg_bram_0_i_54__11_n_0;
  wire ram_reg_bram_0_i_54__14_n_0;
  wire ram_reg_bram_0_i_54__1_n_0;
  wire ram_reg_bram_0_i_54__2_n_0;
  wire ram_reg_bram_0_i_54__3_n_0;
  wire ram_reg_bram_0_i_54__4_n_0;
  wire ram_reg_bram_0_i_54_n_0;
  wire ram_reg_bram_0_i_55__0_n_0;
  wire ram_reg_bram_0_i_55__11_n_0;
  wire ram_reg_bram_0_i_55__14_n_0;
  wire ram_reg_bram_0_i_55__1_n_0;
  wire ram_reg_bram_0_i_55__2_n_0;
  wire ram_reg_bram_0_i_55__3_n_0;
  wire ram_reg_bram_0_i_55__4_n_0;
  wire ram_reg_bram_0_i_55_n_0;
  wire ram_reg_bram_0_i_56__0_n_0;
  wire ram_reg_bram_0_i_56__11_n_0;
  wire ram_reg_bram_0_i_56__14_n_0;
  wire ram_reg_bram_0_i_56__1_n_0;
  wire ram_reg_bram_0_i_56__2_n_0;
  wire ram_reg_bram_0_i_56__3_n_0;
  wire ram_reg_bram_0_i_56__4_n_0;
  wire ram_reg_bram_0_i_56_n_0;
  wire ram_reg_bram_0_i_57__0_n_0;
  wire ram_reg_bram_0_i_57__13_n_0;
  wire ram_reg_bram_0_i_57__14_n_0;
  wire ram_reg_bram_0_i_57__1_n_0;
  wire ram_reg_bram_0_i_57__2_n_0;
  wire ram_reg_bram_0_i_57__3_n_0;
  wire ram_reg_bram_0_i_57__4_n_0;
  wire ram_reg_bram_0_i_57_n_0;
  wire ram_reg_bram_0_i_58__0_n_0;
  wire ram_reg_bram_0_i_58__13_n_0;
  wire ram_reg_bram_0_i_58__14_n_0;
  wire ram_reg_bram_0_i_58__1_n_0;
  wire ram_reg_bram_0_i_58__2_n_0;
  wire ram_reg_bram_0_i_58__3_n_0;
  wire ram_reg_bram_0_i_58__4_n_0;
  wire ram_reg_bram_0_i_58_n_0;
  wire ram_reg_bram_0_i_59__0_n_0;
  wire ram_reg_bram_0_i_59__13_n_0;
  wire ram_reg_bram_0_i_59__14_n_0;
  wire ram_reg_bram_0_i_59__1_n_0;
  wire ram_reg_bram_0_i_59__2_n_0;
  wire ram_reg_bram_0_i_59__3_n_0;
  wire ram_reg_bram_0_i_59__4_n_0;
  wire ram_reg_bram_0_i_59_n_0;
  wire ram_reg_bram_0_i_60__0_n_0;
  wire ram_reg_bram_0_i_60__13_n_0;
  wire ram_reg_bram_0_i_60__14_n_0;
  wire ram_reg_bram_0_i_60__1_n_0;
  wire ram_reg_bram_0_i_60__2_n_0;
  wire ram_reg_bram_0_i_60__3_n_0;
  wire ram_reg_bram_0_i_60__4_n_0;
  wire ram_reg_bram_0_i_60_n_0;
  wire ram_reg_bram_0_i_61__0_n_0;
  wire ram_reg_bram_0_i_61__13_n_0;
  wire ram_reg_bram_0_i_61__14_n_0;
  wire ram_reg_bram_0_i_61__1_n_0;
  wire ram_reg_bram_0_i_61__2_n_0;
  wire ram_reg_bram_0_i_61__3_n_0;
  wire ram_reg_bram_0_i_61__4_n_0;
  wire ram_reg_bram_0_i_61_n_0;
  wire ram_reg_bram_0_i_62__0_n_0;
  wire ram_reg_bram_0_i_62__13_n_0;
  wire ram_reg_bram_0_i_62__14_n_0;
  wire ram_reg_bram_0_i_62__1_n_0;
  wire ram_reg_bram_0_i_62__2_n_0;
  wire ram_reg_bram_0_i_62__3_n_0;
  wire ram_reg_bram_0_i_62__4_n_0;
  wire ram_reg_bram_0_i_62_n_0;
  wire ram_reg_bram_0_i_63__0_n_0;
  wire ram_reg_bram_0_i_63__13_n_0;
  wire ram_reg_bram_0_i_63__14_n_0;
  wire ram_reg_bram_0_i_63__1_n_0;
  wire ram_reg_bram_0_i_63__2_n_0;
  wire ram_reg_bram_0_i_63__3_n_0;
  wire ram_reg_bram_0_i_63__4_n_0;
  wire ram_reg_bram_0_i_63_n_0;
  wire ram_reg_bram_0_i_64__0_n_0;
  wire ram_reg_bram_0_i_64__13_n_0;
  wire ram_reg_bram_0_i_64__14_n_0;
  wire ram_reg_bram_0_i_64__1_n_0;
  wire ram_reg_bram_0_i_64__2_n_0;
  wire ram_reg_bram_0_i_64__3_n_0;
  wire ram_reg_bram_0_i_64__4_n_0;
  wire ram_reg_bram_0_i_64_n_0;
  wire ram_reg_bram_0_i_65__0_n_0;
  wire ram_reg_bram_0_i_65__10_n_0;
  wire ram_reg_bram_0_i_65__1_n_0;
  wire ram_reg_bram_0_i_65__2_n_0;
  wire ram_reg_bram_0_i_65__3_n_0;
  wire ram_reg_bram_0_i_65__4_n_0;
  wire ram_reg_bram_0_i_65__9_n_0;
  wire ram_reg_bram_0_i_65_n_0;
  wire ram_reg_bram_0_i_66__0_n_0;
  wire ram_reg_bram_0_i_66__1_n_0;
  wire ram_reg_bram_0_i_66__6_n_0;
  wire ram_reg_bram_0_i_66_n_0;
  wire ram_reg_bram_0_i_67__0_n_0;
  wire ram_reg_bram_0_i_67__1_n_0;
  wire ram_reg_bram_0_i_67__6_n_0;
  wire ram_reg_bram_0_i_67_n_0;
  wire ram_reg_bram_0_i_68__0_n_0;
  wire ram_reg_bram_0_i_68__1_n_0;
  wire ram_reg_bram_0_i_68__6_n_0;
  wire ram_reg_bram_0_i_68_n_0;
  wire ram_reg_bram_0_i_69__0_n_0;
  wire ram_reg_bram_0_i_69__1_n_0;
  wire ram_reg_bram_0_i_69__6_n_0;
  wire ram_reg_bram_0_i_69_n_0;
  wire ram_reg_bram_0_i_70__0_n_0;
  wire ram_reg_bram_0_i_70__1_n_0;
  wire ram_reg_bram_0_i_70__6_n_0;
  wire ram_reg_bram_0_i_70_n_0;
  wire ram_reg_bram_0_i_71__0_n_0;
  wire ram_reg_bram_0_i_71__1_n_0;
  wire ram_reg_bram_0_i_71__6_n_0;
  wire ram_reg_bram_0_i_71_n_0;
  wire ram_reg_bram_0_i_72__0_n_0;
  wire ram_reg_bram_0_i_72__1_n_0;
  wire ram_reg_bram_0_i_72__5_n_0;
  wire ram_reg_bram_0_i_72_n_0;
  wire ram_reg_bram_0_i_73__0_n_0;
  wire ram_reg_bram_0_i_73__1_n_0;
  wire ram_reg_bram_0_i_73_n_0;
  wire ram_reg_bram_0_i_74_n_0;
  wire ram_reg_bram_0_i_75_n_0;
  wire ram_reg_bram_0_i_76__0_n_0;
  wire ram_reg_bram_0_i_77_n_0;
  wire [15:0]reg_1370;
  wire [15:0]reg_1378;
  wire [15:0]\reg_1378_reg[15]_0 ;
  wire [15:0]reg_1386;
  wire reg_13860;
  wire [15:0]\reg_1386_reg[15]_0 ;
  wire [15:0]\reg_1386_reg[15]_1 ;
  wire [15:0]reg_1392;
  wire [15:0]\reg_1392_reg[15]_0 ;
  wire [15:0]reg_1398;
  wire [15:0]\reg_1398_reg[15]_0 ;
  wire [15:0]reg_1406;
  wire [15:0]\reg_1406_reg[15]_0 ;
  wire [15:0]reg_1414;
  wire [15:0]\reg_1414_reg[15]_0 ;
  wire [15:0]\reg_1414_reg[15]_1 ;
  wire [15:0]reg_1420;
  wire [15:0]\reg_1420_reg[15]_0 ;
  wire [15:0]reg_1426;
  wire \reg_1426[15]_i_1_n_0 ;
  wire [15:0]reg_1432;
  wire [15:0]reg_1438;
  wire [15:0]reg_1444;

  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h000000000000FDF0)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(input_3_address1),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_transpose_matrix_1_fu_764_ap_start_reg_i_1
       (.I0(grp_transpose_matrix_1_fu_764_ap_start_reg_reg),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  FDRE \input_6_load_10_reg_1640_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [0]),
        .Q(input_6_load_10_reg_1640[0]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [10]),
        .Q(input_6_load_10_reg_1640[10]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [11]),
        .Q(input_6_load_10_reg_1640[11]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [12]),
        .Q(input_6_load_10_reg_1640[12]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [13]),
        .Q(input_6_load_10_reg_1640[13]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [14]),
        .Q(input_6_load_10_reg_1640[14]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [15]),
        .Q(input_6_load_10_reg_1640[15]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [1]),
        .Q(input_6_load_10_reg_1640[1]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [2]),
        .Q(input_6_load_10_reg_1640[2]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [3]),
        .Q(input_6_load_10_reg_1640[3]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [4]),
        .Q(input_6_load_10_reg_1640[4]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [5]),
        .Q(input_6_load_10_reg_1640[5]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [6]),
        .Q(input_6_load_10_reg_1640[6]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [7]),
        .Q(input_6_load_10_reg_1640[7]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [8]),
        .Q(input_6_load_10_reg_1640[8]),
        .R(1'b0));
  FDRE \input_6_load_10_reg_1640_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [9]),
        .Q(input_6_load_10_reg_1640[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \input_6_load_11_reg_1730[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE \input_6_load_11_reg_1730_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [0]),
        .Q(input_6_load_11_reg_1730[0]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [10]),
        .Q(input_6_load_11_reg_1730[10]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [11]),
        .Q(input_6_load_11_reg_1730[11]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [12]),
        .Q(input_6_load_11_reg_1730[12]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [13]),
        .Q(input_6_load_11_reg_1730[13]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [14]),
        .Q(input_6_load_11_reg_1730[14]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [15]),
        .Q(input_6_load_11_reg_1730[15]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [1]),
        .Q(input_6_load_11_reg_1730[1]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [2]),
        .Q(input_6_load_11_reg_1730[2]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [3]),
        .Q(input_6_load_11_reg_1730[3]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [4]),
        .Q(input_6_load_11_reg_1730[4]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [5]),
        .Q(input_6_load_11_reg_1730[5]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [6]),
        .Q(input_6_load_11_reg_1730[6]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [7]),
        .Q(input_6_load_11_reg_1730[7]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [8]),
        .Q(input_6_load_11_reg_1730[8]),
        .R(1'b0));
  FDRE \input_6_load_11_reg_1730_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [9]),
        .Q(input_6_load_11_reg_1730[9]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [0]),
        .Q(input_6_load_12_reg_1740[0]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [10]),
        .Q(input_6_load_12_reg_1740[10]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [11]),
        .Q(input_6_load_12_reg_1740[11]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [12]),
        .Q(input_6_load_12_reg_1740[12]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [13]),
        .Q(input_6_load_12_reg_1740[13]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [14]),
        .Q(input_6_load_12_reg_1740[14]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [15]),
        .Q(input_6_load_12_reg_1740[15]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [1]),
        .Q(input_6_load_12_reg_1740[1]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [2]),
        .Q(input_6_load_12_reg_1740[2]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [3]),
        .Q(input_6_load_12_reg_1740[3]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [4]),
        .Q(input_6_load_12_reg_1740[4]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [5]),
        .Q(input_6_load_12_reg_1740[5]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [6]),
        .Q(input_6_load_12_reg_1740[6]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [7]),
        .Q(input_6_load_12_reg_1740[7]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [8]),
        .Q(input_6_load_12_reg_1740[8]),
        .R(1'b0));
  FDRE \input_6_load_12_reg_1740_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [9]),
        .Q(input_6_load_12_reg_1740[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \input_6_load_13_reg_1830[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(\ap_CS_fsm_reg[0]_1 ));
  FDRE \input_6_load_13_reg_1830_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [0]),
        .Q(input_6_load_13_reg_1830[0]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [10]),
        .Q(input_6_load_13_reg_1830[10]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [11]),
        .Q(input_6_load_13_reg_1830[11]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [12]),
        .Q(input_6_load_13_reg_1830[12]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [13]),
        .Q(input_6_load_13_reg_1830[13]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [14]),
        .Q(input_6_load_13_reg_1830[14]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [15]),
        .Q(input_6_load_13_reg_1830[15]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [1]),
        .Q(input_6_load_13_reg_1830[1]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [2]),
        .Q(input_6_load_13_reg_1830[2]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [3]),
        .Q(input_6_load_13_reg_1830[3]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [4]),
        .Q(input_6_load_13_reg_1830[4]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [5]),
        .Q(input_6_load_13_reg_1830[5]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [6]),
        .Q(input_6_load_13_reg_1830[6]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [7]),
        .Q(input_6_load_13_reg_1830[7]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [8]),
        .Q(input_6_load_13_reg_1830[8]),
        .R(1'b0));
  FDRE \input_6_load_13_reg_1830_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_reg_1530_reg[15]_0 [9]),
        .Q(input_6_load_13_reg_1830[9]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [0]),
        .Q(input_6_load_14_reg_1840[0]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [10]),
        .Q(input_6_load_14_reg_1840[10]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [11]),
        .Q(input_6_load_14_reg_1840[11]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [12]),
        .Q(input_6_load_14_reg_1840[12]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [13]),
        .Q(input_6_load_14_reg_1840[13]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [14]),
        .Q(input_6_load_14_reg_1840[14]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [15]),
        .Q(input_6_load_14_reg_1840[15]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [1]),
        .Q(input_6_load_14_reg_1840[1]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [2]),
        .Q(input_6_load_14_reg_1840[2]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [3]),
        .Q(input_6_load_14_reg_1840[3]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [4]),
        .Q(input_6_load_14_reg_1840[4]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [5]),
        .Q(input_6_load_14_reg_1840[5]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [6]),
        .Q(input_6_load_14_reg_1840[6]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [7]),
        .Q(input_6_load_14_reg_1840[7]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [8]),
        .Q(input_6_load_14_reg_1840[8]),
        .R(1'b0));
  FDRE \input_6_load_14_reg_1840_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [9]),
        .Q(input_6_load_14_reg_1840[9]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [0]),
        .Q(input_6_load_8_reg_1540[0]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [10]),
        .Q(input_6_load_8_reg_1540[10]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [11]),
        .Q(input_6_load_8_reg_1540[11]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [12]),
        .Q(input_6_load_8_reg_1540[12]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [13]),
        .Q(input_6_load_8_reg_1540[13]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [14]),
        .Q(input_6_load_8_reg_1540[14]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [15]),
        .Q(input_6_load_8_reg_1540[15]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [1]),
        .Q(input_6_load_8_reg_1540[1]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [2]),
        .Q(input_6_load_8_reg_1540[2]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [3]),
        .Q(input_6_load_8_reg_1540[3]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [4]),
        .Q(input_6_load_8_reg_1540[4]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [5]),
        .Q(input_6_load_8_reg_1540[5]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [6]),
        .Q(input_6_load_8_reg_1540[6]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [7]),
        .Q(input_6_load_8_reg_1540[7]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [8]),
        .Q(input_6_load_8_reg_1540[8]),
        .R(1'b0));
  FDRE \input_6_load_8_reg_1540_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_8_reg_1540_reg[15]_0 [9]),
        .Q(input_6_load_8_reg_1540[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB800)) 
    \input_6_load_9_reg_1630[15]_i_1 
       (.I0(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(input_6_load_10_reg_16400));
  FDRE \input_6_load_9_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [0]),
        .Q(input_6_load_9_reg_1630[0]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [10]),
        .Q(input_6_load_9_reg_1630[10]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [11]),
        .Q(input_6_load_9_reg_1630[11]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [12]),
        .Q(input_6_load_9_reg_1630[12]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [13]),
        .Q(input_6_load_9_reg_1630[13]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [14]),
        .Q(input_6_load_9_reg_1630[14]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [15]),
        .Q(input_6_load_9_reg_1630[15]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [1]),
        .Q(input_6_load_9_reg_1630[1]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [2]),
        .Q(input_6_load_9_reg_1630[2]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [3]),
        .Q(input_6_load_9_reg_1630[3]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [4]),
        .Q(input_6_load_9_reg_1630[4]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [5]),
        .Q(input_6_load_9_reg_1630[5]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [6]),
        .Q(input_6_load_9_reg_1630[6]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [7]),
        .Q(input_6_load_9_reg_1630[7]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [8]),
        .Q(input_6_load_9_reg_1630[8]),
        .R(1'b0));
  FDRE \input_6_load_9_reg_1630_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_6_load_reg_1530_reg[15]_0 [9]),
        .Q(input_6_load_9_reg_1630[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \input_6_load_reg_1530[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .O(input_6_load_8_reg_15400));
  FDRE \input_6_load_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [0]),
        .Q(input_6_load_reg_1530[0]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [10]),
        .Q(input_6_load_reg_1530[10]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [11]),
        .Q(input_6_load_reg_1530[11]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [12]),
        .Q(input_6_load_reg_1530[12]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [13]),
        .Q(input_6_load_reg_1530[13]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [14]),
        .Q(input_6_load_reg_1530[14]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [15]),
        .Q(input_6_load_reg_1530[15]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [1]),
        .Q(input_6_load_reg_1530[1]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [2]),
        .Q(input_6_load_reg_1530[2]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [3]),
        .Q(input_6_load_reg_1530[3]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [4]),
        .Q(input_6_load_reg_1530[4]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [5]),
        .Q(input_6_load_reg_1530[5]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [6]),
        .Q(input_6_load_reg_1530[6]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [7]),
        .Q(input_6_load_reg_1530[7]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [8]),
        .Q(input_6_load_reg_1530[8]),
        .R(1'b0));
  FDRE \input_6_load_reg_1530_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_6_load_reg_1530_reg[15]_0 [9]),
        .Q(input_6_load_reg_1530[9]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [0]),
        .Q(input_7_load_10_reg_1645[0]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [10]),
        .Q(input_7_load_10_reg_1645[10]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [11]),
        .Q(input_7_load_10_reg_1645[11]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [12]),
        .Q(input_7_load_10_reg_1645[12]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [13]),
        .Q(input_7_load_10_reg_1645[13]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [14]),
        .Q(input_7_load_10_reg_1645[14]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [15]),
        .Q(input_7_load_10_reg_1645[15]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [1]),
        .Q(input_7_load_10_reg_1645[1]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [2]),
        .Q(input_7_load_10_reg_1645[2]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [3]),
        .Q(input_7_load_10_reg_1645[3]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [4]),
        .Q(input_7_load_10_reg_1645[4]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [5]),
        .Q(input_7_load_10_reg_1645[5]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [6]),
        .Q(input_7_load_10_reg_1645[6]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [7]),
        .Q(input_7_load_10_reg_1645[7]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [8]),
        .Q(input_7_load_10_reg_1645[8]),
        .R(1'b0));
  FDRE \input_7_load_10_reg_1645_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [9]),
        .Q(input_7_load_10_reg_1645[9]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [0]),
        .Q(input_7_load_11_reg_1735[0]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [10]),
        .Q(input_7_load_11_reg_1735[10]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [11]),
        .Q(input_7_load_11_reg_1735[11]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [12]),
        .Q(input_7_load_11_reg_1735[12]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [13]),
        .Q(input_7_load_11_reg_1735[13]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [14]),
        .Q(input_7_load_11_reg_1735[14]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [15]),
        .Q(input_7_load_11_reg_1735[15]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [1]),
        .Q(input_7_load_11_reg_1735[1]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [2]),
        .Q(input_7_load_11_reg_1735[2]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [3]),
        .Q(input_7_load_11_reg_1735[3]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [4]),
        .Q(input_7_load_11_reg_1735[4]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [5]),
        .Q(input_7_load_11_reg_1735[5]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [6]),
        .Q(input_7_load_11_reg_1735[6]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [7]),
        .Q(input_7_load_11_reg_1735[7]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [8]),
        .Q(input_7_load_11_reg_1735[8]),
        .R(1'b0));
  FDRE \input_7_load_11_reg_1735_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [9]),
        .Q(input_7_load_11_reg_1735[9]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [0]),
        .Q(input_7_load_12_reg_1745[0]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [10]),
        .Q(input_7_load_12_reg_1745[10]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [11]),
        .Q(input_7_load_12_reg_1745[11]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [12]),
        .Q(input_7_load_12_reg_1745[12]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [13]),
        .Q(input_7_load_12_reg_1745[13]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [14]),
        .Q(input_7_load_12_reg_1745[14]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [15]),
        .Q(input_7_load_12_reg_1745[15]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [1]),
        .Q(input_7_load_12_reg_1745[1]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [2]),
        .Q(input_7_load_12_reg_1745[2]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [3]),
        .Q(input_7_load_12_reg_1745[3]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [4]),
        .Q(input_7_load_12_reg_1745[4]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [5]),
        .Q(input_7_load_12_reg_1745[5]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [6]),
        .Q(input_7_load_12_reg_1745[6]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [7]),
        .Q(input_7_load_12_reg_1745[7]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [8]),
        .Q(input_7_load_12_reg_1745[8]),
        .R(1'b0));
  FDRE \input_7_load_12_reg_1745_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [9]),
        .Q(input_7_load_12_reg_1745[9]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [0]),
        .Q(input_7_load_13_reg_1835[0]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [10]),
        .Q(input_7_load_13_reg_1835[10]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [11]),
        .Q(input_7_load_13_reg_1835[11]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [12]),
        .Q(input_7_load_13_reg_1835[12]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [13]),
        .Q(input_7_load_13_reg_1835[13]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [14]),
        .Q(input_7_load_13_reg_1835[14]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [15]),
        .Q(input_7_load_13_reg_1835[15]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [1]),
        .Q(input_7_load_13_reg_1835[1]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [2]),
        .Q(input_7_load_13_reg_1835[2]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [3]),
        .Q(input_7_load_13_reg_1835[3]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [4]),
        .Q(input_7_load_13_reg_1835[4]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [5]),
        .Q(input_7_load_13_reg_1835[5]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [6]),
        .Q(input_7_load_13_reg_1835[6]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [7]),
        .Q(input_7_load_13_reg_1835[7]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [8]),
        .Q(input_7_load_13_reg_1835[8]),
        .R(1'b0));
  FDRE \input_7_load_13_reg_1835_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_reg_1535_reg[15]_1 [9]),
        .Q(input_7_load_13_reg_1835[9]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [0]),
        .Q(input_7_load_14_reg_1845[0]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [10]),
        .Q(input_7_load_14_reg_1845[10]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [11]),
        .Q(input_7_load_14_reg_1845[11]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [12]),
        .Q(input_7_load_14_reg_1845[12]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [13]),
        .Q(input_7_load_14_reg_1845[13]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [14]),
        .Q(input_7_load_14_reg_1845[14]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [15]),
        .Q(input_7_load_14_reg_1845[15]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [1]),
        .Q(input_7_load_14_reg_1845[1]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [2]),
        .Q(input_7_load_14_reg_1845[2]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [3]),
        .Q(input_7_load_14_reg_1845[3]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [4]),
        .Q(input_7_load_14_reg_1845[4]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [5]),
        .Q(input_7_load_14_reg_1845[5]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [6]),
        .Q(input_7_load_14_reg_1845[6]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [7]),
        .Q(input_7_load_14_reg_1845[7]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [8]),
        .Q(input_7_load_14_reg_1845[8]),
        .R(1'b0));
  FDRE \input_7_load_14_reg_1845_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [9]),
        .Q(input_7_load_14_reg_1845[9]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [0]),
        .Q(input_7_load_8_reg_1545[0]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [10]),
        .Q(input_7_load_8_reg_1545[10]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [11]),
        .Q(input_7_load_8_reg_1545[11]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [12]),
        .Q(input_7_load_8_reg_1545[12]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [13]),
        .Q(input_7_load_8_reg_1545[13]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [14]),
        .Q(input_7_load_8_reg_1545[14]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [15]),
        .Q(input_7_load_8_reg_1545[15]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [1]),
        .Q(input_7_load_8_reg_1545[1]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [2]),
        .Q(input_7_load_8_reg_1545[2]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [3]),
        .Q(input_7_load_8_reg_1545[3]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [4]),
        .Q(input_7_load_8_reg_1545[4]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [5]),
        .Q(input_7_load_8_reg_1545[5]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [6]),
        .Q(input_7_load_8_reg_1545[6]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [7]),
        .Q(input_7_load_8_reg_1545[7]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [8]),
        .Q(input_7_load_8_reg_1545[8]),
        .R(1'b0));
  FDRE \input_7_load_8_reg_1545_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_8_reg_1545_reg[15]_1 [9]),
        .Q(input_7_load_8_reg_1545[9]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [0]),
        .Q(input_7_load_9_reg_1635[0]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [10]),
        .Q(input_7_load_9_reg_1635[10]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [11]),
        .Q(input_7_load_9_reg_1635[11]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [12]),
        .Q(input_7_load_9_reg_1635[12]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [13]),
        .Q(input_7_load_9_reg_1635[13]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [14]),
        .Q(input_7_load_9_reg_1635[14]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [15]),
        .Q(input_7_load_9_reg_1635[15]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [1]),
        .Q(input_7_load_9_reg_1635[1]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [2]),
        .Q(input_7_load_9_reg_1635[2]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [3]),
        .Q(input_7_load_9_reg_1635[3]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [4]),
        .Q(input_7_load_9_reg_1635[4]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [5]),
        .Q(input_7_load_9_reg_1635[5]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [6]),
        .Q(input_7_load_9_reg_1635[6]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [7]),
        .Q(input_7_load_9_reg_1635[7]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [8]),
        .Q(input_7_load_9_reg_1635[8]),
        .R(1'b0));
  FDRE \input_7_load_9_reg_1635_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_10_reg_16400),
        .D(\input_7_load_reg_1535_reg[15]_1 [9]),
        .Q(input_7_load_9_reg_1635[9]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[0] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [0]),
        .Q(input_7_load_reg_1535[0]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[10] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [10]),
        .Q(input_7_load_reg_1535[10]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[11] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [11]),
        .Q(input_7_load_reg_1535[11]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[12] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [12]),
        .Q(input_7_load_reg_1535[12]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[13] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [13]),
        .Q(input_7_load_reg_1535[13]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[14] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [14]),
        .Q(input_7_load_reg_1535[14]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[15] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [15]),
        .Q(input_7_load_reg_1535[15]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[1] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [1]),
        .Q(input_7_load_reg_1535[1]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[2] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [2]),
        .Q(input_7_load_reg_1535[2]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[3] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [3]),
        .Q(input_7_load_reg_1535[3]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[4] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [4]),
        .Q(input_7_load_reg_1535[4]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[5] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [5]),
        .Q(input_7_load_reg_1535[5]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[6] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [6]),
        .Q(input_7_load_reg_1535[6]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[7] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [7]),
        .Q(input_7_load_reg_1535[7]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[8] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [8]),
        .Q(input_7_load_reg_1535[8]),
        .R(1'b0));
  FDRE \input_7_load_reg_1535_reg[9] 
       (.C(ap_clk),
        .CE(input_6_load_8_reg_15400),
        .D(\input_7_load_reg_1535_reg[15]_1 [9]),
        .Q(input_7_load_reg_1535[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[15]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\q0_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hEAEAEA0000000000)) 
    \q1[15]_i_1 
       (.I0(\q1[15]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I3(Q[1]),
        .I4(\q1_reg[0]_0 ),
        .I5(grp_transpose_matrix_1_fu_764_ap_start_reg_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \q1[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I3(input_3_address1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\q1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_7_0_0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(input_3_address1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_7_0_0_i_3
       (.I0(input_2_address1[0]),
        .I1(\q0_reg[0] ),
        .I2(\q1_reg[0] [0]),
        .O(DCT_1D_out_buf_col_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_7_0_0_i_4
       (.I0(input_2_address1[1]),
        .I1(\q0_reg[0] ),
        .I2(\q1_reg[0] [1]),
        .O(DCT_1D_out_buf_col_1_address0[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_0_7_0_0_i_5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(input_2_address1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_7_0_0_i_6
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(input_2_address1[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_10
       (.I0(input_7_load_13_reg_1835[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[12]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_44__11_n_0),
        .O(DINADIN[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_10__0
       (.I0(input_7_load_14_reg_1845[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[6]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_43__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__1
       (.I0(input_7_load_10_reg_1645[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_43_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__2
       (.I0(input_7_load_9_reg_1635[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_45__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__3
       (.I0(input_7_load_reg_1535[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_48__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__4
       (.I0(input_7_load_8_reg_1545[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_43__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10__5
       (.I0(input_7_load_11_reg_1735[12]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_45__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10__6
       (.I0(input_7_load_12_reg_1745[6]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_43__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_11
       (.I0(input_7_load_13_reg_1835[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[11]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_45__11_n_0),
        .O(DINADIN[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_11__0
       (.I0(input_7_load_14_reg_1845[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[5]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_44__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__1
       (.I0(input_7_load_10_reg_1645[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_44_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__2
       (.I0(input_7_load_9_reg_1635[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_46__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__3
       (.I0(input_7_load_reg_1535[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_49__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__4
       (.I0(input_7_load_8_reg_1545[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_44__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11__5
       (.I0(input_7_load_11_reg_1735[11]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_46__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11__6
       (.I0(input_7_load_12_reg_1745[5]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_44__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_12
       (.I0(input_7_load_13_reg_1835[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[10]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_46__11_n_0),
        .O(DINADIN[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_12__0
       (.I0(input_7_load_14_reg_1845[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[4]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_45__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__1
       (.I0(input_7_load_10_reg_1645[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_45_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__2
       (.I0(input_7_load_9_reg_1635[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_47__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__3
       (.I0(input_7_load_reg_1535[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_50__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__4
       (.I0(input_7_load_8_reg_1545[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_45__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12__5
       (.I0(input_7_load_11_reg_1735[10]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_47__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12__6
       (.I0(input_7_load_12_reg_1745[4]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_45__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_13
       (.I0(input_7_load_13_reg_1835[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[9]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_47__11_n_0),
        .O(DINADIN[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_13__0
       (.I0(input_7_load_14_reg_1845[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[3]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_46__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__1
       (.I0(input_7_load_10_reg_1645[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_46_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__2
       (.I0(input_7_load_9_reg_1635[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_48__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__3
       (.I0(input_7_load_reg_1535[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_51__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__4
       (.I0(input_7_load_8_reg_1545[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_46__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_13__5
       (.I0(input_7_load_11_reg_1735[9]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_48__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_13__6
       (.I0(input_7_load_12_reg_1745[3]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_46__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_14
       (.I0(input_7_load_13_reg_1835[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[8]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_48__11_n_0),
        .O(DINADIN[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_14__0
       (.I0(input_7_load_14_reg_1845[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[2]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_47__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__1
       (.I0(input_7_load_10_reg_1645[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_47_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__2
       (.I0(input_7_load_9_reg_1635[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_49__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__3
       (.I0(input_7_load_reg_1535[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_52__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__4
       (.I0(input_7_load_8_reg_1545[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_47__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_14__5
       (.I0(input_7_load_11_reg_1735[8]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_49__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_14__6
       (.I0(input_7_load_12_reg_1745[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_47__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_15
       (.I0(input_7_load_13_reg_1835[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[7]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_49__11_n_0),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_15__0
       (.I0(input_7_load_14_reg_1845[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[1]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_48__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__1
       (.I0(input_7_load_10_reg_1645[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_48_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__2
       (.I0(input_7_load_9_reg_1635[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_50__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__3
       (.I0(input_7_load_reg_1535[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_53__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__4
       (.I0(input_7_load_8_reg_1545[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_48__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_15__5
       (.I0(input_7_load_11_reg_1735[7]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_50__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_15__6
       (.I0(input_7_load_12_reg_1745[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_48__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_16
       (.I0(input_7_load_13_reg_1835[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[6]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_50__11_n_0),
        .O(DINADIN[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_16__0
       (.I0(input_7_load_14_reg_1845[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[0]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_49__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__1
       (.I0(input_7_load_10_reg_1645[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_49_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__2
       (.I0(input_7_load_9_reg_1635[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_51__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__3
       (.I0(input_7_load_reg_1535[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_54__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__4
       (.I0(input_7_load_8_reg_1545[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_49__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_16__5
       (.I0(input_7_load_11_reg_1735[6]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_51__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_16__6
       (.I0(input_7_load_12_reg_1745[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_49__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_17
       (.I0(input_7_load_13_reg_1835[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[5]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_51__11_n_0),
        .O(DINADIN[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_17__0
       (.I0(ram_reg_bram_0_i_50_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[15]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__1
       (.I0(input_7_load_9_reg_1635[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_52__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_17__2
       (.I0(input_7_load_reg_1535[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_55__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_17__25
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_50__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[15]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[15]),
        .O(\ap_CS_fsm_reg[4]_3 [15]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_17__3
       (.I0(ram_reg_bram_0_i_50__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[15]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_17__4
       (.I0(input_7_load_11_reg_1735[5]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_52__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_17__5
       (.I0(ram_reg_bram_0_i_50__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[15]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_18
       (.I0(input_7_load_13_reg_1835[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[4]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_52__11_n_0),
        .O(DINADIN[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_18__0
       (.I0(ram_reg_bram_0_i_51_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[14]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__1
       (.I0(input_7_load_9_reg_1635[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_53__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_18__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_51__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[14]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[14]),
        .O(\ap_CS_fsm_reg[4]_3 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_18__2
       (.I0(input_7_load_reg_1535[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_56__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_18__3
       (.I0(ram_reg_bram_0_i_51__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[14]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_18__4
       (.I0(input_7_load_11_reg_1735[4]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_53__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_18__5
       (.I0(ram_reg_bram_0_i_51__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[14]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_19
       (.I0(input_7_load_13_reg_1835[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[3]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_53__11_n_0),
        .O(DINADIN[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_19__0
       (.I0(ram_reg_bram_0_i_52_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[13]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__1
       (.I0(input_7_load_9_reg_1635[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_54__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_19__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_52__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[13]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[13]),
        .O(\ap_CS_fsm_reg[4]_3 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_19__2
       (.I0(input_7_load_reg_1535[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_57__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_19__3
       (.I0(ram_reg_bram_0_i_52__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[13]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_19__4
       (.I0(input_7_load_11_reg_1735[3]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_54__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_19__5
       (.I0(ram_reg_bram_0_i_52__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[13]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_1__10
       (.I0(input_7_load_8_reg_1545[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_34__3_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_1__11
       (.I0(input_7_load_12_reg_1745[15]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_34__4_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_1__7
       (.I0(input_7_load_14_reg_1845[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[15]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_34__14_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__8
       (.I0(input_7_load_10_reg_1645[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_34__1_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_20
       (.I0(input_7_load_13_reg_1835[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[2]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_54__11_n_0),
        .O(DINADIN[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_20__0
       (.I0(ram_reg_bram_0_i_53_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[12]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__1
       (.I0(input_7_load_9_reg_1635[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_55__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_20__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_53__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[12]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[12]),
        .O(\ap_CS_fsm_reg[4]_3 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_20__2
       (.I0(input_7_load_reg_1535[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_58__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_20__3
       (.I0(ram_reg_bram_0_i_53__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[12]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_20__4
       (.I0(input_7_load_11_reg_1735[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_55__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_20__5
       (.I0(ram_reg_bram_0_i_53__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[12]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_21
       (.I0(input_7_load_13_reg_1835[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[1]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_55__11_n_0),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_21__0
       (.I0(ram_reg_bram_0_i_54_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[11]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__1
       (.I0(input_7_load_9_reg_1635[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_56__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_21__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_54__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[11]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[11]),
        .O(\ap_CS_fsm_reg[4]_3 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_21__2
       (.I0(input_7_load_reg_1535[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_59__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_21__3
       (.I0(ram_reg_bram_0_i_54__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[11]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_21__4
       (.I0(input_7_load_11_reg_1735[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_56__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_21__5
       (.I0(ram_reg_bram_0_i_54__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[11]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_22
       (.I0(input_7_load_13_reg_1835[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[0]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_56__11_n_0),
        .O(DINADIN[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0_i_55_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[10]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__1
       (.I0(input_7_load_9_reg_1635[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_57__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_22__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_55__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[10]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[10]),
        .O(\ap_CS_fsm_reg[4]_3 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_22__2
       (.I0(input_7_load_reg_1535[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_60__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_22__3
       (.I0(ram_reg_bram_0_i_55__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[10]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_22__4
       (.I0(input_7_load_11_reg_1735[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_57__3_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_22__5
       (.I0(ram_reg_bram_0_i_55__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[10]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_56_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[9]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_23__0
       (.I0(ram_reg_bram_0_i_58__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[15]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_23__1
       (.I0(input_7_load_reg_1535[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_61__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_23__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_57__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[15]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[15]),
        .O(\ap_CS_fsm_reg[4]_2 [15]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_23__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_56__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[9]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[9]),
        .O(\ap_CS_fsm_reg[4]_3 [9]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_23__2
       (.I0(ram_reg_bram_0_i_56__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[9]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_23__3
       (.I0(ram_reg_bram_0_i_58__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[15]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [15]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_23__4
       (.I0(ram_reg_bram_0_i_56__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[9]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_57_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[8]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_24__0
       (.I0(ram_reg_bram_0_i_59__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[14]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_24__1
       (.I0(ram_reg_bram_0_i_62__2_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[15]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_24__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_58__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[14]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[14]),
        .O(\ap_CS_fsm_reg[4]_2 [14]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_24__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_57__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[8]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[8]),
        .O(\ap_CS_fsm_reg[4]_3 [8]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_24__2
       (.I0(ram_reg_bram_0_i_57__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[8]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_24__3
       (.I0(ram_reg_bram_0_i_59__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[14]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [14]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_24__4
       (.I0(ram_reg_bram_0_i_57__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[8]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__0
       (.I0(ram_reg_bram_0_i_58_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[7]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__1
       (.I0(ram_reg_bram_0_i_60__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[13]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_25__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_59__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[13]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[13]),
        .O(\ap_CS_fsm_reg[4]_2 [13]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_25__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_58__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[7]),
        .O(\ap_CS_fsm_reg[4]_3 [7]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_25__2
       (.I0(ram_reg_bram_0_i_63__2_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[14]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_25__3
       (.I0(ram_reg_bram_0_i_58__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[7]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_25__4
       (.I0(ram_reg_bram_0_i_60__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[13]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [13]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_25__5
       (.I0(ram_reg_bram_0_i_58__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[7]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_59_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[6]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26__0
       (.I0(ram_reg_bram_0_i_61__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[12]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_26__1
       (.I0(ram_reg_bram_0_i_64__2_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[13]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_26__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_60__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[12]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[12]),
        .O(\ap_CS_fsm_reg[4]_2 [12]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_26__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_59__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[6]),
        .O(\ap_CS_fsm_reg[4]_3 [6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_26__2
       (.I0(ram_reg_bram_0_i_59__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[6]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_26__3
       (.I0(ram_reg_bram_0_i_61__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[12]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [12]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_26__4
       (.I0(ram_reg_bram_0_i_59__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[6]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__0
       (.I0(ram_reg_bram_0_i_60_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[5]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__1
       (.I0(ram_reg_bram_0_i_62__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[11]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_27__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_61__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[11]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[11]),
        .O(\ap_CS_fsm_reg[4]_2 [11]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_27__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_60__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[5]),
        .O(\ap_CS_fsm_reg[4]_3 [5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_27__2
       (.I0(ram_reg_bram_0_i_65__2_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[12]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_27__3
       (.I0(ram_reg_bram_0_i_60__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[5]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_27__4
       (.I0(ram_reg_bram_0_i_62__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[11]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [11]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_27__5
       (.I0(ram_reg_bram_0_i_60__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[5]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__0
       (.I0(ram_reg_bram_0_i_61_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[4]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__1
       (.I0(ram_reg_bram_0_i_63__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[10]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_28__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_62__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[10]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[10]),
        .O(\ap_CS_fsm_reg[4]_2 [10]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_28__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_61__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[4]),
        .O(\ap_CS_fsm_reg[4]_3 [4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_28__2
       (.I0(ram_reg_bram_0_i_66__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[11]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_28__3
       (.I0(ram_reg_bram_0_i_61__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[4]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_28__4
       (.I0(ram_reg_bram_0_i_63__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[10]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [10]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_28__5
       (.I0(ram_reg_bram_0_i_61__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[4]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_62_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[3]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29__0
       (.I0(ram_reg_bram_0_i_64__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[9]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_29__1
       (.I0(ram_reg_bram_0_i_67__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[10]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_29__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_63__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[9]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[9]),
        .O(\ap_CS_fsm_reg[4]_2 [9]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_29__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_62__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[3]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[3]),
        .O(\ap_CS_fsm_reg[4]_3 [3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_29__2
       (.I0(ram_reg_bram_0_i_62__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[3]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_29__3
       (.I0(ram_reg_bram_0_i_64__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[9]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_29__4
       (.I0(ram_reg_bram_0_i_62__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[3]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [3]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0[0]),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .O(output_buf_2d_0_ce0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_2__1
       (.I0(input_7_load_14_reg_1845[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[14]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_35__13_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__2
       (.I0(input_7_load_10_reg_1645[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_35__0_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_2__3
       (.I0(input_7_load_8_reg_1545[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_35__2_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_2__4
       (.I0(input_7_load_12_reg_1745[14]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_35__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_63_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[2]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30__0
       (.I0(ram_reg_bram_0_i_65__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[8]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_30__1
       (.I0(ram_reg_bram_0_i_68__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[9]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_30__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_64__13_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[8]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[8]),
        .O(\ap_CS_fsm_reg[4]_2 [8]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_30__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_63__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[2]),
        .O(\ap_CS_fsm_reg[4]_3 [2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_30__2
       (.I0(ram_reg_bram_0_i_63__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[2]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_30__3
       (.I0(ram_reg_bram_0_i_65__3_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[8]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_30__4
       (.I0(ram_reg_bram_0_i_63__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[2]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_64_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[1]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31__0
       (.I0(ram_reg_bram_0_i_66_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[7]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_31__1
       (.I0(ram_reg_bram_0_i_69__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[8]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_31__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_65__9_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[7]),
        .O(\ap_CS_fsm_reg[4]_2 [7]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_31__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_64__14_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[1]),
        .O(\ap_CS_fsm_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_31__2
       (.I0(ram_reg_bram_0_i_64__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[1]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_31__3
       (.I0(ram_reg_bram_0_i_66__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[7]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [7]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_31__4
       (.I0(ram_reg_bram_0_i_64__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[1]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_65_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_10_reg_1640[0]),
        .I3(ram_reg_bram_0[0]),
        .O(DINBDIN[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32__0
       (.I0(ram_reg_bram_0_i_67_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[6]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_32__1
       (.I0(ram_reg_bram_0_i_70__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[7]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_32__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_66__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[6]),
        .O(\ap_CS_fsm_reg[4]_2 [6]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_32__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_65__10_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1398[0]),
        .O(\ap_CS_fsm_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_32__2
       (.I0(ram_reg_bram_0_i_65__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1414[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_8_reg_1540[0]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1414_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_32__3
       (.I0(ram_reg_bram_0_i_67__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[6]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_32__4
       (.I0(ram_reg_bram_0_i_65__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_12_reg_1740[0]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_bram_0_i_33
       (.I0(output_buf_2d_6_we1),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0_0[0]),
        .I4(ram_reg_bram_0_0[1]),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    ram_reg_bram_0_i_33__0
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0[0]),
        .I3(ram_reg_bram_0_0[2]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\phi_ln111_1_reg_399_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    ram_reg_bram_0_i_33__1
       (.I0(output_buf_2d_2_we1),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0_0[1]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_33__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_67__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[5]),
        .O(\ap_CS_fsm_reg[4]_2 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_33__2
       (.I0(ram_reg_bram_0_i_68_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[5]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    ram_reg_bram_0_i_33__3
       (.I0(output_buf_2d_4_we1),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0[0]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\phi_ln111_1_reg_399_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_33__4
       (.I0(ram_reg_bram_0_i_71__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[6]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_33__5
       (.I0(ram_reg_bram_0_i_68__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[5]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_34__0
       (.I0(ram_reg_bram_0_i_69_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[4]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_34__1
       (.I0(reg_1444[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[15]),
        .O(ram_reg_bram_0_i_34__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__14
       (.I0(reg_1406[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[15]),
        .O(ram_reg_bram_0_i_34__14_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_34__16
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_68__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[4]),
        .O(\ap_CS_fsm_reg[4]_2 [4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_34__2
       (.I0(ram_reg_bram_0_i_72__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[5]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_34__3
       (.I0(ram_reg_bram_0_7[15]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[15]),
        .O(ram_reg_bram_0_i_34__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_34__4
       (.I0(reg_1420[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[15]),
        .O(ram_reg_bram_0_i_34__4_n_0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_34__5
       (.I0(ram_reg_bram_0_i_69__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[4]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_70_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[3]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_35__0
       (.I0(reg_1444[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[14]),
        .O(ram_reg_bram_0_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_35__1
       (.I0(ram_reg_bram_0_i_73__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[4]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__13
       (.I0(reg_1406[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[14]),
        .O(ram_reg_bram_0_i_35__13_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_35__15
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_69__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[3]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[3]),
        .O(\ap_CS_fsm_reg[4]_2 [3]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_35__2
       (.I0(ram_reg_bram_0_7[14]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[14]),
        .O(ram_reg_bram_0_i_35__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_35__3
       (.I0(reg_1420[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[14]),
        .O(ram_reg_bram_0_i_35__3_n_0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_35__4
       (.I0(ram_reg_bram_0_i_70__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[3]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_71_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[2]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_36__0
       (.I0(reg_1444[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[13]),
        .O(ram_reg_bram_0_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_36__1
       (.I0(ram_reg_bram_0_i_74_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[3]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__12
       (.I0(reg_1406[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[13]),
        .O(ram_reg_bram_0_i_36__12_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_36__14
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_70__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[2]),
        .O(\ap_CS_fsm_reg[4]_2 [2]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_36__2
       (.I0(ram_reg_bram_0_7[13]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[13]),
        .O(ram_reg_bram_0_i_36__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_36__3
       (.I0(reg_1420[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[13]),
        .O(ram_reg_bram_0_i_36__3_n_0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_36__4
       (.I0(ram_reg_bram_0_i_71__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[2]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_72_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[1]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_37__0
       (.I0(reg_1444[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[12]),
        .O(ram_reg_bram_0_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_37__1
       (.I0(ram_reg_bram_0_i_75_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[2]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37__12
       (.I0(reg_1406[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[12]),
        .O(ram_reg_bram_0_i_37__12_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_37__14
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_71__6_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[1]),
        .O(\ap_CS_fsm_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_37__2
       (.I0(ram_reg_bram_0_7[12]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[12]),
        .O(ram_reg_bram_0_i_37__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_37__3
       (.I0(reg_1420[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[12]),
        .O(ram_reg_bram_0_i_37__3_n_0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_37__4
       (.I0(ram_reg_bram_0_i_72__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[1]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_73_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(input_6_load_9_reg_1630[0]),
        .I3(ram_reg_bram_0[0]),
        .O(\input_6_load_9_reg_1630_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38__0
       (.I0(reg_1444[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[11]),
        .O(ram_reg_bram_0_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_38__1
       (.I0(ram_reg_bram_0_i_76__0_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[1]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38__12
       (.I0(reg_1406[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[11]),
        .O(ram_reg_bram_0_i_38__12_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    ram_reg_bram_0_i_38__14
       (.I0(ram_reg_bram_0[0]),
        .I1(ram_reg_bram_0_i_72__5_n_0),
        .I2(input_3_address1),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(reg_1370[0]),
        .O(\ap_CS_fsm_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_38__2
       (.I0(ram_reg_bram_0_7[11]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[11]),
        .O(ram_reg_bram_0_i_38__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38__3
       (.I0(reg_1420[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[11]),
        .O(ram_reg_bram_0_i_38__3_n_0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    ram_reg_bram_0_i_38__4
       (.I0(ram_reg_bram_0_i_73__1_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(input_6_load_11_reg_1730[0]),
        .I4(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ram_reg_bram_0_i_39
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(input_3_address1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(ram_reg_bram_0_1),
        .O(output_buf_2d_6_we1));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEE0000)) 
    ram_reg_bram_0_i_39__0
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(input_2_address1[1]),
        .I4(ram_reg_bram_0_4),
        .I5(ram_reg_bram_0[5]),
        .O(output_buf_2d_2_we1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39__1
       (.I0(reg_1444[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[10]),
        .O(ram_reg_bram_0_i_39__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_39__12
       (.I0(reg_1406[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[10]),
        .O(ram_reg_bram_0_i_39__12_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
    ram_reg_bram_0_i_39__2
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ram_reg_bram_0_i_41__10_n_0),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_12),
        .I5(ram_reg_bram_0[3]),
        .O(output_buf_2d_4_we1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_bram_0_i_39__3
       (.I0(ram_reg_bram_0_i_77_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(reg_1386[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(input_6_load_reg_1530[0]),
        .I5(ram_reg_bram_0[0]),
        .O(\reg_1386_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_39__4
       (.I0(ram_reg_bram_0_7[10]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[10]),
        .O(ram_reg_bram_0_i_39__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39__5
       (.I0(reg_1420[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[10]),
        .O(ram_reg_bram_0_i_39__5_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFE0EFE0EFE0)) 
    ram_reg_bram_0_i_3__23
       (.I0(ram_reg_bram_0_13[1]),
        .I1(ram_reg_bram_0_13[0]),
        .I2(ram_reg_bram_0_2),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(\ap_CS_fsm_reg[3]_2 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_3__4
       (.I0(input_7_load_14_reg_1845[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[13]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_36__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__5
       (.I0(input_7_load_10_reg_1645[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_36__0_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_3__7
       (.I0(input_7_load_8_reg_1545[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_36__2_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_3__9
       (.I0(input_7_load_12_reg_1745[13]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_36__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    ram_reg_bram_0_i_40__0
       (.I0(output_buf_2d_6_we1),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0_0[1]),
        .I4(ram_reg_bram_0_0[0]),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_bram_0_i_40__1
       (.I0(grp_DCT_2D_fu_410_output_1_we1),
        .I1(ram_reg_bram_0[4]),
        .I2(ram_reg_bram_0[3]),
        .I3(ram_reg_bram_0[2]),
        .I4(ram_reg_bram_0[1]),
        .O(\ap_CS_fsm_reg[76] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_40__13
       (.I0(reg_1406[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[9]),
        .O(ram_reg_bram_0_i_40__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    ram_reg_bram_0_i_40__2
       (.I0(output_buf_2d_2_we1),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0_0[1]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__3
       (.I0(reg_1444[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[9]),
        .O(ram_reg_bram_0_i_40__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    ram_reg_bram_0_i_40__4
       (.I0(output_buf_2d_4_we1),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0[0]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\phi_ln111_1_reg_399_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_40__5
       (.I0(ram_reg_bram_0_7[9]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[9]),
        .O(ram_reg_bram_0_i_40__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40__6
       (.I0(reg_1420[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[9]),
        .O(ram_reg_bram_0_i_40__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    ram_reg_bram_0_i_41
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0[0]),
        .I3(ram_reg_bram_0_0[2]),
        .I4(ram_reg_bram_0_0[0]),
        .O(\phi_ln111_1_reg_399_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__0
       (.I0(reg_1444[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[8]),
        .O(ram_reg_bram_0_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_41__1
       (.I0(ram_reg_bram_0_7[8]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[8]),
        .O(ram_reg_bram_0_i_41__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_41__10
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_bram_0_i_41__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41__11
       (.I0(reg_1378[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[15]),
        .O(ram_reg_bram_0_i_41__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41__12
       (.I0(reg_1406[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[8]),
        .O(ram_reg_bram_0_i_41__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41__2
       (.I0(reg_1420[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[8]),
        .O(ram_reg_bram_0_i_41__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_41__9
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42
       (.I0(reg_1444[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[7]),
        .O(ram_reg_bram_0_i_42_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__0
       (.I0(reg_1432[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[15]),
        .O(ram_reg_bram_0_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_42__1
       (.I0(ram_reg_bram_0_7[7]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[7]),
        .O(ram_reg_bram_0_i_42__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42__11
       (.I0(reg_1378[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[14]),
        .O(ram_reg_bram_0_i_42__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42__12
       (.I0(reg_1406[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[7]),
        .O(ram_reg_bram_0_i_42__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__2
       (.I0(reg_1392[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[15]),
        .O(ram_reg_bram_0_i_42__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42__3
       (.I0(reg_1420[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[7]),
        .O(ram_reg_bram_0_i_42__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43
       (.I0(reg_1444[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[6]),
        .O(ram_reg_bram_0_i_43_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__0
       (.I0(reg_1432[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[14]),
        .O(ram_reg_bram_0_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_43__1
       (.I0(ram_reg_bram_0_7[6]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[6]),
        .O(ram_reg_bram_0_i_43__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_43__11
       (.I0(reg_1378[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[13]),
        .O(ram_reg_bram_0_i_43__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_43__12
       (.I0(reg_1406[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[6]),
        .O(ram_reg_bram_0_i_43__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__2
       (.I0(reg_1392[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[14]),
        .O(ram_reg_bram_0_i_43__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43__3
       (.I0(reg_1420[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[6]),
        .O(ram_reg_bram_0_i_43__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44
       (.I0(reg_1444[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[5]),
        .O(ram_reg_bram_0_i_44_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__0
       (.I0(reg_1432[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[13]),
        .O(ram_reg_bram_0_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_44__1
       (.I0(ram_reg_bram_0_7[5]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[5]),
        .O(ram_reg_bram_0_i_44__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_44__11
       (.I0(reg_1378[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[12]),
        .O(ram_reg_bram_0_i_44__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_44__12
       (.I0(reg_1406[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[5]),
        .O(ram_reg_bram_0_i_44__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__2
       (.I0(reg_1392[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[13]),
        .O(ram_reg_bram_0_i_44__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44__3
       (.I0(reg_1420[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[5]),
        .O(ram_reg_bram_0_i_44__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45
       (.I0(reg_1444[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[4]),
        .O(ram_reg_bram_0_i_45_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__0
       (.I0(reg_1432[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[12]),
        .O(ram_reg_bram_0_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_45__1
       (.I0(ram_reg_bram_0_7[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[4]),
        .O(ram_reg_bram_0_i_45__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_45__11
       (.I0(reg_1378[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[11]),
        .O(ram_reg_bram_0_i_45__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_45__12
       (.I0(reg_1406[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[4]),
        .O(ram_reg_bram_0_i_45__12_n_0));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_45__2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .O(ram_reg_bram_0_i_45__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__3
       (.I0(reg_1392[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[12]),
        .O(ram_reg_bram_0_i_45__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45__4
       (.I0(reg_1420[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[4]),
        .O(ram_reg_bram_0_i_45__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46
       (.I0(reg_1444[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[3]),
        .O(ram_reg_bram_0_i_46_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__0
       (.I0(reg_1432[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[11]),
        .O(ram_reg_bram_0_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_46__1
       (.I0(ram_reg_bram_0_7[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[3]),
        .O(ram_reg_bram_0_i_46__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_46__11
       (.I0(reg_1378[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[10]),
        .O(ram_reg_bram_0_i_46__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_46__12
       (.I0(reg_1406[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[3]),
        .O(ram_reg_bram_0_i_46__12_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_46__2
       (.I0(ram_reg_bram_0_8[15]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[15]),
        .O(ram_reg_bram_0_i_46__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__3
       (.I0(reg_1392[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[11]),
        .O(ram_reg_bram_0_i_46__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_46__4
       (.I0(reg_1420[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[3]),
        .O(ram_reg_bram_0_i_46__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47
       (.I0(reg_1444[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[2]),
        .O(ram_reg_bram_0_i_47_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__0
       (.I0(reg_1432[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[10]),
        .O(ram_reg_bram_0_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_47__1
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[2]),
        .O(ram_reg_bram_0_i_47__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_47__11
       (.I0(reg_1378[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[9]),
        .O(ram_reg_bram_0_i_47__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_47__12
       (.I0(reg_1406[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[2]),
        .O(ram_reg_bram_0_i_47__12_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_47__2
       (.I0(ram_reg_bram_0_8[14]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[14]),
        .O(ram_reg_bram_0_i_47__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__3
       (.I0(reg_1392[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[10]),
        .O(ram_reg_bram_0_i_47__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_47__4
       (.I0(reg_1420[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[2]),
        .O(ram_reg_bram_0_i_47__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48
       (.I0(reg_1444[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[1]),
        .O(ram_reg_bram_0_i_48_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__0
       (.I0(reg_1432[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[9]),
        .O(ram_reg_bram_0_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_48__1
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[1]),
        .O(ram_reg_bram_0_i_48__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_48__11
       (.I0(reg_1378[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[8]),
        .O(ram_reg_bram_0_i_48__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_48__12
       (.I0(reg_1406[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[1]),
        .O(ram_reg_bram_0_i_48__12_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_48__2
       (.I0(ram_reg_bram_0_8[13]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[13]),
        .O(ram_reg_bram_0_i_48__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__3
       (.I0(reg_1392[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[9]),
        .O(ram_reg_bram_0_i_48__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_48__4
       (.I0(reg_1420[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[1]),
        .O(ram_reg_bram_0_i_48__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49
       (.I0(reg_1444[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1406[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_7[0]),
        .O(ram_reg_bram_0_i_49_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__0
       (.I0(reg_1432[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[8]),
        .O(ram_reg_bram_0_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_49__1
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1406[0]),
        .O(ram_reg_bram_0_i_49__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_49__11
       (.I0(reg_1378[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[7]),
        .O(ram_reg_bram_0_i_49__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_49__12
       (.I0(reg_1406[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_7[0]),
        .O(ram_reg_bram_0_i_49__12_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_49__2
       (.I0(ram_reg_bram_0_8[12]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[12]),
        .O(ram_reg_bram_0_i_49__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__3
       (.I0(reg_1392[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[8]),
        .O(ram_reg_bram_0_i_49__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_49__4
       (.I0(reg_1420[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1406[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_7[0]),
        .O(ram_reg_bram_0_i_49__4_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_4__3
       (.I0(input_7_load_14_reg_1845[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[12]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_37__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__4
       (.I0(input_7_load_10_reg_1645[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_37__0_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hB8B8BBB8)) 
    ram_reg_bram_0_i_4__5
       (.I0(ram_reg_bram_0_10),
        .I1(ram_reg_bram_0_2),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .O(ADDRARDADDR));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_4__6
       (.I0(input_7_load_8_reg_1545[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_37__2_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hB8B8B8BB)) 
    ram_reg_bram_0_i_4__7
       (.I0(ram_reg_bram_0_10),
        .I1(ram_reg_bram_0_2),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(ram_reg_bram_0_i_45__2_n_0),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    ram_reg_bram_0_i_4__8
       (.I0(ram_reg_bram_0_10),
        .I1(ram_reg_bram_0_2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[3]_2 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_4__9
       (.I0(input_7_load_12_reg_1745[12]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_37__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50
       (.I0(reg_1438[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[15]),
        .O(ram_reg_bram_0_i_50_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__0
       (.I0(reg_1432[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[7]),
        .O(ram_reg_bram_0_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_50__1
       (.I0(ram_reg_bram_0_5[15]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[15]),
        .O(ram_reg_bram_0_i_50__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_50__11
       (.I0(reg_1378[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[6]),
        .O(ram_reg_bram_0_i_50__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_50__14
       (.I0(input_6_load_14_reg_1840[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[15]),
        .O(ram_reg_bram_0_i_50__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_50__2
       (.I0(ram_reg_bram_0_8[11]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[11]),
        .O(ram_reg_bram_0_i_50__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__3
       (.I0(reg_1392[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[7]),
        .O(ram_reg_bram_0_i_50__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_50__4
       (.I0(reg_1414[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[15]),
        .O(ram_reg_bram_0_i_50__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51
       (.I0(reg_1438[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[14]),
        .O(ram_reg_bram_0_i_51_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__0
       (.I0(reg_1432[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[6]),
        .O(ram_reg_bram_0_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_51__1
       (.I0(ram_reg_bram_0_5[14]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[14]),
        .O(ram_reg_bram_0_i_51__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_51__11
       (.I0(reg_1378[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[5]),
        .O(ram_reg_bram_0_i_51__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_51__14
       (.I0(input_6_load_14_reg_1840[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[14]),
        .O(ram_reg_bram_0_i_51__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_51__2
       (.I0(ram_reg_bram_0_8[10]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[10]),
        .O(ram_reg_bram_0_i_51__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__3
       (.I0(reg_1392[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[6]),
        .O(ram_reg_bram_0_i_51__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_51__4
       (.I0(reg_1414[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[14]),
        .O(ram_reg_bram_0_i_51__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52
       (.I0(reg_1438[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[13]),
        .O(ram_reg_bram_0_i_52_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__0
       (.I0(reg_1432[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[5]),
        .O(ram_reg_bram_0_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_52__1
       (.I0(ram_reg_bram_0_5[13]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[13]),
        .O(ram_reg_bram_0_i_52__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_52__11
       (.I0(reg_1378[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[4]),
        .O(ram_reg_bram_0_i_52__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_52__14
       (.I0(input_6_load_14_reg_1840[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[13]),
        .O(ram_reg_bram_0_i_52__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_52__2
       (.I0(ram_reg_bram_0_8[9]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[9]),
        .O(ram_reg_bram_0_i_52__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__3
       (.I0(reg_1392[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[5]),
        .O(ram_reg_bram_0_i_52__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_52__4
       (.I0(reg_1414[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[13]),
        .O(ram_reg_bram_0_i_52__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53
       (.I0(reg_1438[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[12]),
        .O(ram_reg_bram_0_i_53_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__0
       (.I0(reg_1432[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[4]),
        .O(ram_reg_bram_0_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_53__1
       (.I0(ram_reg_bram_0_5[12]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[12]),
        .O(ram_reg_bram_0_i_53__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_53__11
       (.I0(reg_1378[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[3]),
        .O(ram_reg_bram_0_i_53__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_53__14
       (.I0(input_6_load_14_reg_1840[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[12]),
        .O(ram_reg_bram_0_i_53__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_53__2
       (.I0(ram_reg_bram_0_8[8]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[8]),
        .O(ram_reg_bram_0_i_53__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__3
       (.I0(reg_1392[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[4]),
        .O(ram_reg_bram_0_i_53__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_53__4
       (.I0(reg_1414[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[12]),
        .O(ram_reg_bram_0_i_53__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54
       (.I0(reg_1438[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[11]),
        .O(ram_reg_bram_0_i_54_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__0
       (.I0(reg_1432[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[3]),
        .O(ram_reg_bram_0_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_54__1
       (.I0(ram_reg_bram_0_5[11]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[11]),
        .O(ram_reg_bram_0_i_54__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_54__11
       (.I0(reg_1378[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[2]),
        .O(ram_reg_bram_0_i_54__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_54__14
       (.I0(input_6_load_14_reg_1840[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[11]),
        .O(ram_reg_bram_0_i_54__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_54__2
       (.I0(ram_reg_bram_0_8[7]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[7]),
        .O(ram_reg_bram_0_i_54__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__3
       (.I0(reg_1392[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[3]),
        .O(ram_reg_bram_0_i_54__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_54__4
       (.I0(reg_1414[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[11]),
        .O(ram_reg_bram_0_i_54__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55
       (.I0(reg_1438[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[10]),
        .O(ram_reg_bram_0_i_55_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__0
       (.I0(reg_1432[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[2]),
        .O(ram_reg_bram_0_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_55__1
       (.I0(ram_reg_bram_0_5[10]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[10]),
        .O(ram_reg_bram_0_i_55__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_55__11
       (.I0(reg_1378[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[1]),
        .O(ram_reg_bram_0_i_55__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_55__14
       (.I0(input_6_load_14_reg_1840[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[10]),
        .O(ram_reg_bram_0_i_55__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_55__2
       (.I0(ram_reg_bram_0_8[6]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[6]),
        .O(ram_reg_bram_0_i_55__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__3
       (.I0(reg_1392[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[2]),
        .O(ram_reg_bram_0_i_55__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_55__4
       (.I0(reg_1414[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[10]),
        .O(ram_reg_bram_0_i_55__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56
       (.I0(reg_1438[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[9]),
        .O(ram_reg_bram_0_i_56_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__0
       (.I0(reg_1432[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[1]),
        .O(ram_reg_bram_0_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_56__1
       (.I0(ram_reg_bram_0_5[9]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[9]),
        .O(ram_reg_bram_0_i_56__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_56__11
       (.I0(reg_1378[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_bram_0_8[0]),
        .O(ram_reg_bram_0_i_56__11_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_56__14
       (.I0(input_6_load_14_reg_1840[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[9]),
        .O(ram_reg_bram_0_i_56__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_56__2
       (.I0(ram_reg_bram_0_8[5]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[5]),
        .O(ram_reg_bram_0_i_56__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__3
       (.I0(reg_1392[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[1]),
        .O(ram_reg_bram_0_i_56__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_56__4
       (.I0(reg_1414[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[9]),
        .O(ram_reg_bram_0_i_56__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57
       (.I0(reg_1438[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[8]),
        .O(ram_reg_bram_0_i_57_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__0
       (.I0(reg_1432[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1378[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_8[0]),
        .O(ram_reg_bram_0_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_57__1
       (.I0(ram_reg_bram_0_5[8]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[8]),
        .O(ram_reg_bram_0_i_57__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_57__13
       (.I0(input_6_load_13_reg_1830[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[15]),
        .O(ram_reg_bram_0_i_57__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_57__14
       (.I0(input_6_load_14_reg_1840[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[8]),
        .O(ram_reg_bram_0_i_57__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_57__2
       (.I0(ram_reg_bram_0_8[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[4]),
        .O(ram_reg_bram_0_i_57__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__3
       (.I0(reg_1392[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1378[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_8[0]),
        .O(ram_reg_bram_0_i_57__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_57__4
       (.I0(reg_1414[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[8]),
        .O(ram_reg_bram_0_i_57__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58
       (.I0(reg_1438[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[7]),
        .O(ram_reg_bram_0_i_58_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__0
       (.I0(reg_1426[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[15]),
        .O(ram_reg_bram_0_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_58__1
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[7]),
        .O(ram_reg_bram_0_i_58__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_58__13
       (.I0(input_6_load_13_reg_1830[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[14]),
        .O(ram_reg_bram_0_i_58__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_58__14
       (.I0(input_6_load_14_reg_1840[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[7]),
        .O(ram_reg_bram_0_i_58__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_58__2
       (.I0(ram_reg_bram_0_8[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[3]),
        .O(ram_reg_bram_0_i_58__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__3
       (.I0(reg_1386[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[15]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[15]),
        .O(ram_reg_bram_0_i_58__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_58__4
       (.I0(reg_1414[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[7]),
        .O(ram_reg_bram_0_i_58__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59
       (.I0(reg_1438[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[6]),
        .O(ram_reg_bram_0_i_59_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__0
       (.I0(reg_1426[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[14]),
        .O(ram_reg_bram_0_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_59__1
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[6]),
        .O(ram_reg_bram_0_i_59__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_59__13
       (.I0(input_6_load_13_reg_1830[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[13]),
        .O(ram_reg_bram_0_i_59__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_59__14
       (.I0(input_6_load_14_reg_1840[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[6]),
        .O(ram_reg_bram_0_i_59__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_59__2
       (.I0(ram_reg_bram_0_8[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[2]),
        .O(ram_reg_bram_0_i_59__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__3
       (.I0(reg_1386[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[14]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[14]),
        .O(ram_reg_bram_0_i_59__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_59__4
       (.I0(reg_1414[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[6]),
        .O(ram_reg_bram_0_i_59__4_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_5__1
       (.I0(input_7_load_14_reg_1845[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[11]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_38__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__2
       (.I0(input_7_load_10_reg_1645[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_38__0_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    ram_reg_bram_0_i_5__21
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_11),
        .I3(ram_reg_bram_0_2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ram_reg_bram_0_i_41__10_n_0),
        .O(\output_buf_2d_0_add_reg_651_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_11),
        .I3(ram_reg_bram_0_2),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(\output_buf_2d_0_add_reg_651_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_5__4
       (.I0(input_7_load_8_reg_1545[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_38__2_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    ram_reg_bram_0_i_5__5
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0[0]),
        .I2(ram_reg_bram_0_11),
        .I3(ram_reg_bram_0_2),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_5__6
       (.I0(input_7_load_12_reg_1745[11]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_38__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60
       (.I0(reg_1438[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[5]),
        .O(ram_reg_bram_0_i_60_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__0
       (.I0(reg_1426[13]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[13]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[13]),
        .O(ram_reg_bram_0_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_60__1
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[5]),
        .O(ram_reg_bram_0_i_60__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_60__13
       (.I0(input_6_load_13_reg_1830[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[12]),
        .O(ram_reg_bram_0_i_60__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_60__14
       (.I0(input_6_load_14_reg_1840[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[5]),
        .O(ram_reg_bram_0_i_60__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_60__2
       (.I0(ram_reg_bram_0_8[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[1]),
        .O(ram_reg_bram_0_i_60__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__3
       (.I0(reg_1386[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[13]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[13]),
        .O(ram_reg_bram_0_i_60__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_60__4
       (.I0(reg_1414[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[5]),
        .O(ram_reg_bram_0_i_60__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61
       (.I0(reg_1438[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[4]),
        .O(ram_reg_bram_0_i_61_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__0
       (.I0(reg_1426[12]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[12]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[12]),
        .O(ram_reg_bram_0_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_61__1
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[4]),
        .O(ram_reg_bram_0_i_61__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_61__13
       (.I0(input_6_load_13_reg_1830[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[11]),
        .O(ram_reg_bram_0_i_61__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_61__14
       (.I0(input_6_load_14_reg_1840[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[4]),
        .O(ram_reg_bram_0_i_61__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_61__2
       (.I0(ram_reg_bram_0_8[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1378[0]),
        .O(ram_reg_bram_0_i_61__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__3
       (.I0(reg_1386[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[12]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[12]),
        .O(ram_reg_bram_0_i_61__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_61__4
       (.I0(reg_1414[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[4]),
        .O(ram_reg_bram_0_i_61__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62
       (.I0(reg_1438[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[3]),
        .O(ram_reg_bram_0_i_62_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__0
       (.I0(reg_1426[11]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[11]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[11]),
        .O(ram_reg_bram_0_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_62__1
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[3]),
        .O(ram_reg_bram_0_i_62__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_62__13
       (.I0(input_6_load_13_reg_1830[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[10]),
        .O(ram_reg_bram_0_i_62__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_62__14
       (.I0(input_6_load_14_reg_1840[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[3]),
        .O(ram_reg_bram_0_i_62__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_62__2
       (.I0(ram_reg_bram_0_6[15]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[15]),
        .O(ram_reg_bram_0_i_62__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__3
       (.I0(reg_1386[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[11]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[11]),
        .O(ram_reg_bram_0_i_62__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_62__4
       (.I0(reg_1414[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[3]),
        .O(ram_reg_bram_0_i_62__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63
       (.I0(reg_1438[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[2]),
        .O(ram_reg_bram_0_i_63_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__0
       (.I0(reg_1426[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[10]),
        .O(ram_reg_bram_0_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_63__1
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[2]),
        .O(ram_reg_bram_0_i_63__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_63__13
       (.I0(input_6_load_13_reg_1830[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[9]),
        .O(ram_reg_bram_0_i_63__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_63__14
       (.I0(input_6_load_14_reg_1840[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[2]),
        .O(ram_reg_bram_0_i_63__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_63__2
       (.I0(ram_reg_bram_0_6[14]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[14]),
        .O(ram_reg_bram_0_i_63__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__3
       (.I0(reg_1386[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[10]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[10]),
        .O(ram_reg_bram_0_i_63__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_63__4
       (.I0(reg_1414[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[2]),
        .O(ram_reg_bram_0_i_63__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64
       (.I0(reg_1438[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[1]),
        .O(ram_reg_bram_0_i_64_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__0
       (.I0(reg_1426[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[9]),
        .O(ram_reg_bram_0_i_64__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_64__1
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[1]),
        .O(ram_reg_bram_0_i_64__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_64__13
       (.I0(input_6_load_13_reg_1830[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[8]),
        .O(ram_reg_bram_0_i_64__13_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_64__14
       (.I0(input_6_load_14_reg_1840[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[1]),
        .O(ram_reg_bram_0_i_64__14_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_64__2
       (.I0(ram_reg_bram_0_6[13]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[13]),
        .O(ram_reg_bram_0_i_64__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__3
       (.I0(reg_1386[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[9]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[9]),
        .O(ram_reg_bram_0_i_64__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_64__4
       (.I0(reg_1414[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[1]),
        .O(ram_reg_bram_0_i_64__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65
       (.I0(reg_1438[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1398[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_5[0]),
        .O(ram_reg_bram_0_i_65_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__0
       (.I0(reg_1426[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[8]),
        .O(ram_reg_bram_0_i_65__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_65__1
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1398[0]),
        .O(ram_reg_bram_0_i_65__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_65__10
       (.I0(input_6_load_14_reg_1840[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1438[0]),
        .O(ram_reg_bram_0_i_65__10_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_65__2
       (.I0(ram_reg_bram_0_6[12]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[12]),
        .O(ram_reg_bram_0_i_65__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__3
       (.I0(reg_1386[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[8]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[8]),
        .O(ram_reg_bram_0_i_65__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_65__4
       (.I0(reg_1414[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1398[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_5[0]),
        .O(ram_reg_bram_0_i_65__4_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_65__9
       (.I0(input_6_load_13_reg_1830[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[7]),
        .O(ram_reg_bram_0_i_65__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_66
       (.I0(reg_1426[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[7]),
        .O(ram_reg_bram_0_i_66_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_66__0
       (.I0(ram_reg_bram_0_6[11]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[11]),
        .O(ram_reg_bram_0_i_66__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_66__1
       (.I0(reg_1386[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[7]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[7]),
        .O(ram_reg_bram_0_i_66__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_66__6
       (.I0(input_6_load_13_reg_1830[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[6]),
        .O(ram_reg_bram_0_i_66__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_67
       (.I0(reg_1426[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[6]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[6]),
        .O(ram_reg_bram_0_i_67_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_67__0
       (.I0(ram_reg_bram_0_6[10]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[10]),
        .O(ram_reg_bram_0_i_67__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_67__1
       (.I0(reg_1386[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[6]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[6]),
        .O(ram_reg_bram_0_i_67__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_67__6
       (.I0(input_6_load_13_reg_1830[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[5]),
        .O(ram_reg_bram_0_i_67__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_68
       (.I0(reg_1426[5]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[5]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[5]),
        .O(ram_reg_bram_0_i_68_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_68__0
       (.I0(ram_reg_bram_0_6[9]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[9]),
        .O(ram_reg_bram_0_i_68__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_68__1
       (.I0(reg_1386[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[5]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[5]),
        .O(ram_reg_bram_0_i_68__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_68__6
       (.I0(input_6_load_13_reg_1830[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[4]),
        .O(ram_reg_bram_0_i_68__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_69
       (.I0(reg_1426[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[4]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[4]),
        .O(ram_reg_bram_0_i_69_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_69__0
       (.I0(ram_reg_bram_0_6[8]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[8]),
        .O(ram_reg_bram_0_i_69__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_69__1
       (.I0(reg_1386[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[4]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[4]),
        .O(ram_reg_bram_0_i_69__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_69__6
       (.I0(input_6_load_13_reg_1830[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[3]),
        .O(ram_reg_bram_0_i_69__6_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_6__0
       (.I0(input_7_load_14_reg_1845[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[10]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_39__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__1
       (.I0(input_7_load_10_reg_1645[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_39__1_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_0_9[0]),
        .I1(ram_reg_bram_0[0]),
        .I2(ADDRARDADDR),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_6__3
       (.I0(input_7_load_8_reg_1545[10]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[10]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_39__4_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__4
       (.I0(ram_reg_bram_0_9[0]),
        .I1(ram_reg_bram_0[0]),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .O(\output_buf_2d_0_add_reg_651_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__5
       (.I0(ram_reg_bram_0_9[0]),
        .I1(ram_reg_bram_0[0]),
        .I2(\ap_CS_fsm_reg[3]_2 [0]),
        .O(\output_buf_2d_0_add_reg_651_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_6__6
       (.I0(input_7_load_12_reg_1745[10]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_39__5_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_70
       (.I0(reg_1426[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[3]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[3]),
        .O(ram_reg_bram_0_i_70_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_70__0
       (.I0(ram_reg_bram_0_6[7]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[7]),
        .O(ram_reg_bram_0_i_70__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_70__1
       (.I0(reg_1386[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[3]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[3]),
        .O(ram_reg_bram_0_i_70__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_70__6
       (.I0(input_6_load_13_reg_1830[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[2]),
        .O(ram_reg_bram_0_i_70__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_71
       (.I0(reg_1426[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[2]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[2]),
        .O(ram_reg_bram_0_i_71_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_71__0
       (.I0(ram_reg_bram_0_6[6]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[6]),
        .O(ram_reg_bram_0_i_71__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_71__1
       (.I0(reg_1386[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[2]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[2]),
        .O(ram_reg_bram_0_i_71__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_71__6
       (.I0(input_6_load_13_reg_1830[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[1]),
        .O(ram_reg_bram_0_i_71__6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_72
       (.I0(reg_1426[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[1]),
        .O(ram_reg_bram_0_i_72_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_72__0
       (.I0(ram_reg_bram_0_6[5]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[5]),
        .O(ram_reg_bram_0_i_72__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_72__1
       (.I0(reg_1386[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[1]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[1]),
        .O(ram_reg_bram_0_i_72__1_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_bram_0_i_72__5
       (.I0(input_6_load_13_reg_1830[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(reg_1426[0]),
        .O(ram_reg_bram_0_i_72__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_73
       (.I0(reg_1426[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1370[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_6[0]),
        .O(ram_reg_bram_0_i_73_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_73__0
       (.I0(ram_reg_bram_0_6[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[4]),
        .O(ram_reg_bram_0_i_73__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_73__1
       (.I0(reg_1386[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(reg_1370[0]),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_bram_0_6[0]),
        .O(ram_reg_bram_0_i_73__1_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_74
       (.I0(ram_reg_bram_0_6[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[3]),
        .O(ram_reg_bram_0_i_74_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_6[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[2]),
        .O(ram_reg_bram_0_i_75_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_76__0
       (.I0(ram_reg_bram_0_6[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[1]),
        .O(ram_reg_bram_0_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_6[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I5(reg_1370[0]),
        .O(ram_reg_bram_0_i_77_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_7__0
       (.I0(input_7_load_13_reg_1835[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[15]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_41__11_n_0),
        .O(DINADIN[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_7__1
       (.I0(input_7_load_14_reg_1845[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[9]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_40__13_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__2
       (.I0(input_7_load_10_reg_1645[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_40__3_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__3
       (.I0(input_7_load_9_reg_1635[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_42__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_7__4
       (.I0(input_7_load_8_reg_1545[9]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[9]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_40__5_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7__5
       (.I0(input_7_load_11_reg_1735[15]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_42__2_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7__6
       (.I0(input_7_load_12_reg_1745[9]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_40__6_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_8
       (.I0(input_7_load_13_reg_1835[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[14]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_42__11_n_0),
        .O(DINADIN[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_8__0
       (.I0(input_7_load_14_reg_1845[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[8]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_41__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__1
       (.I0(input_7_load_10_reg_1645[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_41__0_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__2
       (.I0(input_7_load_9_reg_1635[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_43__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_8__3
       (.I0(input_7_load_reg_1535[15]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[15]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_46__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_8__4
       (.I0(input_7_load_8_reg_1545[8]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[8]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_41__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8__5
       (.I0(input_7_load_11_reg_1735[14]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_43__2_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8__6
       (.I0(input_7_load_12_reg_1745[8]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_41__2_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_9
       (.I0(input_7_load_13_reg_1835[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1432[13]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_43__11_n_0),
        .O(DINADIN[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_9__0
       (.I0(input_7_load_14_reg_1845[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(reg_1444[7]),
        .I3(input_3_address1),
        .I4(ram_reg_bram_0_i_42__12_n_0),
        .O(\input_7_load_14_reg_1845_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(input_7_load_10_reg_1645[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_42_n_0),
        .O(\input_7_load_10_reg_1645_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__2
       (.I0(input_7_load_9_reg_1635[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_bram_0_i_44__0_n_0),
        .O(\input_7_load_9_reg_1635_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__3
       (.I0(input_7_load_reg_1535[14]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1392[14]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_47__2_n_0),
        .O(\input_7_load_reg_1535_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__4
       (.I0(input_7_load_8_reg_1545[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(reg_1420[7]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_bram_0_i_42__1_n_0),
        .O(\input_7_load_8_reg_1545_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9__5
       (.I0(input_7_load_11_reg_1735[13]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_44__2_n_0),
        .O(\input_7_load_11_reg_1735_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9__6
       (.I0(input_7_load_12_reg_1745[7]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_bram_0_i_42__3_n_0),
        .O(\input_7_load_12_reg_1745_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0EEE000)) 
    \reg_1370[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(input_3_address1),
        .I2(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(grp_DCT_2D_fu_410_output_1_we1));
  FDRE \reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[0]),
        .Q(reg_1370[0]),
        .R(1'b0));
  FDRE \reg_1370_reg[10] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[10]),
        .Q(reg_1370[10]),
        .R(1'b0));
  FDRE \reg_1370_reg[11] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[11]),
        .Q(reg_1370[11]),
        .R(1'b0));
  FDRE \reg_1370_reg[12] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[12]),
        .Q(reg_1370[12]),
        .R(1'b0));
  FDRE \reg_1370_reg[13] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[13]),
        .Q(reg_1370[13]),
        .R(1'b0));
  FDRE \reg_1370_reg[14] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[14]),
        .Q(reg_1370[14]),
        .R(1'b0));
  FDRE \reg_1370_reg[15] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[15]),
        .Q(reg_1370[15]),
        .R(1'b0));
  FDRE \reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[1]),
        .Q(reg_1370[1]),
        .R(1'b0));
  FDRE \reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[2]),
        .Q(reg_1370[2]),
        .R(1'b0));
  FDRE \reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[3]),
        .Q(reg_1370[3]),
        .R(1'b0));
  FDRE \reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[4]),
        .Q(reg_1370[4]),
        .R(1'b0));
  FDRE \reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[5]),
        .Q(reg_1370[5]),
        .R(1'b0));
  FDRE \reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[6]),
        .Q(reg_1370[6]),
        .R(1'b0));
  FDRE \reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[7]),
        .Q(reg_1370[7]),
        .R(1'b0));
  FDRE \reg_1370_reg[8] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[8]),
        .Q(reg_1370[8]),
        .R(1'b0));
  FDRE \reg_1370_reg[9] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(D[9]),
        .Q(reg_1370[9]),
        .R(1'b0));
  FDRE \reg_1378_reg[0] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [0]),
        .Q(reg_1378[0]),
        .R(1'b0));
  FDRE \reg_1378_reg[10] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [10]),
        .Q(reg_1378[10]),
        .R(1'b0));
  FDRE \reg_1378_reg[11] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [11]),
        .Q(reg_1378[11]),
        .R(1'b0));
  FDRE \reg_1378_reg[12] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [12]),
        .Q(reg_1378[12]),
        .R(1'b0));
  FDRE \reg_1378_reg[13] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [13]),
        .Q(reg_1378[13]),
        .R(1'b0));
  FDRE \reg_1378_reg[14] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [14]),
        .Q(reg_1378[14]),
        .R(1'b0));
  FDRE \reg_1378_reg[15] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [15]),
        .Q(reg_1378[15]),
        .R(1'b0));
  FDRE \reg_1378_reg[1] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [1]),
        .Q(reg_1378[1]),
        .R(1'b0));
  FDRE \reg_1378_reg[2] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [2]),
        .Q(reg_1378[2]),
        .R(1'b0));
  FDRE \reg_1378_reg[3] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [3]),
        .Q(reg_1378[3]),
        .R(1'b0));
  FDRE \reg_1378_reg[4] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [4]),
        .Q(reg_1378[4]),
        .R(1'b0));
  FDRE \reg_1378_reg[5] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [5]),
        .Q(reg_1378[5]),
        .R(1'b0));
  FDRE \reg_1378_reg[6] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [6]),
        .Q(reg_1378[6]),
        .R(1'b0));
  FDRE \reg_1378_reg[7] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [7]),
        .Q(reg_1378[7]),
        .R(1'b0));
  FDRE \reg_1378_reg[8] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [8]),
        .Q(reg_1378[8]),
        .R(1'b0));
  FDRE \reg_1378_reg[9] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1378_reg[15]_0 [9]),
        .Q(reg_1378[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \reg_1386[15]_i_1 
       (.I0(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .O(reg_13860));
  FDRE \reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [0]),
        .Q(reg_1386[0]),
        .R(1'b0));
  FDRE \reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [10]),
        .Q(reg_1386[10]),
        .R(1'b0));
  FDRE \reg_1386_reg[11] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [11]),
        .Q(reg_1386[11]),
        .R(1'b0));
  FDRE \reg_1386_reg[12] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [12]),
        .Q(reg_1386[12]),
        .R(1'b0));
  FDRE \reg_1386_reg[13] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [13]),
        .Q(reg_1386[13]),
        .R(1'b0));
  FDRE \reg_1386_reg[14] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [14]),
        .Q(reg_1386[14]),
        .R(1'b0));
  FDRE \reg_1386_reg[15] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [15]),
        .Q(reg_1386[15]),
        .R(1'b0));
  FDRE \reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [1]),
        .Q(reg_1386[1]),
        .R(1'b0));
  FDRE \reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [2]),
        .Q(reg_1386[2]),
        .R(1'b0));
  FDRE \reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [3]),
        .Q(reg_1386[3]),
        .R(1'b0));
  FDRE \reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [4]),
        .Q(reg_1386[4]),
        .R(1'b0));
  FDRE \reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [5]),
        .Q(reg_1386[5]),
        .R(1'b0));
  FDRE \reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [6]),
        .Q(reg_1386[6]),
        .R(1'b0));
  FDRE \reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [7]),
        .Q(reg_1386[7]),
        .R(1'b0));
  FDRE \reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [8]),
        .Q(reg_1386[8]),
        .R(1'b0));
  FDRE \reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1386_reg[15]_1 [9]),
        .Q(reg_1386[9]),
        .R(1'b0));
  FDRE \reg_1392_reg[0] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [0]),
        .Q(reg_1392[0]),
        .R(1'b0));
  FDRE \reg_1392_reg[10] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [10]),
        .Q(reg_1392[10]),
        .R(1'b0));
  FDRE \reg_1392_reg[11] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [11]),
        .Q(reg_1392[11]),
        .R(1'b0));
  FDRE \reg_1392_reg[12] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [12]),
        .Q(reg_1392[12]),
        .R(1'b0));
  FDRE \reg_1392_reg[13] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [13]),
        .Q(reg_1392[13]),
        .R(1'b0));
  FDRE \reg_1392_reg[14] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [14]),
        .Q(reg_1392[14]),
        .R(1'b0));
  FDRE \reg_1392_reg[15] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [15]),
        .Q(reg_1392[15]),
        .R(1'b0));
  FDRE \reg_1392_reg[1] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [1]),
        .Q(reg_1392[1]),
        .R(1'b0));
  FDRE \reg_1392_reg[2] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [2]),
        .Q(reg_1392[2]),
        .R(1'b0));
  FDRE \reg_1392_reg[3] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [3]),
        .Q(reg_1392[3]),
        .R(1'b0));
  FDRE \reg_1392_reg[4] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [4]),
        .Q(reg_1392[4]),
        .R(1'b0));
  FDRE \reg_1392_reg[5] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [5]),
        .Q(reg_1392[5]),
        .R(1'b0));
  FDRE \reg_1392_reg[6] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [6]),
        .Q(reg_1392[6]),
        .R(1'b0));
  FDRE \reg_1392_reg[7] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [7]),
        .Q(reg_1392[7]),
        .R(1'b0));
  FDRE \reg_1392_reg[8] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [8]),
        .Q(reg_1392[8]),
        .R(1'b0));
  FDRE \reg_1392_reg[9] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1392_reg[15]_0 [9]),
        .Q(reg_1392[9]),
        .R(1'b0));
  FDRE \reg_1398_reg[0] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [0]),
        .Q(reg_1398[0]),
        .R(1'b0));
  FDRE \reg_1398_reg[10] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [10]),
        .Q(reg_1398[10]),
        .R(1'b0));
  FDRE \reg_1398_reg[11] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [11]),
        .Q(reg_1398[11]),
        .R(1'b0));
  FDRE \reg_1398_reg[12] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [12]),
        .Q(reg_1398[12]),
        .R(1'b0));
  FDRE \reg_1398_reg[13] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [13]),
        .Q(reg_1398[13]),
        .R(1'b0));
  FDRE \reg_1398_reg[14] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [14]),
        .Q(reg_1398[14]),
        .R(1'b0));
  FDRE \reg_1398_reg[15] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [15]),
        .Q(reg_1398[15]),
        .R(1'b0));
  FDRE \reg_1398_reg[1] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [1]),
        .Q(reg_1398[1]),
        .R(1'b0));
  FDRE \reg_1398_reg[2] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [2]),
        .Q(reg_1398[2]),
        .R(1'b0));
  FDRE \reg_1398_reg[3] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [3]),
        .Q(reg_1398[3]),
        .R(1'b0));
  FDRE \reg_1398_reg[4] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [4]),
        .Q(reg_1398[4]),
        .R(1'b0));
  FDRE \reg_1398_reg[5] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [5]),
        .Q(reg_1398[5]),
        .R(1'b0));
  FDRE \reg_1398_reg[6] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [6]),
        .Q(reg_1398[6]),
        .R(1'b0));
  FDRE \reg_1398_reg[7] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [7]),
        .Q(reg_1398[7]),
        .R(1'b0));
  FDRE \reg_1398_reg[8] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [8]),
        .Q(reg_1398[8]),
        .R(1'b0));
  FDRE \reg_1398_reg[9] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1398_reg[15]_0 [9]),
        .Q(reg_1398[9]),
        .R(1'b0));
  FDRE \reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [0]),
        .Q(reg_1406[0]),
        .R(1'b0));
  FDRE \reg_1406_reg[10] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [10]),
        .Q(reg_1406[10]),
        .R(1'b0));
  FDRE \reg_1406_reg[11] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [11]),
        .Q(reg_1406[11]),
        .R(1'b0));
  FDRE \reg_1406_reg[12] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [12]),
        .Q(reg_1406[12]),
        .R(1'b0));
  FDRE \reg_1406_reg[13] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [13]),
        .Q(reg_1406[13]),
        .R(1'b0));
  FDRE \reg_1406_reg[14] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [14]),
        .Q(reg_1406[14]),
        .R(1'b0));
  FDRE \reg_1406_reg[15] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [15]),
        .Q(reg_1406[15]),
        .R(1'b0));
  FDRE \reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [1]),
        .Q(reg_1406[1]),
        .R(1'b0));
  FDRE \reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [2]),
        .Q(reg_1406[2]),
        .R(1'b0));
  FDRE \reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [3]),
        .Q(reg_1406[3]),
        .R(1'b0));
  FDRE \reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [4]),
        .Q(reg_1406[4]),
        .R(1'b0));
  FDRE \reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [5]),
        .Q(reg_1406[5]),
        .R(1'b0));
  FDRE \reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [6]),
        .Q(reg_1406[6]),
        .R(1'b0));
  FDRE \reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [7]),
        .Q(reg_1406[7]),
        .R(1'b0));
  FDRE \reg_1406_reg[8] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [8]),
        .Q(reg_1406[8]),
        .R(1'b0));
  FDRE \reg_1406_reg[9] 
       (.C(ap_clk),
        .CE(grp_DCT_2D_fu_410_output_1_we1),
        .D(\reg_1406_reg[15]_0 [9]),
        .Q(reg_1406[9]),
        .R(1'b0));
  FDRE \reg_1414_reg[0] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [0]),
        .Q(reg_1414[0]),
        .R(1'b0));
  FDRE \reg_1414_reg[10] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [10]),
        .Q(reg_1414[10]),
        .R(1'b0));
  FDRE \reg_1414_reg[11] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [11]),
        .Q(reg_1414[11]),
        .R(1'b0));
  FDRE \reg_1414_reg[12] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [12]),
        .Q(reg_1414[12]),
        .R(1'b0));
  FDRE \reg_1414_reg[13] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [13]),
        .Q(reg_1414[13]),
        .R(1'b0));
  FDRE \reg_1414_reg[14] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [14]),
        .Q(reg_1414[14]),
        .R(1'b0));
  FDRE \reg_1414_reg[15] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [15]),
        .Q(reg_1414[15]),
        .R(1'b0));
  FDRE \reg_1414_reg[1] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [1]),
        .Q(reg_1414[1]),
        .R(1'b0));
  FDRE \reg_1414_reg[2] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [2]),
        .Q(reg_1414[2]),
        .R(1'b0));
  FDRE \reg_1414_reg[3] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [3]),
        .Q(reg_1414[3]),
        .R(1'b0));
  FDRE \reg_1414_reg[4] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [4]),
        .Q(reg_1414[4]),
        .R(1'b0));
  FDRE \reg_1414_reg[5] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [5]),
        .Q(reg_1414[5]),
        .R(1'b0));
  FDRE \reg_1414_reg[6] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [6]),
        .Q(reg_1414[6]),
        .R(1'b0));
  FDRE \reg_1414_reg[7] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [7]),
        .Q(reg_1414[7]),
        .R(1'b0));
  FDRE \reg_1414_reg[8] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [8]),
        .Q(reg_1414[8]),
        .R(1'b0));
  FDRE \reg_1414_reg[9] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1414_reg[15]_1 [9]),
        .Q(reg_1414[9]),
        .R(1'b0));
  FDRE \reg_1420_reg[0] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [0]),
        .Q(reg_1420[0]),
        .R(1'b0));
  FDRE \reg_1420_reg[10] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [10]),
        .Q(reg_1420[10]),
        .R(1'b0));
  FDRE \reg_1420_reg[11] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [11]),
        .Q(reg_1420[11]),
        .R(1'b0));
  FDRE \reg_1420_reg[12] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [12]),
        .Q(reg_1420[12]),
        .R(1'b0));
  FDRE \reg_1420_reg[13] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [13]),
        .Q(reg_1420[13]),
        .R(1'b0));
  FDRE \reg_1420_reg[14] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [14]),
        .Q(reg_1420[14]),
        .R(1'b0));
  FDRE \reg_1420_reg[15] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [15]),
        .Q(reg_1420[15]),
        .R(1'b0));
  FDRE \reg_1420_reg[1] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [1]),
        .Q(reg_1420[1]),
        .R(1'b0));
  FDRE \reg_1420_reg[2] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [2]),
        .Q(reg_1420[2]),
        .R(1'b0));
  FDRE \reg_1420_reg[3] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [3]),
        .Q(reg_1420[3]),
        .R(1'b0));
  FDRE \reg_1420_reg[4] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [4]),
        .Q(reg_1420[4]),
        .R(1'b0));
  FDRE \reg_1420_reg[5] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [5]),
        .Q(reg_1420[5]),
        .R(1'b0));
  FDRE \reg_1420_reg[6] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [6]),
        .Q(reg_1420[6]),
        .R(1'b0));
  FDRE \reg_1420_reg[7] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [7]),
        .Q(reg_1420[7]),
        .R(1'b0));
  FDRE \reg_1420_reg[8] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [8]),
        .Q(reg_1420[8]),
        .R(1'b0));
  FDRE \reg_1420_reg[9] 
       (.C(ap_clk),
        .CE(reg_13860),
        .D(\reg_1420_reg[15]_0 [9]),
        .Q(reg_1420[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \reg_1426[15]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(grp_transpose_matrix_1_fu_764_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(\reg_1426[15]_i_1_n_0 ));
  FDRE \reg_1426_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [0]),
        .Q(reg_1426[0]),
        .R(1'b0));
  FDRE \reg_1426_reg[10] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [10]),
        .Q(reg_1426[10]),
        .R(1'b0));
  FDRE \reg_1426_reg[11] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [11]),
        .Q(reg_1426[11]),
        .R(1'b0));
  FDRE \reg_1426_reg[12] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [12]),
        .Q(reg_1426[12]),
        .R(1'b0));
  FDRE \reg_1426_reg[13] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [13]),
        .Q(reg_1426[13]),
        .R(1'b0));
  FDRE \reg_1426_reg[14] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [14]),
        .Q(reg_1426[14]),
        .R(1'b0));
  FDRE \reg_1426_reg[15] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [15]),
        .Q(reg_1426[15]),
        .R(1'b0));
  FDRE \reg_1426_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [1]),
        .Q(reg_1426[1]),
        .R(1'b0));
  FDRE \reg_1426_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [2]),
        .Q(reg_1426[2]),
        .R(1'b0));
  FDRE \reg_1426_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [3]),
        .Q(reg_1426[3]),
        .R(1'b0));
  FDRE \reg_1426_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [4]),
        .Q(reg_1426[4]),
        .R(1'b0));
  FDRE \reg_1426_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [5]),
        .Q(reg_1426[5]),
        .R(1'b0));
  FDRE \reg_1426_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [6]),
        .Q(reg_1426[6]),
        .R(1'b0));
  FDRE \reg_1426_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [7]),
        .Q(reg_1426[7]),
        .R(1'b0));
  FDRE \reg_1426_reg[8] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [8]),
        .Q(reg_1426[8]),
        .R(1'b0));
  FDRE \reg_1426_reg[9] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1386_reg[15]_1 [9]),
        .Q(reg_1426[9]),
        .R(1'b0));
  FDRE \reg_1432_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [0]),
        .Q(reg_1432[0]),
        .R(1'b0));
  FDRE \reg_1432_reg[10] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [10]),
        .Q(reg_1432[10]),
        .R(1'b0));
  FDRE \reg_1432_reg[11] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [11]),
        .Q(reg_1432[11]),
        .R(1'b0));
  FDRE \reg_1432_reg[12] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [12]),
        .Q(reg_1432[12]),
        .R(1'b0));
  FDRE \reg_1432_reg[13] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [13]),
        .Q(reg_1432[13]),
        .R(1'b0));
  FDRE \reg_1432_reg[14] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [14]),
        .Q(reg_1432[14]),
        .R(1'b0));
  FDRE \reg_1432_reg[15] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [15]),
        .Q(reg_1432[15]),
        .R(1'b0));
  FDRE \reg_1432_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [1]),
        .Q(reg_1432[1]),
        .R(1'b0));
  FDRE \reg_1432_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [2]),
        .Q(reg_1432[2]),
        .R(1'b0));
  FDRE \reg_1432_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [3]),
        .Q(reg_1432[3]),
        .R(1'b0));
  FDRE \reg_1432_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [4]),
        .Q(reg_1432[4]),
        .R(1'b0));
  FDRE \reg_1432_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [5]),
        .Q(reg_1432[5]),
        .R(1'b0));
  FDRE \reg_1432_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [6]),
        .Q(reg_1432[6]),
        .R(1'b0));
  FDRE \reg_1432_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [7]),
        .Q(reg_1432[7]),
        .R(1'b0));
  FDRE \reg_1432_reg[8] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [8]),
        .Q(reg_1432[8]),
        .R(1'b0));
  FDRE \reg_1432_reg[9] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1392_reg[15]_0 [9]),
        .Q(reg_1432[9]),
        .R(1'b0));
  FDRE \reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [0]),
        .Q(reg_1438[0]),
        .R(1'b0));
  FDRE \reg_1438_reg[10] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [10]),
        .Q(reg_1438[10]),
        .R(1'b0));
  FDRE \reg_1438_reg[11] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [11]),
        .Q(reg_1438[11]),
        .R(1'b0));
  FDRE \reg_1438_reg[12] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [12]),
        .Q(reg_1438[12]),
        .R(1'b0));
  FDRE \reg_1438_reg[13] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [13]),
        .Q(reg_1438[13]),
        .R(1'b0));
  FDRE \reg_1438_reg[14] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [14]),
        .Q(reg_1438[14]),
        .R(1'b0));
  FDRE \reg_1438_reg[15] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [15]),
        .Q(reg_1438[15]),
        .R(1'b0));
  FDRE \reg_1438_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [1]),
        .Q(reg_1438[1]),
        .R(1'b0));
  FDRE \reg_1438_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [2]),
        .Q(reg_1438[2]),
        .R(1'b0));
  FDRE \reg_1438_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [3]),
        .Q(reg_1438[3]),
        .R(1'b0));
  FDRE \reg_1438_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [4]),
        .Q(reg_1438[4]),
        .R(1'b0));
  FDRE \reg_1438_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [5]),
        .Q(reg_1438[5]),
        .R(1'b0));
  FDRE \reg_1438_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [6]),
        .Q(reg_1438[6]),
        .R(1'b0));
  FDRE \reg_1438_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [7]),
        .Q(reg_1438[7]),
        .R(1'b0));
  FDRE \reg_1438_reg[8] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [8]),
        .Q(reg_1438[8]),
        .R(1'b0));
  FDRE \reg_1438_reg[9] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1414_reg[15]_1 [9]),
        .Q(reg_1438[9]),
        .R(1'b0));
  FDRE \reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [0]),
        .Q(reg_1444[0]),
        .R(1'b0));
  FDRE \reg_1444_reg[10] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [10]),
        .Q(reg_1444[10]),
        .R(1'b0));
  FDRE \reg_1444_reg[11] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [11]),
        .Q(reg_1444[11]),
        .R(1'b0));
  FDRE \reg_1444_reg[12] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [12]),
        .Q(reg_1444[12]),
        .R(1'b0));
  FDRE \reg_1444_reg[13] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [13]),
        .Q(reg_1444[13]),
        .R(1'b0));
  FDRE \reg_1444_reg[14] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [14]),
        .Q(reg_1444[14]),
        .R(1'b0));
  FDRE \reg_1444_reg[15] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [15]),
        .Q(reg_1444[15]),
        .R(1'b0));
  FDRE \reg_1444_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [1]),
        .Q(reg_1444[1]),
        .R(1'b0));
  FDRE \reg_1444_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [2]),
        .Q(reg_1444[2]),
        .R(1'b0));
  FDRE \reg_1444_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [3]),
        .Q(reg_1444[3]),
        .R(1'b0));
  FDRE \reg_1444_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [4]),
        .Q(reg_1444[4]),
        .R(1'b0));
  FDRE \reg_1444_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [5]),
        .Q(reg_1444[5]),
        .R(1'b0));
  FDRE \reg_1444_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [6]),
        .Q(reg_1444[6]),
        .R(1'b0));
  FDRE \reg_1444_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [7]),
        .Q(reg_1444[7]),
        .R(1'b0));
  FDRE \reg_1444_reg[8] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [8]),
        .Q(reg_1444[8]),
        .R(1'b0));
  FDRE \reg_1444_reg[9] 
       (.C(ap_clk),
        .CE(\reg_1426[15]_i_1_n_0 ),
        .D(\reg_1420_reg[15]_0 [9]),
        .Q(reg_1444[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix
   (output_buf_2d_6_ce1,
    \ap_CS_fsm_reg[1]_0 ,
    output_buf_2d_0_ce1,
    output_buf_2d_2_ce1,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[3]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_1 ,
    output_buf_2d_4_ce1,
    \ap_CS_fsm_reg[3]_2 ,
    output_0_address0,
    output_0_ce0,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[79] ,
    output_buf_2d_6_ce0,
    output_buf_2d_2_ce0,
    output_buf_2d_4_ce0,
    ap_rst,
    ap_clk,
    ram_reg_bram_0,
    output_buf_2d_6_we1,
    output_buf_2d_0_we1,
    output_buf_2d_2_we1,
    Q,
    grp_write_matrix_fu_490_ap_start_reg_reg,
    ram_reg_bram_0_0,
    grp_transpose_matrix_1_fu_764_ap_ready,
    input_6_load_13_reg_18300,
    output_buf_2d_4_we1,
    ram_reg_bram_0_1,
    grp_write_matrix_fu_490_ap_start_reg,
    ram_reg_bram_0_2);
  output output_buf_2d_6_ce1;
  output \ap_CS_fsm_reg[1]_0 ;
  output output_buf_2d_0_ce1;
  output output_buf_2d_2_ce1;
  output [1:0]ADDRBWRADDR;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [1:0]ADDRARDADDR;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output output_buf_2d_4_ce1;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [1:0]output_0_address0;
  output output_0_ce0;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[79] ;
  output output_buf_2d_6_ce0;
  output output_buf_2d_2_ce0;
  output output_buf_2d_4_ce0;
  input ap_rst;
  input ap_clk;
  input ram_reg_bram_0;
  input output_buf_2d_6_we1;
  input output_buf_2d_0_we1;
  input output_buf_2d_2_we1;
  input [1:0]Q;
  input [1:0]grp_write_matrix_fu_490_ap_start_reg_reg;
  input ram_reg_bram_0_0;
  input grp_transpose_matrix_1_fu_764_ap_ready;
  input input_6_load_13_reg_18300;
  input output_buf_2d_4_we1;
  input ram_reg_bram_0_1;
  input grp_write_matrix_fu_490_ap_start_reg;
  input [0:0]ram_reg_bram_0_2;

  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire grp_transpose_matrix_1_fu_764_ap_ready;
  wire grp_write_matrix_fu_490_ap_start_reg;
  wire [1:0]grp_write_matrix_fu_490_ap_start_reg_reg;
  wire input_6_load_13_reg_18300;
  wire [1:0]output_0_address0;
  wire output_0_ce0;
  wire output_buf_2d_0_ce1;
  wire output_buf_2d_0_we1;
  wire output_buf_2d_2_ce0;
  wire output_buf_2d_2_ce1;
  wire output_buf_2d_2_we1;
  wire output_buf_2d_4_ce0;
  wire output_buf_2d_4_ce1;
  wire output_buf_2d_4_we1;
  wire output_buf_2d_6_ce0;
  wire output_buf_2d_6_ce1;
  wire output_buf_2d_6_we1;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;

  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(grp_write_matrix_fu_490_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_write_matrix_fu_490_ap_start_reg),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[3]_0 [0]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__3
       (.I0(grp_write_matrix_fu_490_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h3202330332020000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_write_matrix_fu_490_ap_start_reg),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    grp_write_matrix_fu_490_ap_start_reg_i_1
       (.I0(grp_write_matrix_fu_490_ap_start_reg_reg[1]),
        .I1(grp_write_matrix_fu_490_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .O(\ap_CS_fsm_reg[79] ));
  LUT6 #(
    .INIT(64'hBB30AA30AA00AA00)) 
    \output_7_address1[1]_INST_0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_write_matrix_fu_490_ap_start_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(output_0_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    \output_7_address1[2]_INST_0 
       (.I0(grp_write_matrix_fu_490_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(output_0_address0[1]));
  LUT6 #(
    .INIT(64'hFEAAFCFCFEAA0000)) 
    output_7_we1_INST_0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[3]_3 ),
        .I3(grp_write_matrix_fu_490_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(output_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    output_7_we1_INST_0_i_1
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__4
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_6_we1),
        .O(output_buf_2d_6_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__5
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_0_we1),
        .O(output_buf_2d_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__6
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_2_we1),
        .O(output_buf_2d_2_ce1));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__9
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_4_we1),
        .O(output_buf_2d_4_ce1));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    ram_reg_bram_0_i_2__28
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_6_we1),
        .I3(grp_write_matrix_fu_490_ap_start_reg_reg[0]),
        .O(output_buf_2d_6_ce0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    ram_reg_bram_0_i_2__29
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_2_we1),
        .I3(grp_write_matrix_fu_490_ap_start_reg_reg[0]),
        .O(output_buf_2d_2_ce0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    ram_reg_bram_0_i_2__30
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_bram_0),
        .I2(output_buf_2d_4_we1),
        .I3(grp_write_matrix_fu_490_ap_start_reg_reg[0]),
        .O(output_buf_2d_4_ce0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_bram_0_i_3__3
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(ram_reg_bram_0),
        .I3(ram_reg_bram_0_0),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    ram_reg_bram_0_i_3__6
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(ram_reg_bram_0),
        .I3(grp_transpose_matrix_1_fu_764_ap_ready),
        .I4(input_6_load_13_reg_18300),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    ram_reg_bram_0_i_3__8
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(ram_reg_bram_0),
        .I3(input_6_load_13_reg_18300),
        .I4(ram_reg_bram_0_1),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFF00FEFEFF000000)) 
    ram_reg_bram_0_i_42__9
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(grp_write_matrix_fu_490_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_bram_0_i_44__10
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    ram_reg_bram_0_i_4__23
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_2),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    ram_reg_bram_0_i_5__0
       (.I0(Q[1]),
        .I1(grp_write_matrix_fu_490_ap_start_reg_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(\ap_CS_fsm_reg[3]_0 [0]),
        .I4(ram_reg_bram_0),
        .I5(ram_reg_bram_0_0),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_6__21
       (.I0(Q[0]),
        .I1(grp_write_matrix_fu_490_ap_start_reg_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_4 ),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_2),
        .O(ADDRBWRADDR[0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
