#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jul  9 04:20:25 2025
# Process ID: 250785
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 2845.209 MHz, CPU Physical cores: 4, Host memory: 16492 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 250885
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3008.508 ; gain = 397.715 ; free physical = 4942 ; free virtual = 13676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_DATA_x_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_DATA_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_DATA_x_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_DATA_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_data_x_RAM_AUTO_1R1W_x' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_data_x_RAM_AUTO_1R1W_x.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_data_x_RAM_AUTO_1R1W_x' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_data_x_RAM_AUTO_1R1W_x.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_smem_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_smem_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_smem_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_smem_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_twiddles8' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_twiddles8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_s' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mux_4_2_32_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mux_4_2_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mux_4_2_32_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mux_4_2_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_scaled_fixed2ieee_63_1_s' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_scaled_fixed2ieee_63_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_35ns_25ns_60_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_35ns_25ns_60_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_42ns_33ns_75_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_42ns_33ns_75_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_49ns_44s_93_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_49ns_44s_93_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_49ns_49ns_98_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_49ns_49ns_98_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_56ns_52s_108_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_56ns_52s_108_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_64s_63ns_126_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_64s_63ns_126_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_170s_53ns_170_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_170s_53ns_170_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sparsemux_17_3_1_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:78]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sparsemux_17_3_1_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sparsemux_33_4_1_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sparsemux_33_4_1_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_twiddles8' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_twiddles8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_loady8' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_loady8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_loady8' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_loady8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/ip/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3232.445 ; gain = 621.652 ; free physical = 4672 ; free virtual = 13409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3232.445 ; gain = 621.652 ; free physical = 4672 ; free virtual = 13409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3232.445 ; gain = 621.652 ; free physical = 4672 ; free virtual = 13409
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3240.445 ; gain = 0.000 ; free physical = 4673 ; free virtual = 13410
INFO: [Netlist 29-17] Analyzing 9959 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft1D_512_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft1D_512_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3555.500 ; gain = 0.000 ; free physical = 4505 ; free virtual = 13242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 70 instances
  FDE => FDRE: 50 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3565.406 ; gain = 9.871 ; free physical = 4499 ; free virtual = 13236
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3565.406 ; gain = 954.613 ; free physical = 4462 ; free virtual = 13199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3565.406 ; gain = 954.613 ; free physical = 4462 ; free virtual = 13199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3565.406 ; gain = 954.613 ; free physical = 4462 ; free virtual = 13199
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 3565.406 ; gain = 954.613 ; free physical = 4411 ; free virtual = 13156
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sparsemux_33_4_1_1_1_U42/dout_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sparsemux_33_4_1_1_1_U43/dout_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 30 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element result_reg_1445_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sin_or_cos_double_s.v:377]
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U40/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U40/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U40/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U40/buff0_reg.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U36/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U36/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U34/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: register tmp_10_reg_1415_reg is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U34/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_10_reg_1415_reg is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U34/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: register mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U34/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U34/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U37/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U37/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_35ns_25ns_60_1_1_U33/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: register mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_35ns_25ns_60_1_1_U33/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: register mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U33/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U38/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U38/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U35/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U35/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP result_reg_1445_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP result_reg_1445_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP result_reg_1445_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U39/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U39/tmp_product.
DSP Report: Generating DSP result_reg_1445_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: register result_reg_1445_reg is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
DSP Report: operator mul_64s_63ns_126_1_1_U39/tmp_product is absorbed into DSP result_reg_1445_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fourth_order_double_sin_cos_K2_U/\q0_reg[43] )
INFO: [Synth 8-3886] merging instance 'sub_ln506_reg_1343_reg[0]' (FDE) to 'Ex_1_reg_1331_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_1337_reg[0]' (FDE) to 'Ex_1_reg_1331_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112/ap_CS_fsm_reg[0]' (FDSE) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[254]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[169]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[241]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[133]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[249]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[151]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119/ap_CS_fsm_reg[0]' (FDSE) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[0]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[163]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[1]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[207]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[2]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[5]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[72]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[20]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[76]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[29]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[58]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[55]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[132]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[53]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[199]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[54]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[203]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[58]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[88]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[68]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[147]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[71]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[107]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[72]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[113]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[79]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[193]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[94]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[101]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[90]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[168]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[107]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[149]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[111]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[179]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[183]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[180]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[199]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[235]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[211]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[214]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[133]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[200]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[229]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[222]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[189]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[237]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[157]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[216]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[216]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[186]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[148]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[204]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[204]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[130]'
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[122]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[174]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\out_bits_3_reg_436_reg[16] )
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[14]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[15]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[13]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[12]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[11]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[10]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[9]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[8]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[7]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[6]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[5]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[4]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[3]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[2]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[1]' (FD) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\out_bits_3_reg_436_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131/ap_CS_fsm_reg[0]' (FDSE) to 'grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_scaled_fixed2ieee_63_1_s_fu_314/\ap_return_preg_reg[63] )
INFO: [Synth 8-3886] merging instance 'ref_4oPi_table_256_U/q0_reg[106]' (FDE) to 'ref_4oPi_table_256_U/q0_reg[170]'
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[47]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[46]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[45]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[44]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[43]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[42]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[41]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[40]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[39]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[38]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[37]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[36]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[35]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[34]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[33]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[32]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[31]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[30]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[29]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[28]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[27]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[26]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[25]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[24]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[23]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[22]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[21]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[20]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[19]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[18]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[17]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[16]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[15]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[14]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[13]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[12]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[11]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[10]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[9]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[8]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[7]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[6]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[5]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[4]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[3]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[2]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[1]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[0]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[47]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[46]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[45]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[44]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[43]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[42]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[41]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[40]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[39]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[38]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[37]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[36]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[35]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[34]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[33]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[32]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[31]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[30]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[29]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[28]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[27]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[26]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[25]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[24]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[23]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[22]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[21]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[20]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[19]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[18]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[17]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[47]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[46]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[45]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[44]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[43]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[42]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[41]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[40]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[39]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[38]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[37]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[36]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[35]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[34]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[33]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[32]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[31]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[30]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[29]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[28]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U40/buff0_reg[27]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '54' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '44' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '24' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '14' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '4' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_4_max_dsp_1_U66/ce_r_reg' into 'dmul_64ns_64ns_64_4_max_dsp_1_U64/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'ddiv_64ns_64ns_64_14_no_dsp_1_U68/ce_r_reg' into 'dmul_64ns_64ns_64_4_max_dsp_1_U64/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'sitodp_32ns_64_2_no_dsp_1_U69/ce_r_reg' into 'dmul_64ns_64ns_64_4_max_dsp_1_U64/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'sitodp_32ns_64_2_no_dsp_1_U70/ce_r_reg' into 'dmul_64ns_64ns_64_4_max_dsp_1_U64/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:50]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'twiddles8_reversed8_U/q0_reg[2]' (FDE) to 'a_x_addr_reg_274_reg[0]'
INFO: [Synth 8-3886] merging instance 'twiddles8_reversed8_U/q0_reg[1]' (FDE) to 'a_x_addr_reg_274_reg[1]'
INFO: [Synth 8-3886] merging instance 'twiddles8_reversed8_U/q0_reg[0]' (FDE) to 'a_x_addr_reg_274_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dmul_64ns_64ns_64_4_max_dsp_1_U64/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'conv1_reg_256_reg[63]' (FDE) to 'conv2_reg_261_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitodp_32ns_64_2_no_dsp_1_U70/dout_r_reg[63]' (FD) to 'sitodp_32ns_64_2_no_dsp_1_U69/dout_r_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sitodp_32ns_64_2_no_dsp_1_U69/dout_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2_reg_261_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_reg_289_reg[63] )
INFO: [Synth 8-3886] merging instance 'sitodp_32ns_64_2_no_dsp_1_U69/dout_r_reg[63]' (FD) to 'ddiv_64ns_64ns_64_14_no_dsp_1_U68/din1_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_14_no_dsp_1_U68/din1_buf1_reg[63] )
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("fft1D_512__GCB0/data_x_U_x/ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GCB0/data_x_U_x/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GCB0/data_x_U_x/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GCB0/data_x_U_x/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[63]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[0]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[1]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[2]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[3]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[4]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[5]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[6]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[7]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[8]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[9]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[10]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[11]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[12]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[13]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[14]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[15]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[16]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[17]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[18]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[19]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[20]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[21]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[22]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[23]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[24]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[25]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[26]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[27]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[28]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[29]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[30]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[31]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[32]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[33]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[34]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[62]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[61]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[60]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[59]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[58]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U96/din1_buf1_reg[35]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U96/\din1_buf1_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U96/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U94/\din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U94/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U92/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U94/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U92/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dsub_64ns_64ns_64_4_full_dsp_1_U90/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U88/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln321_reg_5835_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U84/ce_r_reg)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("fft1D_512__GCB1/smem_U/ram_reg") is too shallow (depth = 576) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GCB1/smem_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GCB1/smem_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GCB1/smem_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GCB1/data_y_U_x/ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GCB1/data_y_U_x/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GCB1/data_y_U_x/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GCB1/data_y_U_x/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GCB1/DATA_y_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GCB1/DATA_y_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GCB1/DATA_y_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GCB1/DATA_y_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GCB1/DATA_x_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GCB1/DATA_x_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GCB1/DATA_x_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GCB1/DATA_x_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U95/\din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U95/\din1_buf1_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U93/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U95/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U93/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U89/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U87/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U85/ce_r_reg)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_27_reg_5584_reg[8:3]' into 'DATA_x_addr_25_reg_5578_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1788]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_31_reg_5618_reg[8:3]' into 'DATA_x_addr_29_reg_5612_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1808]
INFO: [Synth 8-4471] merging register 'shl_ln5_reg_5568_reg[8:3]' into 'DATA_x_addr_25_reg_5578_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1792]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_26_reg_5656_reg[8:3]' into 'DATA_x_addr_30_reg_5661_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1798]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_24_reg_5678_reg[8:3]' into 'DATA_x_addr_28_reg_5683_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1778]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_41_reg_6005_reg[8:3]' into 'shl_ln9_reg_5990_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1848]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_17_reg_5507_reg[8:3]' into 'shl_ln4_reg_5492_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1817]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_46_reg_6042_reg[8:3]' into 'DATA_y_addr_47_reg_6047_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1871]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_44_reg_6032_reg[8:3]' into 'DATA_y_addr_45_reg_6037_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1864]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_42_reg_6022_reg[8:3]' into 'DATA_y_addr_43_reg_6027_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1857]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_22_reg_5550_reg[8:3]' into 'DATA_y_addr_23_reg_5555_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1840]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_20_reg_5540_reg[8:3]' into 'DATA_y_addr_21_reg_5545_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1833]
INFO: [Synth 8-4471] merging register 'DATA_y_addr_18_reg_5530_reg[8:3]' into 'DATA_y_addr_19_reg_5535_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d204/hdl/verilog/fft1D_512.v:1826]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U97/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dsub_64ns_64ns_64_4_full_dsp_1_U91/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_4_full_dsp_1_U86/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U97/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\offset_1_reg_5337_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln238_reg_5560_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DATA_y_addr_23_reg_5555_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln_reg_5244_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:32 . Memory (MB): peak = 3565.406 ; gain = 954.613 ; free physical = 272 ; free virtual = 3943
---------------------------------------------------------------------------------
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_36 : 0 0 : 3119 12562 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_36 : 0 1 : 3138 12562 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_36 : 0 2 : 3119 12562 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_36 : 0 3 : 3186 12562 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_38 : 0 0 : 3119 11725 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_38 : 0 1 : 3119 11725 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_38 : 0 2 : 2320 11725 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_38 : 0 3 : 3167 11725 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_9 : 0 0 : 2876 11234 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_9 : 0 1 : 2712 11234 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_9 : 0 2 : 2712 11234 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_9 : 0 3 : 2934 11234 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_d : 0 0 : 2876 11084 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_d : 0 1 : 2712 11084 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_d : 0 2 : 2562 11084 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_d : 0 3 : 2934 11084 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_5 : 0 0 : 2701 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_5 : 0 1 : 2712 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_5 : 0 2 : 2886 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_5 : 0 3 : 2760 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_8 : 0 0 : 2701 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_8 : 0 1 : 2886 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_8 : 0 2 : 2712 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_8 : 0 3 : 2760 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_b : 0 0 : 2701 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_b : 0 1 : 2712 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_b : 0 2 : 2886 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_b : 0 3 : 2760 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_c : 0 0 : 2701 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_c : 0 1 : 2886 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_c : 0 2 : 2712 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_c : 0 3 : 2760 11059 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_0 : 0 0 : 2701 11057 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_0 : 0 1 : 2710 11057 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_0 : 0 2 : 2712 11057 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_0 : 0 3 : 2934 11057 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3b : 0 0 : 3119 10902 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3b : 0 1 : 2296 10902 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3b : 0 2 : 2320 10902 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3b : 0 3 : 3167 10902 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_24 : 0 0 : 3119 10052 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_24 : 0 1 : 3457 10052 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_24 : 0 2 : 3476 10052 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_22 : 0 0 : 3119 9695 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_22 : 0 1 : 3119 9695 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_22 : 0 2 : 3457 9695 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_26 : 0 0 : 3137 9430 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_26 : 0 1 : 3156 9430 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_26 : 0 2 : 3137 9430 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_1f : 0 0 : 3119 9376 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_1f : 0 1 : 3138 9376 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_56ns_52s_108_1_1_U38/tmp_product_1f : 0 2 : 3119 9376 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3d : 0 0 : 2296 9040 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3d : 0 1 : 2320 9040 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3d : 0 2 : 2296 9040 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_64s_63ns_126_1_1_U39/tmp_product_3d : 0 3 : 2128 9040 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2a : 0 0 : 2793 8723 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2a : 0 1 : 3137 8723 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2a : 0 2 : 2793 8723 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2d : 0 0 : 2793 8277 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2d : 0 1 : 2793 8277 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U37/tmp_product_2d : 0 2 : 2691 8277 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_13 : 0 0 : 2759 8230 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_13 : 0 1 : 2712 8230 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_13 : 0 2 : 2759 8230 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_16 : 0 0 : 2759 8177 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_16 : 0 1 : 2759 8177 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_16 : 0 2 : 2659 8177 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_12 : 0 0 : 2701 8123 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_12 : 0 1 : 2710 8123 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_49ns_98_1_1_U36/tmp_product_12 : 0 2 : 2712 8123 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_35ns_25ns_60_1_1_U33/tmp_product_2f : 0 0 : 3676 7371 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_35ns_25ns_60_1_1_U33/tmp_product_2f : 0 1 : 3695 7371 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_42ns_33ns_75_1_1_U34/tmp_product_34 : 0 0 : 3676 7226 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_42ns_33ns_75_1_1_U34/tmp_product_34 : 0 1 : 3550 7226 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_18 : 0 0 : 3119 6854 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_18 : 0 1 : 3735 6854 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_1b : 0 0 : 3119 6854 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_1b : 0 1 : 3735 6854 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_42ns_33ns_75_1_1_U34/tmp_product_32 : 0 0 : 3137 6191 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_42ns_33ns_75_1_1_U34/tmp_product_32 : 0 1 : 3054 6191 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_1c : 0 0 : 2775 6082 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_49ns_44s_93_1_1_U35/tmp_product_1c : 0 1 : 3307 6082 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_f : 0 0 : 2549 5315 : Used 2 time 0
 Sort Area is fft1D_512_sin_or_cos_double_s mul_170s_53ns_170_2_1_U40/tmp_product_f : 0 1 : 2766 5315 : Used 2 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3706.922 ; gain = 1096.129 ; free physical = 198 ; free virtual = 3749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/smem_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/smem_U/ram_reg") is too shallow (depth = 576) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/smem_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/smem_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/smem_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 3847.078 ; gain = 1236.285 ; free physical = 241 ; free virtual = 3602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:07 . Memory (MB): peak = 3859.004 ; gain = 1248.211 ; free physical = 245 ; free virtual = 1278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:19 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 228 ; free virtual = 1221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:20 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 228 ; free virtual = 1221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:25 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 216 ; free virtual = 1210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:25 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 217 ; free virtual = 1211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:02:26 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 217 ; free virtual = 1212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:26 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 217 ; free virtual = 1212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_1452 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1453                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1381 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1358 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1359                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1287 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1264 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1265                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1193 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1170 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1171                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1099 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1076 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1077                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1005 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_982  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_983                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_911  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_874                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_875  | PCIN>>17+A*B       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_876  | PCIN>>17+C+A*B     | 0      | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_877  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_878  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_879  | PCIN>>17+C'+A'*B'  | 0      | 16     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_880  | A:B+C              | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_868  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_837                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_838  | PCIN>>17+A*B       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_839  | PCIN>>17+C+A*B     | 0      | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_840  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_841  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_842  | PCIN>>17+C'+A'*B'  | 0      | 16     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_843  | A:B+C              | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_831  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_800                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_801  | PCIN>>17+A*B       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_802  | PCIN>>17+C+A*B     | 0      | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_803  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_804  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_805  | PCIN>>17+C'+A'*B'  | 0      | 16     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_806  | A:B+C              | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_794  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_763                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_764  | PCIN>>17+A*B       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_765  | PCIN>>17+C+A*B     | 0      | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_766  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_767  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_768  | PCIN>>17+C'+A'*B'  | 0      | 16     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_769  | A:B+C              | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_757  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_726                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_727  | PCIN>>17+A*B       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_728  | PCIN>>17+C+A*B     | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_729  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_730  | PCIN>>17+C'+(A*B)' | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_731  | PCIN>>17+C'+A'*B'  | 0      | 0      | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_732  | A:B+C              | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_720  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_689                  | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_690  | PCIN>>17+A*B       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_691  | PCIN>>17+C+A*B     | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_692  | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_693  | PCIN>>17+C'+(A*B)' | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_694  | PCIN>>17+C'+A'*B'  | 0      | 0      | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_695  | A:B+C              | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_683  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_668  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_669                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_597  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_574  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_575                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_503  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_480  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_481                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_409  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_212                  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_213  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_214  | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_215  | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_216  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_217  | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_218  | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_206  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_172                  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_173  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_174  | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_175  | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_176  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_177  | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_178  | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_166  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_132                  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_133  | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_134  | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_135  | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_136  | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_137  | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_138  | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_126  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                      | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0      | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2      | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3      | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4      | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5      | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1      | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_98   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A'*B)'   | 30     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A'*B)'       | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A'*B)'       | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A''*B)'      | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B''             | 25     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B'               | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A'*B)'   | 30     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A'*B)'       | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A'*B)'       | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A''*B)'      | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B''             | 25     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A*B'               | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN>>17+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s        | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   322|
|2     |DSP48E1         |    40|
|3     |DSP_ALU         |   234|
|6     |DSP_A_B_DATA    |   234|
|15    |DSP_C_DATA      |   234|
|17    |DSP_MULTIPLIER  |   234|
|19    |DSP_M_DATA      |   234|
|21    |DSP_OUTPUT      |   234|
|27    |DSP_PREADD      |   234|
|28    |DSP_PREADD_DATA |   234|
|31    |LUT1            |   434|
|32    |LUT2            |  2122|
|33    |LUT3            |  6255|
|34    |LUT4            |  3156|
|35    |LUT5            |  5042|
|36    |LUT6            | 12874|
|37    |MUXCY           |  5121|
|38    |MUXF7           |   764|
|39    |MUXF8           |   378|
|40    |RAMB36E2        |    10|
|42    |SRL16E          |    60|
|43    |XORCY           |  4093|
|44    |FDE             |    50|
|45    |FDRE            | 13047|
|46    |FDSE            |    28|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:27 . Memory (MB): peak = 3882.051 ; gain = 1271.258 ; free physical = 217 ; free virtual = 1213
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 501 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:19 . Memory (MB): peak = 3885.961 ; gain = 942.207 ; free physical = 10789 ; free virtual = 12949
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:32 . Memory (MB): peak = 3885.961 ; gain = 1275.168 ; free physical = 10794 ; free virtual = 12951
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3913.074 ; gain = 0.000 ; free physical = 10739 ; free virtual = 12918
INFO: [Netlist 29-17] Analyzing 11002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4176.824 ; gain = 0.000 ; free physical = 10503 ; free virtual = 12721
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1092 instances were transformed.
  (CARRY4) => CARRY8: 768 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 234 instances
  FDE => FDRE: 50 instances

Synth Design complete | Checksum: 590a5c92
INFO: [Common 17-83] Releasing license: Synthesis
524 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:49 . Memory (MB): peak = 4176.859 ; gain = 2821.816 ; free physical = 10430 ; free virtual = 12718
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12164.827; main = 2761.836; forked = 10762.869
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 20109.680; main = 4176.828; forked = 16227.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4200.836 ; gain = 0.000 ; free physical = 10430 ; free virtual = 12725
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4e2bee2ed30aa015
INFO: [Coretcl 2-1174] Renamed 1655 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4209.773 ; gain = 0.000 ; free physical = 10232 ; free virtual = 12621
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 04:23:38 2025...
