textbook:
  'Complex Digital Systems":':
    chapters:
    - '- Chapter 1: Introduction:':
        sections:
        - '- Section: 1.1 Course Number:':
            subsections:
            - 1.1a Course Code
            - 1.1b Course Registration
            - 1.1c Course Credits
        - '- Section: 1.2 Course Name:':
            subsections:
            - 1.2a Course Title
            - 1.2b Course Description
            - 1.2c Course Objectives
        - '- Section: 1.3 Resource Level:':
            subsections:
            - 1.3a Resource Allocation
            - 1.3b Resource Management
            - 1.3c Resource Optimization
    - '- Chapter 2: Digital Design Using Verilog:':
        sections:
        - '- Section: 2.1 Verilog HDL:':
            subsections:
            - 2.1a Introduction to Verilog
            - 2.1b Verilog Syntax
            - 2.1c Verilog Modules
        - '- Section: 2.2 Verilog-2001:':
            subsections:
            - 2.2a Enhancements in Verilog-2001
            - 2.2b System Tasks and Functions
            - 2.2c Verilog-2001 vs Verilog-1995
        - '- Section: 2.3 Verilog Simulation:':
            subsections:
            - 2.3a Simulation Models
            - 2.3b Simulation Tools
            - 2.3c Simulation Debugging
        - '- Section: 2.4 Intermediate Verilog designer:':
            subsections:
            - 2.4a Advanced Verilog Concepts
            - 2.4b Designing with Verilog
            - 2.4c Verilog Best Practices
    - '- Chapter 3: CMOS Technology and Logic Gates:':
        sections:
        - '- Section: 3.1 CMOS Technology:':
            subsections:
            - 3.1a Basics of CMOS
            - 3.1b CMOS Fabrication
            - 3.1c CMOS Scaling
        - '- Section: 3.2 Logic Gates:':
            subsections:
            - 3.2a Basic Logic Gates
            - 3.2b CMOS Logic Gates
            - 3.2c Logic Gate Optimization
    - '- Chapter 4: Wires:':
        sections:
        - '- Section: 4.1 Wire Design:':
            subsections:
            - 4.1a Wire Materials
            - 4.1b Wire Layout
            - 4.1c Wire Resistance and Capacitance
        - '- Section: 4.2 Wire Optimization:':
            subsections:
            - 4.2a Wire Sizing
            - 4.2b Wire Buffering
            - 4.2c Wire Routing
    - '- Chapter 5: Synthesis:':
        sections:
        - '- Section: 5.1 Synthesis Techniques:':
            subsections:
            - 5.1a High-Level Synthesis
            - 5.1b Logic Synthesis
            - 5.1c Physical Synthesis
        - '- Section: 5.2 Logic Synthesis:':
            subsections:
            - 5.2a Boolean Algebra
            - 5.2b Logic Minimization
            - 5.2c Logic Mapping
    - '- Chapter 6: Clocking:':
        sections:
        - '- Section: 6.1 Clock Design:':
            subsections:
            - 6.1a Clock Generation
            - 6.1b Clock Distribution
            - 6.1c Clock Skew and Jitter
        - '- Section: 6.2 Clock Synchronization:':
            subsections:
            - 6.2a Synchronization Techniques
            - 6.2b Clock Domains
            - 6.2c Clock Gating
    - '- Chapter 7: Bluespec I: Motivation:':
        sections:
        - '- Section: 7.1 Introduction to Bluespec:':
            subsections:
            - 7.1a Bluespec Language
            - 7.1b Bluespec Syntax
            - 7.1c Bluespec Modules
        - '- Section: 7.2 Motivation for Bluespec:':
            subsections:
            - 7.2a Why Bluespec?
            - 7.2b Bluespec vs Verilog
            - 7.2c Bluespec Applications
    - '- Chapter 8: Bluespec II: Designing with Rules:':
        sections:
        - '- Section: 8.1 Rule-based Design:':
            subsections:
            - 8.1a Rule Definition
            - 8.1b Rule Scheduling
            - 8.1c Rule Synthesis
        - '- Section: 8.2 Rule Syntax:':
            subsections:
            - 8.2a Rule Declaration
            - 8.2b Rule Conditions
            - 8.2c Rule Actions
    - '- Chapter 9: Bluespec III: Modules and Interfaces:':
        sections:
        - '- Section: 9.1 Module Design:':
            subsections:
            - 9.1a Module Definition
            - 9.1b Module Instantiation
            - 9.1c Module Interconnection
        - '- Section: 9.2 Interface Design:':
            subsections:
            - 9.2a Interface Definition
            - 9.2b Interface Methods
            - 9.2c Interface Instantiation
    - '- Chapter 10: Bluespec IV: Rule Scheduling and Synthesis:':
        sections:
        - '- Section: 10.1 Rule Scheduling:':
            subsections:
            - 10.1a Scheduling Algorithms
            - 10.1b Scheduling Conflicts
            - 10.1c Scheduling Analysis
        - '- Section: 10.2 Rule Synthesis:':
            subsections:
            - 10.2a Synthesis Process
            - 10.2b Synthesis Tools
            - 10.2c Synthesis Optimization
    - '- Chapter 11: Bluespec:':
        sections:
        - '- Section: 11.1 Bluespec Language:':
            subsections:
            - 11.1a Bluespec Syntax
            - 11.1b Bluespec Semantics
            - 11.1c Bluespec Libraries
        - '- Section: 11.2 Bluespec Applications:':
            subsections:
            - 11.2a Bluespec in Industry
            - 11.2b Bluespec in Academia
            - 11.2c Bluespec Case Studies
    - '- Chapter 12: Power:':
        sections:
        - '- Section: 12.1 Power Optimization:':
            subsections:
            - 12.1a Power Estimation
            - 12.1b Power Reduction Techniques
            - 12.1c Low Power Design
        - '- Section: 12.2 Low Power Design Techniques:':
            subsections:
            - 12.2a Clock Gating
            - 12.2b Power Gating
            - 12.2c Dynamic Voltage and Frequency Scaling
    - '- Chapter 13: Bluespec V: Processors:':
        sections:
        - '- Section: 13.1 Processor Design:':
            subsections:
            - 13.1a Processor Architecture
            - 13.1b Processor Implementation
            - 13.1c Processor Verification
        - '- Section: 13.2 Instruction Set Architectures:':
            subsections:
            - 13.2a ISA Definition
            - 13.2b ISA Classification
            - 13.2c ISA Design
    - '- Chapter 14: Bluespec VI: Modularity and Performance:':
        sections:
        - '- Section: 14.1 Modularity in Bluespec:':
            subsections:
            - 14.1a Module Hierarchy
            - 14.1b Module Reusability
            - 14.1c Module Testing
        - '- Section: 14.2 Performance Optimization:':
            subsections:
            - 14.2a Performance Metrics
            - 14.2b Performance Analysis
            - 14.2c Performance Tuning
    - '- Chapter 15: Transaction Level Design and Verification:':
        sections:
        - '- Section: 15.1 Transaction Level Modeling:':
            subsections:
            - 15.1a TLM Concepts
            - 15.1b TLM in SystemC
            - 15.1c TLM in Bluespec
        - '- Section: 15.2 Verification Techniques:':
            subsections:
            - 15.2a Formal Verification
            - 15.2b Simulation-Based Verification
            - 15.2c Assertion-Based Verification
    - '- Chapter 16: Testing:':
        sections:
        - '- Section: 16.1 Test Generation:':
            subsections:
            - 16.1a Automatic Test Pattern Generation
            - 16.1b Functional Testing
            - 16.1c Fault Testing
        - '- Section: 16.2 Test Coverage Analysis:':
            subsections:
            - 16.2a Coverage Metrics
            - 16.2b Coverage Analysis
            - 16.2c Coverage Improvement
    - '- Chapter 17: Projects:':
        sections:
        - '- Section: 17.1 Large-scale Digital System Design:':
            subsections:
            - 17.1a System Specification
            - 17.1b System Design
            - 17.1c System Verification
        - '- Section: 17.2 Project Selection:':
            subsections:
            - 17.2a Project Proposal
            - 17.2b Project Planning
            - 17.2c Project Management
        - '- Section: 17.3 Project Implementation:':
            subsections:
            - 17.3a Design Implementation
            - 17.3b Verification Implementation
            - 17.3c Documentation
        - '- Section: 17.4 Project Testing:':
            subsections:
            - 17.4a Test Plan
            - 17.4b Test Execution
            - 17.4c Test Report
    - '- Chapter 18: Advanced Topics in Digital Design:':
        sections:
        - '- Section: 18.1 High-Level Synthesis:':
            subsections:
            - 18.1a HLS Concepts
            - 18.1b HLS Tools
            - 18.1c HLS Case Studies
        - '- Section: 18.2 FPGA Design:':
            subsections:
            - 18.2a FPGA Architecture
            - 18.2b FPGA Design Flow
            - 18.2c FPGA Applications
        - '- Section: 18.3 ASIC Design:':
            subsections:
            - 18.3a ASIC Design Flow
            - 18.3b ASIC vs FPGA
            - 18.3c ASIC Case Studies
    - '- Chapter 19: Advanced Topics in Bluespec:':
        sections:
        - '- Section: 19.1 Bluespec for FPGA Design:':
            subsections:
            - 19.1a Bluespec for FPGA Synthesis
            - 19.1b Bluespec for FPGA Verification
            - 19.1c Bluespec for FPGA Prototyping
        - '- Section: 19.2 Bluespec for ASIC Design:':
            subsections:
            - 19.2a Bluespec for ASIC Synthesis
            - 19.2b Bluespec for ASIC Verification
            - 19.2c Bluespec for ASIC Prototyping
        - '- Section: 19.3 Bluespec for System-Level Design:':
            subsections:
            - 19.3a System-Level Modeling in Bluespec
            - 19.3b System-Level Verification in Bluespec
            - 19.3c System-Level Synthesis in Bluespec
    - '- Chapter 20: Future Trends in Digital Design:':
        sections:
        - '- Section: 20.1 Quantum Computing:':
            subsections:
            - 20.1a Basics of Quantum Computing
            - 20.1b Quantum Gates
            - 20.1c Quantum Algorithms
        - '- Section: 20.2 Neuromorphic Computing:':
            subsections:
            - 20.2a Basics of Neuromorphic Computing
            - 20.2b Neuromorphic Circuits
            - 20.2c Neuromorphic Systems
        - '- Section: 20.3 Machine Learning in Digital Design:':
            subsections:
            - 20.3a Machine Learning for Design Optimization
            - 20.3b Machine Learning for Verification
            - 20.3c Machine Learning for Fault Detection
