// Seed: 2515702673
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd45
) (
    output supply0 id_0,
    input tri0 _id_1,
    output uwire id_2
);
  assign id_0 = id_1;
  int [id_1 : 1] id_4;
  module_0 modCall_1 ();
  logic id_5, id_6;
  wire  id_7 = (id_1);
  logic id_8;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output supply1 id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1;
endmodule
