Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri May  2 11:48:33 2025
| Host         : gpu13 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file cb_filter_control_sets_placed.rpt
| Design       : cb_filter
| Device       : xczu7ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------+--------------------+------------------+----------------+
|   Clock Signal   |                        Enable Signal                        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------------------+--------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | gen_buckets[3].i_bucket/i_counter/counter_q[4]_i_1__3_n_0   | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[8].i_bucket/i_counter/counter_q[4]_i_1__8_n_0   | rst_ni_IBUF_inst/O |                3 |              5 |
|  clk_i_IBUF_BUFG | i_tot_count/i_counter/counter_q[4]_i_1_n_0                  | rst_ni_IBUF_inst/O |                1 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_1__0_n_0   | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_1__10_n_0 | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[5].i_bucket/i_counter/counter_q[4]_i_1__5_n_0   | rst_ni_IBUF_inst/O |                3 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[15].i_bucket/i_counter/counter_q[4]_i_1__15_n_0 | rst_ni_IBUF_inst/O |                3 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[1].i_bucket/i_counter/counter_q[4]_i_1__1_n_0   | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_1__2_n_0   | rst_ni_IBUF_inst/O |                1 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[6].i_bucket/i_counter/counter_q[4]_i_1__6_n_0   | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[4].i_bucket/i_counter/counter_q[4]_i_1__4_n_0   | rst_ni_IBUF_inst/O |                1 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__14_n_0 | rst_ni_IBUF_inst/O |                3 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_1__12_n_0 | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[7].i_bucket/i_counter/counter_q[4]_i_1__7_n_0   | rst_ni_IBUF_inst/O |                3 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__9_n_0   | rst_ni_IBUF_inst/O |                2 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_1__11_n_0 | rst_ni_IBUF_inst/O |                4 |              5 |
|  clk_i_IBUF_BUFG | gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_1__13_n_0 | rst_ni_IBUF_inst/O |                3 |              5 |
+------------------+-------------------------------------------------------------+--------------------+------------------+----------------+


