/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [22:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [10:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_97z;
  reg [3:0] celloutsig_0_98z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [22:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(in_data[13] ? celloutsig_0_2z[4] : celloutsig_0_3z);
  assign celloutsig_0_13z = !(celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_11z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[81]);
  assign celloutsig_0_26z = ~((celloutsig_0_17z | celloutsig_0_25z[0]) & celloutsig_0_18z);
  assign celloutsig_0_36z = ~((celloutsig_0_28z | celloutsig_0_14z) & (celloutsig_0_26z | celloutsig_0_15z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z[3] | celloutsig_0_3z) & (in_data[43] | celloutsig_0_0z));
  assign celloutsig_1_11z = ~((in_data[143] | celloutsig_1_10z[12]) & (celloutsig_1_8z[3] | celloutsig_1_10z[8]));
  assign celloutsig_0_12z = ~((_00_ | celloutsig_0_10z) & (in_data[46] | in_data[61]));
  assign celloutsig_0_17z = ~((celloutsig_0_14z | in_data[45]) & (celloutsig_0_2z[0] | celloutsig_0_10z));
  assign celloutsig_0_23z = ~((celloutsig_0_5z | celloutsig_0_16z[10]) & (celloutsig_0_0z | celloutsig_0_22z));
  assign celloutsig_0_34z = celloutsig_0_16z[5] ^ celloutsig_0_11z;
  assign celloutsig_0_97z = celloutsig_0_11z ^ in_data[30];
  assign celloutsig_0_10z = celloutsig_0_4z ^ _01_;
  reg [12:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 13'h0000;
    else _16_ <= { celloutsig_0_6z[6:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign { _02_[12:10], _01_, _02_[8:4], _00_, _02_[2:0] } = _16_;
  assign celloutsig_0_6z = { in_data[79:70], celloutsig_0_0z, celloutsig_0_4z } & in_data[67:56];
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_3z = in_data[154:146] >= in_data[120:112];
  assign celloutsig_1_4z = in_data[144:128] >= in_data[162:146];
  assign celloutsig_0_20z = { celloutsig_0_9z[2:0], celloutsig_0_1z } > { in_data[81:80], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_6z[11:5] < { celloutsig_0_9z[9:4], celloutsig_0_13z };
  assign celloutsig_0_19z = in_data[18:12] < { celloutsig_0_16z[14:9], celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } < in_data[49:32];
  assign celloutsig_1_18z = celloutsig_1_11z & ~(celloutsig_1_14z[2]);
  assign celloutsig_1_1z = in_data[138:122] % { 1'h1, in_data[128:113] };
  assign celloutsig_0_2z = { in_data[38:36], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[21:18] };
  assign celloutsig_1_8z = { celloutsig_1_1z[14:13], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } * { celloutsig_1_1z[5:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = ~ in_data[69:65];
  assign celloutsig_1_13z = ~ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = ~ celloutsig_1_13z[11:8];
  assign celloutsig_1_19z = ~ celloutsig_1_1z;
  assign celloutsig_0_41z = { celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_6z } | { in_data[34:22], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_24z };
  assign celloutsig_0_54z = { celloutsig_0_41z[21:12], celloutsig_0_52z } | { in_data[95:87], celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_9z = { in_data[33:20], celloutsig_0_5z, celloutsig_0_2z } | { _01_, _02_[8:7], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_16z = { in_data[88:70], celloutsig_0_11z, celloutsig_0_3z } | { _02_[11:10], _01_, _02_[8:4], _00_, celloutsig_0_6z };
  assign celloutsig_0_5z = | { in_data[36:23], celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_28z & celloutsig_0_14z;
  assign celloutsig_1_2z = celloutsig_1_1z[3] & celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_5z & celloutsig_0_8z[1];
  assign celloutsig_0_21z = celloutsig_0_5z & celloutsig_0_18z;
  assign celloutsig_0_22z = celloutsig_0_4z & celloutsig_0_2z[4];
  assign celloutsig_0_24z = celloutsig_0_21z & celloutsig_0_12z;
  assign celloutsig_0_28z = | celloutsig_0_6z[10:8];
  assign celloutsig_0_0z = ^ in_data[39:36];
  assign celloutsig_0_39z = ^ { celloutsig_0_9z[15:7], celloutsig_0_6z };
  assign celloutsig_0_52z = ^ { _02_[8:4], _00_, _02_[2:1], celloutsig_0_17z, celloutsig_0_39z };
  assign celloutsig_1_0z = ^ in_data[121:118];
  assign celloutsig_0_18z = ^ { _01_, _02_[8:4], celloutsig_0_15z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_98z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_98z = celloutsig_0_54z[8:5];
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 23'h000000;
    else if (clkin_data[128]) celloutsig_1_10z = { celloutsig_1_1z[7:3], celloutsig_1_3z, celloutsig_1_1z };
  assign { _02_[9], _02_[3] } = { _01_, _00_ };
  assign { out_data[128], out_data[112:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
