var g_data = {"7":{"st":"inst","pa":0,"n":"/tb/pif","l":"SystemVerilog","sn":11,"ln":3,"du":{"n":"work.mem_intrf","s":3,"b":1},"bc":[{"n":"tb","s":6,"b":1},{"n":"pif","s":7,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"t":[50,50,1]}}},"8":{"st":"inst","pa":0,"n":"/tb/dut","l":"Verilog","sn":11,"ln":4,"du":{"n":"work.memory","s":4,"b":1},"bc":[{"n":"tb","s":6,"b":1},{"n":"dut","s":8,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[6,6,1]}}},"9":{"st":"inst","pa":0,"n":"/tb/uut","l":"Verilog","sn":11,"ln":5,"du":{"n":"work.mem_assert","s":5,"b":1},"bc":[{"n":"tb","s":6,"b":1},{"n":"uut","s":9,"z":1}],"loc":{"cp":100.00,"data":{"t":[48,48,1],"a":[6,6,1]}}},"6":{"st":"inst","pa":0,"n":"/tb","l":"Verilog","sn":11,"ln":0,"du":{"n":"work.tb","s":2,"b":1},"bc":[{"n":"tb","s":6,"z":1}],"children":[{"n":"uut","id":9,"zf":1,"tc":100.00,"t":100.00,"a":100.00},{"n":"dut","id":8,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"pif","id":7,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":96.16,"data":{"s":[35,34],"b":[8,7],"t":[100,100],"a":[6,6]}},"loc":{"cp":81.37,"data":{"s":[17,16,1],"b":[2,1,1],"t":[2,2,1]}}},"10":{"st":"inst","pa":0,"n":"/list_svh_unit","l":"SystemVerilog","sn":1,"ln":0,"du":{"n":"work.list_svh_unit","s":1,"b":1},"bc":[{"n":"list_svh_unit","s":10,"z":1}],"loc":{"cp":89.76,"data":{"s":[98,74,1],"b":[15,11,1],"fc":[2,2,1],"gb":[15,15,1],"cvpc":[3,1],"g":[1,100.00,1],"a":[2,2,1]}}},"1":{"st":"du","pa":0,"n":"work.list_svh_unit","l":"SystemVerilog","sn":1,"ln":1,"one_inst":10,"loc":{"cp":89.76,"data":{"s":[98,74,1],"b":[15,11,1],"fc":[2,2,1],"gb":[15,15,1],"cvpc":[3,1],"g":[1,100.00,1],"a":[2,2,1]}}},"5":{"st":"du","pa":0,"n":"work.mem_assert","l":"Verilog","sn":14,"ln":1,"one_inst":9,"loc":{"cp":100.00,"data":{"t":[48,48,1],"a":[6,6,1]}}},"3":{"st":"du","pa":0,"n":"work.mem_intrf","l":"SystemVerilog","sn":12,"ln":1,"one_inst":7,"loc":{"cp":100.00,"data":{"s":[8,8,1],"t":[50,50,1]}}},"4":{"st":"du","pa":0,"n":"work.memory","l":"Verilog","sn":13,"ln":4,"one_inst":8,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[6,6,1]}}},"2":{"st":"du","pa":0,"n":"work.tb","l":"Verilog","sn":11,"ln":1,"one_inst":6,"loc":{"cp":81.37,"data":{"s":[17,16,1],"b":[2,1,1],"t":[2,2,1]}}}};
processSummaryData(g_data);