Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon May 31 08:53:21 2021
| Host             : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command          : report_power -file CSSTE_wrapper_power_routed.rpt -pb CSSTE_wrapper_power_summary_routed.pb -rpx CSSTE_wrapper_power_routed.rpx
| Design           : CSSTE_wrapper
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 38.938       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 37.966       |
| Device Static (W)        | 0.972        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 25.1         |
| Junction Temperature (C) | 99.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     9.065 |     7727 |       --- |             --- |
|   LUT as Logic           |     8.180 |     3223 |    101400 |            3.18 |
|   CARRY4                 |     0.413 |      101 |     25350 |            0.40 |
|   Register               |     0.262 |     2004 |    202800 |            0.99 |
|   F7/F8 Muxes            |     0.098 |     1043 |    101400 |            1.03 |
|   LUT as Distributed RAM |     0.073 |     1152 |     35000 |            3.29 |
|   BUFG                   |     0.039 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |    16.737 |     5015 |       --- |             --- |
| I/O                      |    12.165 |       44 |       400 |           11.00 |
| Static Power             |     0.972 |          |           |                 |
| Total                    |    38.938 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    26.692 |      25.890 |      0.801 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.498 |       0.441 |      0.057 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.406 |       3.405 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| CSSTE_wrapper      |    37.966 |
|   CSSTE_i          |    25.609 |
|     Pipeline_CPU_0 |     6.849 |
|       inst         |     6.849 |
|     U10            |     1.707 |
|       inst         |     1.707 |
|     U11            |    12.410 |
|       inst         |    12.410 |
|     U2             |     1.459 |
|       U0           |     1.459 |
|     U4             |     0.815 |
|     U5             |     0.531 |
|       inst         |     0.422 |
|     U6             |     0.916 |
|       inst         |     0.916 |
|     U7             |     0.162 |
|       inst         |     0.162 |
|     U8             |     0.475 |
|       inst         |     0.475 |
|     U9             |     0.093 |
|       inst         |     0.093 |
|     dist_mem_gen_0 |     0.193 |
|       U0           |     0.193 |
+--------------------+-----------+


