/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  reg [2:0] _01_;
  reg [7:0] _02_;
  wire [2:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [8:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_5z | celloutsig_0_7z[4]);
  assign celloutsig_1_4z = ~(in_data[161] | in_data[96]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_0z[3]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_5z);
  assign celloutsig_1_16z = ~(celloutsig_1_7z | celloutsig_1_8z);
  assign celloutsig_0_0z = ~(in_data[13] ^ in_data[90]);
  assign celloutsig_0_14z = ~(celloutsig_0_7z[1] ^ celloutsig_0_11z[0]);
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { _00_[2:1], celloutsig_1_2z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { in_data[136:131], celloutsig_1_1z, celloutsig_1_2z };
  reg [2:0] _14_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= { in_data[151:150], celloutsig_1_10z };
  assign { _00_[2:1], _03_[0] } = _14_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_4z, _00_[2:1], _03_[0], celloutsig_1_7z };
  assign celloutsig_1_19z = { in_data[109:107], celloutsig_1_1z, celloutsig_1_16z, _02_, _01_, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_15z } & { _04_[5:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z, _04_ };
  assign celloutsig_0_8z = { celloutsig_0_7z[6:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z } & { in_data[17:11], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_8z[3:2], celloutsig_0_1z } & { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[184:178] & in_data[170:164];
  assign celloutsig_0_2z = in_data[16:8] & in_data[73:65];
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] == in_data[58:56];
  assign celloutsig_1_6z = celloutsig_1_0z[6:1] == in_data[171:166];
  assign celloutsig_1_7z = _02_[7:1] == { in_data[169:168], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[72:63], celloutsig_0_0z, celloutsig_0_0z } >= in_data[62:51];
  assign celloutsig_1_1z = in_data[148:146] >= in_data[130:128];
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] >= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = _02_[4:2] >= { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_0z[3:1] >= { _00_[2:1], celloutsig_1_8z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z } >= { _02_[6], celloutsig_1_7z, celloutsig_1_2z, _04_ };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_16z } || { _02_[6:1], celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } || { in_data[13:11], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z[6] };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_2z;
  assign _00_[0] = celloutsig_1_2z;
  assign _03_[2:1] = _00_[2:1];
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
