// Seed: 974591551
module module_0;
  tri  id_1;
  wand id_2 = (id_1 == 1);
  wire id_3;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge 1 or posedge 1'b0) id_3) id_2 <= id_3;
  always id_3 <= "";
  module_0();
  wire id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_5 = id_8;
endmodule
