ENOMEM	,	V_13
iounmap	,	F_12
np	,	V_7
of_clk_get_by_name	,	F_6
"cannot get clock\n"	,	L_2
__iomem	,	T_3
"cannot enable clock\n"	,	L_3
of_find_matching_node	,	F_3
"cannot map registers\n"	,	L_4
device_node	,	V_6
is_id_valid	,	V_3
dev	,	V_1
u32	,	T_1
SOC_REV_MASK	,	V_18
PCIE_DEV_ID_OFF	,	V_16
mvebu_soc_id_init	,	F_2
soc_rev	,	V_5
clk_prepare_enable	,	F_8
ret	,	V_8
rev	,	V_2
PCIE_DEV_REV_OFF	,	V_17
clk	,	V_10
readl	,	F_10
soc_dev_id	,	V_4
pr_info	,	F_11
res_ioremap	,	V_15
clk_disable_unprepare	,	F_13
of_get_next_child	,	F_4
mvebu_pcie_of_match_table	,	V_12
clk_err	,	V_14
mvebu_get_soc_id	,	F_1
"MVEBU SoC ID=0x%X, Rev=0x%X\n"	,	L_5
__init	,	T_2
pci_base	,	V_9
"cannot get pci node\n"	,	L_1
of_iomap	,	F_9
pr_err	,	F_5
of_node_put	,	F_14
child	,	V_11
IS_ERR	,	F_7
