Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 19:18:11 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    247         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (695)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (665)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (695)
--------------------------------------------------
 There are 695 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.091        0.000                      0                  152        0.166        0.000                      0                  152        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.510        0.000                      0                   96        0.166        0.000                      0                   96        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.091        0.000                      0                   56        2.113        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.580ns (9.365%)  route 5.613ns (90.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         4.591    10.195    RE0/reset_g
    SLICE_X8Y79          LUT1 (Prop_lut1_I0_O)        0.124    10.319 r  RE0/prev_ps2_code_flag_i_1/O
                         net (fo=4, routed)           1.022    11.341    A0/PIXEL_CLK_reg_0
    SLICE_X3Y75          FDRE                                         r  A0/PIXEL_CLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.492    14.833    A0/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.851    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.580ns (9.371%)  route 5.609ns (90.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         4.591    10.195    RE0/reset_g
    SLICE_X8Y79          LUT1 (Prop_lut1_I0_O)        0.124    10.319 r  RE0/prev_ps2_code_flag_i_1/O
                         net (fo=4, routed)           1.018    11.337    R0/RAQUETTE_CLK_reg_0
    SLICE_X7Y75          FDRE                                         r  R0/RAQUETTE_CLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.490    14.831    R0/CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.849    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.580ns (9.696%)  route 5.402ns (90.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         4.591    10.195    RE0/reset_g
    SLICE_X8Y79          LUT1 (Prop_lut1_I0_O)        0.124    10.319 r  RE0/prev_ps2_code_flag_i_1/O
                         net (fo=4, routed)           0.811    11.129    B0/BALLE_CLK_reg_0
    SLICE_X15Y76         FDRE                                         r  B0/BALLE_CLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.425    14.766    B0/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X15Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.784    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/prev_ps2_code_flag_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.580ns (10.146%)  route 5.137ns (89.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         4.591    10.195    RE0/reset_g
    SLICE_X8Y79          LUT1 (Prop_lut1_I0_O)        0.124    10.319 r  RE0/prev_ps2_code_flag_i_1/O
                         net (fo=4, routed)           0.546    10.864    K0/prev_ps2_code_flag_reg_0
    SLICE_X8Y77          FDRE                                         r  K0/prev_ps2_code_flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.426    14.767    K0/CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  K0/prev_ps2_code_flag_reg/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y77          FDRE (Setup_fdre_C_CE)      -0.169    14.821    K0/prev_ps2_code_flag_reg
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.118ns (30.644%)  route 2.530ns (69.356%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606     5.127    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     5.645 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           1.011     6.656    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.780 r  K0/ps2_keyboard_0/C0/decode[3]_i_5/O
                         net (fo=1, routed)           0.725     7.505    K0/ps2_keyboard_0/C0/decode[3]_i_5_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.150     7.655 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.315     7.970    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.296 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.479     8.775    K0/decode
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.834    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.865    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.118ns (30.644%)  route 2.530ns (69.356%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606     5.127    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     5.645 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           1.011     6.656    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.780 r  K0/ps2_keyboard_0/C0/decode[3]_i_5/O
                         net (fo=1, routed)           0.725     7.505    K0/ps2_keyboard_0/C0/decode[3]_i_5_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.150     7.655 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.315     7.970    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.296 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.479     8.775    K0/decode
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.834    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.865    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.118ns (30.644%)  route 2.530ns (69.356%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606     5.127    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     5.645 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           1.011     6.656    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.780 r  K0/ps2_keyboard_0/C0/decode[3]_i_5/O
                         net (fo=1, routed)           0.725     7.505    K0/ps2_keyboard_0/C0/decode[3]_i_5_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.150     7.655 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.315     7.970    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.296 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.479     8.775    K0/decode
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.834    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.865    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.118ns (30.644%)  route 2.530ns (69.356%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606     5.127    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     5.645 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           1.011     6.656    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.780 r  K0/ps2_keyboard_0/C0/decode[3]_i_5/O
                         net (fo=1, routed)           0.725     7.505    K0/ps2_keyboard_0/C0/decode[3]_i_5_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.150     7.655 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.315     7.970    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.296 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.479     8.775    K0/decode
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.834    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[3]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.865    K0/decode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.828ns (23.662%)  route 2.671ns (76.338%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.613     5.134    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           0.957     6.547    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.444     7.115    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.239 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     7.920    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.589     8.633    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X3Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.495    14.836    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.868    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.828ns (23.662%)  route 2.671ns (76.338%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.613     5.134    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           0.957     6.547    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.444     7.115    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.239 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     7.920    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.589     8.633    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X3Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.495    14.836    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.205    14.868    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 K0/decode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  K0/decode_reg[1]/Q
                         net (fo=1, routed)           0.097     1.702    K0/decode_reg_n_0_[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.048     1.750 r  K0/DECODE_CODE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    K0/DECODE_CODE[1]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_CODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.107     1.584    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.557     1.440    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D0/count_reg[1]/Q
                         net (fo=6, routed)           0.133     1.714    K0/ps2_keyboard_0/D0/count_reg[1]
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.759    K0/ps2_keyboard_0/D0/p_0_in[3]
    SLICE_X14Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y81         FDCE (Hold_fdce_C_D)         0.120     1.573    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  K0/ps2_keyboard_0/D1/count_reg[1]/Q
                         net (fo=6, routed)           0.137     1.717    K0/ps2_keyboard_0/D1/count_reg[1]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    K0/ps2_keyboard_0/D1/p_0_in__0[3]
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.823     1.951    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     1.573    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_FLAG_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.415%)  route 0.139ns (49.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/CLK_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  K0/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.139     1.744    K0/FSM_sequential_state_reg_n_0_[1]
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_FLAG_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.070     1.547    K0/DECODE_FLAG_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_FLAG_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.890%)  route 0.142ns (50.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/CLK_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  K0/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.142     1.747    K0/FSM_sequential_state_reg_n_0_[1]
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_FLAG_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  K0/DECODE_FLAG_reg_lopt_replica/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.072     1.549    K0/DECODE_FLAG_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/CLK_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.128     1.592 r  K0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.084     1.677    K0/ps2_keyboard_0/C0/Q[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.099     1.776 r  K0/ps2_keyboard_0/C0/break_i_1/O
                         net (fo=1, routed)           0.000     1.776    K0/ps2_keyboard_0_n_2
    SLICE_X7Y77          FDCE                                         r  K0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  K0/break_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y77          FDCE (Hold_fdce_C_D)         0.091     1.555    K0/break_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.207%)  route 0.139ns (42.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=5, routed)           0.139     1.744    K0/ps2_keyboard_0/C0/ps2_code[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  K0/ps2_keyboard_0/C0/decode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    K0/ps2_keyboard_0_n_8
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.091     1.568    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.196     1.776    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  K0/ps2_keyboard_0/D1/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.821    K0/ps2_keyboard_0/D1/p_0_in__0[4]
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.823     1.951    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.120     1.572    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.552     1.435    B0/CLK_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDCE (Prop_fdce_C_Q)         0.148     1.583 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.131     1.714    B0/cnt_reg_n_0_[1]
    SLICE_X15Y76         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.818     1.946    B0/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.017     1.465    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.213ns (57.189%)  route 0.159ns (42.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.628 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/Q
                         net (fo=6, routed)           0.159     1.788    K0/ps2_keyboard_0/C0/ps2_code[1]
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.049     1.837 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    K0/ps2_keyboard_0_n_7
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/CLK_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.107     1.584    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75    A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76    A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76    A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y76   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76   B0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77    K0/DECODE_CODE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77    K0/DECODE_CODE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77    K0/DECODE_CODE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76   B0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.456ns (7.085%)  route 5.980ns (92.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.980    11.584    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X12Y81         FDCE                                         f  K0/ps2_keyboard_0/D0/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X12Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.675    K0/ps2_keyboard_0/D0/O_reg
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.456ns (7.430%)  route 5.682ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.682    11.286    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X11Y80         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.589    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.456ns (7.430%)  route 5.682ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.682    11.286    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X11Y80         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.589    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.456ns (7.430%)  route 5.682ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.682    11.286    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X11Y80         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.589    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.456ns (7.430%)  route 5.682ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.682    11.286    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X10Y80         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y80         FDCE (Recov_fdce_C_CLR)     -0.319    14.675    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.456ns (7.430%)  route 5.682ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.682    11.286    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X10Y80         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y80         FDCE (Recov_fdce_C_CLR)     -0.319    14.675    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.500    11.104    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X9Y79          FDCE                                         f  K0/ps2_keyboard_0/D1/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.429    14.770    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.588    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/Iv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.456ns (7.648%)  route 5.506ns (92.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.506    11.110    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X10Y79         FDCE                                         f  K0/ps2_keyboard_0/D1/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430    14.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y79         FDCE (Recov_fdce_C_CLR)     -0.319    14.675    K0/ps2_keyboard_0/D1/Iv_reg
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.343%)  route 5.010ns (91.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         5.010    10.614    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X3Y80          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.498    14.839    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.405    14.657    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.456ns (8.529%)  route 4.890ns (91.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         4.890    10.494    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X3Y77          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.495    14.836    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X3Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.654    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.896     3.514    B0/reset_g
    SLICE_X14Y76         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.818     1.946    B0/CLK_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.896     3.514    B0/reset_g
    SLICE_X14Y76         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.818     1.946    B0/CLK_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.141ns (6.715%)  route 1.959ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.959     3.577    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X14Y81         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X14Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.195ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.141ns (6.715%)  route 1.959ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.959     3.577    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X15Y81         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X15Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.141ns (6.715%)  route 1.959ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.959     3.577    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X15Y81         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X15Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.141ns (6.715%)  route 1.959ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.959     3.577    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X15Y81         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X15Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.141ns (6.619%)  route 1.989ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.989     3.608    A0/reset_g
    SLICE_X3Y76          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     1.976    A0/CLK_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.406    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.141ns (6.619%)  route 1.989ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         1.989     3.608    A0/reset_g
    SLICE_X3Y76          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     1.976    A0/CLK_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.406    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.205ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.141ns (6.540%)  route 2.015ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         2.015     3.633    R0/reset_g
    SLICE_X6Y75          FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.845     1.973    R0/CLK_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X6Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.428    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.141ns (6.540%)  route 2.015ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         2.015     3.633    R0/reset_g
    SLICE_X6Y75          FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.845     1.973    R0/CLK_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X6Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.428    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.205    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           462 Endpoints
Min Delay           462 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.198ns  (logic 5.751ns (35.506%)  route 10.447ns (64.494%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177     9.242    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.152     9.394 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.100    12.495    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    16.198 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.198    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.152ns  (logic 6.300ns (39.002%)  route 9.853ns (60.998%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT1=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          3.106     3.525    B2/yBalle_reg[31]_0[9]
    SLICE_X5Y56          LUT1 (Prop_lut1_I0_O)        0.299     3.824 r  B2/RED_OBUF[1]_inst_i_65/O
                         net (fo=1, routed)           0.000     3.824    B2/RED_OBUF[1]_inst_i_65_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.371 f  B2/RED_OBUF[1]_inst_i_24/O[2]
                         net (fo=1, routed)           0.837     5.208    B2/RED_OBUF[1]_inst_i_24_n_5
    SLICE_X6Y57          LUT1 (Prop_lut1_I0_O)        0.302     5.510 r  B2/RED_OBUF[1]_inst_i_26/O
                         net (fo=1, routed)           0.000     5.510    B2/RED_OBUF[1]_inst_i_26_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.886 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=3, routed)           1.546     7.432    A1/GREEN[1][0]
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.152     7.584 f  A1/BLUE_OBUF[1]_inst_i_6/O
                         net (fo=2, routed)           0.453     8.037    A1/is_balle
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.332     8.369 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.961     9.329    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.152     9.481 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.950    12.432    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.721    16.152 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.152    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.881ns  (logic 6.076ns (38.258%)  route 9.805ns (61.742%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT1=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          3.106     3.525    B2/yBalle_reg[31]_0[9]
    SLICE_X5Y56          LUT1 (Prop_lut1_I0_O)        0.299     3.824 r  B2/RED_OBUF[1]_inst_i_65/O
                         net (fo=1, routed)           0.000     3.824    B2/RED_OBUF[1]_inst_i_65_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.371 f  B2/RED_OBUF[1]_inst_i_24/O[2]
                         net (fo=1, routed)           0.837     5.208    B2/RED_OBUF[1]_inst_i_24_n_5
    SLICE_X6Y57          LUT1 (Prop_lut1_I0_O)        0.302     5.510 r  B2/RED_OBUF[1]_inst_i_26/O
                         net (fo=1, routed)           0.000     5.510    B2/RED_OBUF[1]_inst_i_26_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.886 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=3, routed)           1.546     7.432    A1/GREEN[1][0]
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.152     7.584 f  A1/BLUE_OBUF[1]_inst_i_6/O
                         net (fo=2, routed)           0.453     8.037    A1/is_balle
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.332     8.369 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.961     9.329    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     9.453 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.903    12.356    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.881 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.881    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.835ns  (logic 5.522ns (34.875%)  route 10.312ns (65.125%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177     9.242    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124     9.366 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.966    12.332    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.835 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.835    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.701ns  (logic 5.541ns (35.289%)  route 10.160ns (64.711%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.956     9.021    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     9.145 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.035    12.180    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.701 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.701    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.654ns  (logic 5.544ns (35.416%)  route 10.110ns (64.584%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177     9.242    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124     9.366 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.763    12.130    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.654 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.654    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.425ns  (logic 5.549ns (35.974%)  route 9.876ns (64.026%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.956     9.021    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     9.145 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.751    11.896    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.425 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.425    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.425ns  (logic 5.525ns (35.822%)  route 9.899ns (64.178%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.579     8.644    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.151    11.919    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.425 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.425    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.303ns  (logic 5.544ns (36.226%)  route 9.759ns (63.774%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.192     4.483    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.360     4.843 f  A1/BLUE_OBUF[1]_inst_i_16/O
                         net (fo=2, routed)           0.874     5.717    A1/BLUE_OBUF[1]_inst_i_16_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.326     6.043 f  A1/RED_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.822     6.865    A1/RED_OBUF[3]_inst_i_15_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.989 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.952     7.941    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.579     8.644    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.011    11.779    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.303 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.303    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.247ns  (logic 5.521ns (36.213%)  route 9.725ns (63.787%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          1.677     2.133    A1/Q[5]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.152     2.285 f  A1/RED_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.652     2.937    A1/RED_OBUF[3]_inst_i_54_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.354     3.291 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=6, routed)           1.031     4.322    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.332     4.654 r  A1/BLUE_OBUF[1]_inst_i_19/O
                         net (fo=5, routed)           1.047     5.701    A1/BLUE_OBUF[1]_inst_i_19_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I2_O)        0.148     5.849 r  A1/BLUE_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.797     6.645    A1/BLUE_OBUF[1]_inst_i_18_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I3_O)        0.328     6.973 f  A1/BLUE_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.795     7.769    A1/BLUE_OBUF[1]_inst_i_11_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.893 f  A1/BLUE_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.645     8.538    A1/BLUE_OBUF[1]_inst_i_5_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.662 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.082    11.743    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.247 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.247    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.146ns (54.449%)  route 0.122ns (45.551%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.122     0.268    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[10]
    SLICE_X6Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.463%)  route 0.175ns (54.537%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.175     0.321    K0/ps2_keyboard_0/R0/Q[3]
    SLICE_X6Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.108%)  route 0.146ns (43.892%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          0.146     0.287    A1/Q[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  A1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.332    A1/p_0_in__1[7]
    SLICE_X4Y71          FDCE                                         r  A1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.146ns (41.897%)  route 0.202ns (58.103%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.202     0.348    K0/ps2_keyboard_0/R0/Q[0]
    SLICE_X5Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/ACC_BALLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/ACC_BALLE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  B1/ACC_BALLE_reg/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/ACC_BALLE_reg/Q
                         net (fo=78, routed)          0.168     0.309    B1/acc_balle
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  B1/ACC_BALLE_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/ACC_BALLE_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  B1/ACC_BALLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.167ns (47.053%)  route 0.188ns (52.947%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.188     0.355    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X6Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.146ns (39.351%)  route 0.225ns (60.649%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.225     0.371    K0/ps2_keyboard_0/R0/Q[5]
    SLICE_X5Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.078     0.242    B1/cnt_reg[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.371 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.371    B1/cnt_reg[0]_i_1_n_6
    SLICE_X2Y74          FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/yRaquetteG_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[30]/C
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  R1/yRaquetteG_reg[30]/Q
                         net (fo=10, routed)          0.134     0.275    K0/Y_RAQUETTE_G[30]
    SLICE_X5Y64          LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  K0/yRaquetteG[28]_i_3/O
                         net (fo=1, routed)           0.000     0.320    K0/yRaquetteG[28]_i_3_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.386 r  K0/yRaquetteG_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    R1/yRaquetteG_reg[31]_2[2]
    SLICE_X5Y64          FDCE                                         r  R1/yRaquetteG_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE                         0.000     0.000 r  B2/VxBalle_reg[0]/C
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/VxBalle_reg[0]/Q
                         net (fo=3, routed)           0.177     0.341    B2/VxBalle_reg[0]_0[0]
    SLICE_X10Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.386 r  B2/VxBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.386    B2/VxBalle[0]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  B2/VxBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.330ns  (logic 4.349ns (32.626%)  route 8.981ns (67.374%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.859     9.463    A1/reset_g
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.587 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.919    10.506    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124    10.630 r  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.167    11.797    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124    11.921 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.035    14.957    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.477 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.477    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.236ns  (logic 4.795ns (36.229%)  route 8.441ns (63.771%))
  Logic Levels:           4  (LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.575     9.919    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.332    10.251 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177    11.428    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.152    11.580 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.100    14.681    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    18.384 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.384    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.054ns  (logic 4.357ns (33.379%)  route 8.697ns (66.621%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.859     9.463    A1/reset_g
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.587 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.919    10.506    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124    10.630 r  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.167    11.797    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124    11.921 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.751    14.672    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.201 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.201    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.019ns  (logic 4.577ns (35.154%)  route 8.442ns (64.846%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.859     9.463    A1/reset_g
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.587 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.672    10.259    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.383 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.961    11.344    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.152    11.496 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.950    14.446    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.721    18.167 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.167    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.873ns  (logic 4.566ns (35.474%)  route 8.306ns (64.526%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.575     9.919    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.332    10.251 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177    11.428    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.966    14.518    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.021 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.021    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 4.353ns (34.145%)  route 8.395ns (65.855%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.859     9.463    A1/reset_g
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.587 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.672    10.259    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.383 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.961    11.344    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124    11.468 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.903    14.371    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.896 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.896    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.709ns  (logic 4.567ns (35.937%)  route 8.142ns (64.063%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.827    10.171    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.332    10.503 f  A1/BLUE_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.645    11.148    A1/BLUE_OBUF[1]_inst_i_5_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.272 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.082    14.354    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.857 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.857    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.588ns (36.149%)  route 8.104ns (63.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.575     9.919    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.332    10.251 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.177    11.428    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.763    14.316    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.840 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.840    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.463ns  (logic 4.569ns (36.665%)  route 7.893ns (63.335%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.575     9.919    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.332    10.251 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.579    10.830    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.954 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.151    14.105    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.611 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.611    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 4.588ns (37.175%)  route 7.753ns (62.825%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.627     5.148    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         3.588     9.192    K0/reset_g
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.152     9.344 f  K0/RED_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.575     9.919    A1/BLUE_OBUF[1]_inst_i_1_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.332    10.251 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.579    10.830    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.954 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.011    13.965    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.489 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.489    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.555     1.438    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.237     1.816    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X7Y78          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.343%)  route 0.270ns (65.657%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.270     1.888    A1/reset_g
    SLICE_X1Y56          FDCE                                         f  A1/countY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.343%)  route 0.270ns (65.657%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.270     1.888    A1/reset_g
    SLICE_X1Y56          FDCE                                         f  A1/countY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.343%)  route 0.270ns (65.657%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.270     1.888    A1/reset_g
    SLICE_X1Y56          FDCE                                         f  A1/countY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.333     1.951    A1/reset_g
    SLICE_X0Y58          FDCE                                         f  A1/countY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.333     1.951    A1/reset_g
    SLICE_X0Y58          FDCE                                         f  A1/countY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.333     1.951    A1/reset_g
    SLICE_X0Y58          FDCE                                         f  A1/countY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.333     1.951    A1/reset_g
    SLICE_X0Y58          FDCE                                         f  A1/countY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.333     1.951    A1/reset_g
    SLICE_X0Y58          FDCE                                         f  A1/countY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/yRaquetteG_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.141ns (23.817%)  route 0.451ns (76.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    RE0/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  RE0/G_RESET_reg/Q
                         net (fo=306, routed)         0.451     2.069    R1/reset_g
    SLICE_X5Y58          FDPE                                         f  R1/yRaquetteG_reg[4]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 1.820ns (27.459%)  route 4.809ns (72.541%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.590    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.714 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.846     5.561    K0/ps2_keyboard_0/D0/load
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.685 r  K0/ps2_keyboard_0/D0/count[4]_i_2/O
                         net (fo=1, routed)           0.821     6.506    K0/ps2_keyboard_0/D0/p_0_in[4]
    SLICE_X14Y80         LUT3 (Prop_lut3_I1_O)        0.124     6.630 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.630    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X14Y80         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.429     4.770    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X14Y80         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.408ns  (logic 1.700ns (26.529%)  route 4.708ns (73.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.691     5.742    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.866 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.542     6.408    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X9Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.429     4.770    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.700ns (26.994%)  route 4.598ns (73.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.705     5.756    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.418     6.298    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.700ns (26.994%)  route 4.598ns (73.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.705     5.756    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.418     6.298    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.700ns (26.994%)  route 4.598ns (73.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.705     5.756    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.418     6.298    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.162%)  route 4.559ns (72.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.705     5.756    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.259    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.162%)  route 4.559ns (72.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.474     4.926    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.705     5.756    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.259    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.696ns (27.736%)  route 4.420ns (72.264%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.590    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.714 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.955     5.670    K0/ps2_keyboard_0/D0/load
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.794 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.323     6.116    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X12Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.696ns (27.964%)  route 4.370ns (72.035%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.590    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.714 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.837     5.552    K0/ps2_keyboard_0/D0/load
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.676 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.391     6.066    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.696ns (27.964%)  route 4.370ns (72.035%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.590    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.714 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.837     5.552    K0/ps2_keyboard_0/D0/load
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.676 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.391     6.066    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.116%)  route 0.145ns (49.884%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.145     0.291    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.152%)  route 0.125ns (42.848%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.125     0.292    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.141%)  route 0.185ns (55.859%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.185     0.331    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.167ns (45.490%)  route 0.200ns (54.510%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.200     0.367    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.133ns (34.091%)  route 0.257ns (65.909%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.257     0.390    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.146ns (32.975%)  route 0.297ns (67.025%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.297     0.443    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.464%)  route 0.281ns (59.536%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.158     0.304    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.349 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.123     0.472    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.146ns (29.083%)  route 0.356ns (70.917%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.356     0.502    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.191ns (36.125%)  route 0.338ns (63.875%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.158     0.304    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.349 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.180     0.529    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.191ns (36.125%)  route 0.338ns (63.875%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.158     0.304    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.349 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.180     0.529    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C





