INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2020.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2020.2/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_awprot' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/design/wrapper_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'probe1' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/design/wrapper_top.sv:510]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'probe4' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/design/wrapper_top.sv:513]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:696]
WARNING: [VRFC 10-3597] non-void function 'write_cfg_info_to_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-3597] non-void function 'write_bdr_ld_data_to_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-3597] non-void function 'device_bdr_ld' called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-5021] port 'cl_sh_dma_wr_full' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:357]
WARNING: [VRFC 10-5021] port 'drck' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:674]
WARNING: [VRFC 10-5021] port 's_axi_awsize' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1333]
WARNING: [VRFC 10-5021] port 's_axi_awsize' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1390]
WARNING: [VRFC 10-5021] port 'c0_ddr4_app_sref_req' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1462]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-5021] port 'cl_sh_ddr_awsize' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_ddr_a_b_d_template.inc:29]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/design/wrapper_top.sv:125]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:937]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:940]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1090]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1093]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1244]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1247]
WARNING: [VRFC 10-3823] variable 'addr_m_ram' might have multiple concurrent drivers [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/design/matrix_data_path.sv:81]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sha3_pkg
Compiling package xil_defaultlib.keccak_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTBITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DM_D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,TC...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_INIT=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_MASK=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.sh_ddr(DDR_A_PRESENT=0,DDR_B_PRE...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.nonce_gen
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.fifo_in_out(DINWIDTH=32,DOUTWIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.fifo_in_out(DOUTWIDTH=64)
Compiling architecture struct of entity xil_defaultlib.sr_reg [sr_reg_default]
Compiling architecture countern of entity xil_defaultlib.countern [\countern(n=5,style=1)\]
Compiling architecture nocounter of entity xil_defaultlib.keccak_fsm1 [\keccak_fsm1(mw=1088)\]
Compiling architecture struct of entity xil_defaultlib.sr_reg [\sr_reg(init='1')\]
Compiling architecture beh of entity xil_defaultlib.keccak_fsm2 [\keccak_fsm2(hs=256)\]
Compiling architecture countern of entity xil_defaultlib.countern [\countern(style=1)\]
Compiling architecture beh of entity xil_defaultlib.sha3_fsm3 [sha3_fsm3_default]
Compiling architecture struct of entity xil_defaultlib.keccak_control [\keccak_control(hs=256)\]
Compiling architecture struct of entity xil_defaultlib.keccak_bytepad [keccak_bytepad_default]
Compiling architecture behavioral of entity xil_defaultlib.sipo [\sipo(n=1088,m=64)\]
Compiling architecture struct of entity xil_defaultlib.regn [\regn(n=1600,init=(others=>'0'))...]
Compiling architecture keccak_cons of entity xil_defaultlib.keccak_cons [keccak_cons_default]
Compiling architecture mrogawski_round of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture behavioral of entity xil_defaultlib.piso [\piso(n=256,m=64)\]
Compiling architecture struct of entity xil_defaultlib.keccak_datapath [\keccak_datapath(b=1088,hs=256,v...]
Compiling architecture structure of entity xil_defaultlib.keccak_top [\keccak_top(hs=256)\]
Compiling module xil_defaultlib.fsm_64to256
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.fifo_in_out(DINWIDTH=256)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.fifo_in_out(DINWIDTH=32,DEPTH=51...
Compiling module xil_defaultlib.matrix_controller
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change...
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.matrix_data_path_default
Compiling module xil_defaultlib.matrix_top
Compiling module xil_defaultlib.fsm_matrix2hash
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.fifo_in_out(DINWIDTH=256,DOUTWID...
Compiling module xil_defaultlib.heavy_hash
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.heavy_hash_blk
Compiling module xil_defaultlib.nonce_gen(NONCE_COEF=2)
Compiling module xil_defaultlib.heavy_hash_blk(NONCE_COEF=2)
Compiling module xil_defaultlib.nonce_gen(NONCE_COEF=3)
Compiling module xil_defaultlib.heavy_hash_blk(NONCE_COEF=3)
Compiling module xil_defaultlib.nonce_gen(NONCE_COEF=4)
Compiling module xil_defaultlib.heavy_hash_blk(NONCE_COEF=4)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=7)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.fifo_async(WRITE_WIDTH=256)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,CL...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.fifo_async
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.fifo_async(DEPTH=512)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.fifo_async(DEPTH=16)
Compiling module xil_defaultlib.top(BLK_CNT=4)
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.bd_a493_lut_buffer_0
Compiling module xil_defaultlib.bd_a493_xsdbm_0
Compiling module xil_defaultlib.bd_a493
Compiling module xil_defaultlib.cl_debug_bridge
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.ila_vio_counter
Compiling module xil_defaultlib.cl_hello_world
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Built simulation snapshot tb
