-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition"

-- DATE "09/09/2021 14:17:11"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	nios IS
    PORT (
	uart0_txd : OUT std_logic;
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	reset_reset_n : IN std_logic;
	clk_clk : IN std_logic;
	uart0_rxd : IN std_logic
	);
END nios;

-- Design Ports Information
-- uart0_txd	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk_clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- uart0_rxd	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF nios IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_uart0_txd : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_uart0_rxd : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|Add1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~64_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~9_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~11_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~13_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~15_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~17_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~19_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~21_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~24\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~23_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter[8]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[20]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~6_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~10_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|baud_clk_en~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|packet_in_progress~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[13]~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|Equal0~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|Equal0~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|Equal0~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wren~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[20]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[1]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[31]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[24]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[14]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|always4~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~10_combout\ : std_logic;
SIGNAL \onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[4]~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[3]~4_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[3]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~24_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[8]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28]~24_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[7]~14_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~18_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[2]~19_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[2]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~38_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~39_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~42_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[26]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~35_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_char_ready~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~74_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~10\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[3]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[2]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|control_reg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \clk_clk~combout\ : std_logic;
SIGNAL \clk_clk~clkctrl_outclk\ : std_logic;
SIGNAL \cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \cmd_xbar_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \uart_0_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|uav_read~combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_st~regout\ : std_logic;
SIGNAL \nios2_qsys_0|d_write_nxt~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~8_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld~regout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read~regout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|packet_in_progress~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter~8_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~70_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result~32_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_exception~regout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_break~regout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_valid~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_valid~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[5]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~68_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[5]~17_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[7]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_new_inst~regout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[10]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[14]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[16]~24_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \rsp_xbar_demux_003|src1_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[0]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[0]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[19]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[21]~20_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[17]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[27]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17]~22_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[24]~14_combout\ : std_logic;
SIGNAL \rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[31]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[30]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[20]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20]~20_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[28]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[31]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[31]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[30]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[30]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[30]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[17]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[30]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[29]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[27]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[25]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[22]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[21]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[19]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[17]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[16]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[15]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[13]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[6]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[10]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[8]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[29]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[29]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~76_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[29]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[28]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[28]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[28]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[23]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[19]~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[11]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[27]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~78_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[27]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[26]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[26]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[26]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[26]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[25]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[25]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[24]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[23]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[24]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[24]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[23]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[23]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[23]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[22]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[20]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[22]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[20]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[18]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[18]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[14]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[15]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[15]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[15]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[13]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[16]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[16]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[17]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[18]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[18]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~70_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[18]~23_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[17]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[17]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[17]~26_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[13]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[11]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15]~10_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[15]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[12]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[12]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12]~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[12]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[9]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[0]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[7]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|Equal2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart0_rxd~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rxd_edge~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~16_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~18_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~1_cout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~3\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~5\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~7\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~9\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~11\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~12_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Equal0~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~15_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~13\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~14_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~10_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~15\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~16_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~14_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Equal0~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|always2~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~4_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~12_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Add0~8_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter~11_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|Equal0~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_clk_en~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|baud_clk_en~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|always4~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|do_start_rx~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|got_new_char~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~10_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|Equal3~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|Equal0~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[6]~11_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[8]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[7]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[5]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[7]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[7]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[6]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[6]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[6]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[4]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10]~17_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_logic~regout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[4]~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[7]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~13_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[7]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[1]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[1]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[1]~38_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|framing_error~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|framing_error~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|framing_error~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[1]~7_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~6_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[1]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[9]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~9_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[9]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[1]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[1]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal133~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[9]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~60_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[15]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[15]~3_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \addr_router|Equal2~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|src1_valid~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|rx_overrun~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|break_detect~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_rx|break_detect~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_overrun~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|qualified_irq~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|irq~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie~regout\ : std_logic;
SIGNAL \nios2_qsys_0|D_iw[12]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[14]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[14]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[14]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[14]~4_combout\ : std_logic;
SIGNAL \addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[3]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[12]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~26_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[0]~16_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[0]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[5]~22_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data~21_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data[5]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[32]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[16]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[25]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[19]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[21]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[21]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[22]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_cmp_result~regout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\ : std_logic;
SIGNAL \addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_valid~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_valid~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending~regout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~3_combout\ : std_logic;
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \rsp_xbar_demux_003|src0_valid~combout\ : std_logic;
SIGNAL \rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read~regout\ : std_logic;
SIGNAL \cmd_xbar_demux|src1_valid~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ : std_logic;
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[2]~2_combout\ : std_logic;
SIGNAL \addr_router|Equal3~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|src_valid~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_crst~regout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg~regout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg~regout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[11]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|WideOr1~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|WideOr1~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \uart_0_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \uart_0_s1_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|tx_ready~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data[1]~feeder_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|WideOr0~combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|pre_txd~regout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|txd~0_combout\ : std_logic;
SIGNAL \uart_0|the_nios_uart_0_tx|txd~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \uart_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sysid_qsys_0_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_tx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|F_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cmd_xbar_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux|src_data\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_rx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cmd_xbar_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_003|src_data\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_002|src_data\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_data\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sysid_qsys_0_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cmd_xbar_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_0|the_nios_uart_0_tx|ALT_INV_txd~regout\ : std_logic;
SIGNAL \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_reset_reset_n~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;

BEGIN

uart0_txd <= ww_uart0_txd;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_reset_reset_n <= reset_reset_n;
ww_clk_clk <= clk_clk;
ww_uart0_rxd <= uart0_rxd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cmd_xbar_mux|src_payload~6_combout\ & 
\cmd_xbar_mux|src_payload~5_combout\ & \cmd_xbar_mux|src_payload~22_combout\ & \cmd_xbar_mux|src_payload~24_combout\ & \cmd_xbar_mux|src_payload~23_combout\ & \cmd_xbar_mux|src_payload~25_combout\ & \cmd_xbar_mux|src_payload~26_combout\ & 
\cmd_xbar_mux|src_payload~17_combout\ & \cmd_xbar_mux|src_payload~13_combout\ & \cmd_xbar_mux|src_payload~12_combout\ & \cmd_xbar_mux|src_payload~18_combout\ & \cmd_xbar_mux|src_payload~2_combout\ & \cmd_xbar_mux|src_payload~3_combout\ & 
\cmd_xbar_mux|src_payload~4_combout\ & \cmd_xbar_mux|src_payload~1_combout\ & \cmd_xbar_mux|src_payload~0_combout\);

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(23) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(22) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(21) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(20) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(19) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(18) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(17) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(16) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(7) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(6) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(5) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(4) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(3) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(2) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(1) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cmd_xbar_mux|src_data\(45) & \cmd_xbar_mux|src_data\(44) & 
\cmd_xbar_mux|src_data\(43) & \cmd_xbar_mux|src_data\(42) & \cmd_xbar_mux|src_data\(41) & \cmd_xbar_mux|src_data\(40) & \cmd_xbar_mux|src_data\(39) & \cmd_xbar_mux|src_data\(38));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\cmd_xbar_mux|src_data\(34) & 
\cmd_xbar_mux|src_data\(32));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~0_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~1_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios2_qsys_0|W_rf_wr_data[31]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[29]~29_combout\ & 
\nios2_qsys_0|W_rf_wr_data[28]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~32_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[24]~33_combout\ & 
\nios2_qsys_0|W_rf_wr_data[23]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[19]~22_combout\ & 
\nios2_qsys_0|W_rf_wr_data[18]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[14]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[13]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~11_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[9]~1_combout\ & 
\nios2_qsys_0|W_rf_wr_data[8]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[4]~7_combout\ & 
\nios2_qsys_0|W_rf_wr_data[3]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~2_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~0_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(26) & \nios2_qsys_0|D_iw\(25) & \nios2_qsys_0|D_iw\(24) & \nios2_qsys_0|D_iw\(23) & \nios2_qsys_0|D_iw\(22));

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios2_qsys_0|W_rf_wr_data[31]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[29]~29_combout\ & 
\nios2_qsys_0|W_rf_wr_data[28]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~32_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[24]~33_combout\ & 
\nios2_qsys_0|W_rf_wr_data[23]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[19]~22_combout\ & 
\nios2_qsys_0|W_rf_wr_data[18]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[14]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[13]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~11_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[9]~1_combout\ & 
\nios2_qsys_0|W_rf_wr_data[8]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[4]~7_combout\ & 
\nios2_qsys_0|W_rf_wr_data[3]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~2_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~0_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(31) & \nios2_qsys_0|D_iw\(30) & \nios2_qsys_0|D_iw\(29) & \nios2_qsys_0|D_iw\(28) & \nios2_qsys_0|D_iw\(27));

\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~2_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~3_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~4_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~5_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~6_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~7_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~8_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~9_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~10_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~11_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~12_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~13_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~14_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~15_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~16_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~17_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~18_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & 
\cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~19_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~20_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~21_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~22_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~23_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~24_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~25_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~26_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\cmd_xbar_mux|src_payload~31_combout\ & 
\cmd_xbar_mux|src_payload~30_combout\ & \cmd_xbar_mux|src_payload~29_combout\ & \cmd_xbar_mux|src_payload~28_combout\ & \cmd_xbar_mux|src_payload~27_combout\ & \cmd_xbar_mux|src_payload~9_combout\ & \cmd_xbar_mux|src_payload~8_combout\ & 
\cmd_xbar_mux|src_payload~7_combout\ & \cmd_xbar_mux|src_payload~14_combout\ & \cmd_xbar_mux|src_payload~15_combout\ & \cmd_xbar_mux|src_payload~20_combout\ & \cmd_xbar_mux|src_payload~19_combout\ & \cmd_xbar_mux|src_payload~16_combout\ & 
\cmd_xbar_mux|src_payload~21_combout\ & \cmd_xbar_mux|src_payload~10_combout\ & \cmd_xbar_mux|src_payload~11_combout\);

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(31) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(30) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(29) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(28) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(27) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(26) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(25) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(24) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(15) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(14) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(13) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(12) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(11) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(10) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(9) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cmd_xbar_mux|src_data\(45) & \cmd_xbar_mux|src_data\(44) & 
\cmd_xbar_mux|src_data\(43) & \cmd_xbar_mux|src_data\(42) & \cmd_xbar_mux|src_data\(41) & \cmd_xbar_mux|src_data\(40) & \cmd_xbar_mux|src_data\(39) & \cmd_xbar_mux|src_data\(38));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\cmd_xbar_mux|src_data\(35) & 
\cmd_xbar_mux|src_data\(33));

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~27_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~28_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~29_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~30_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \cmd_xbar_mux_001|src_payload~31_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(49) & \cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45)
& \cmd_xbar_mux_001|src_data\(44) & \cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\auto_hub|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|clr_reg~regout\);

\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\clk_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_clk~combout\);

\auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|shadow_jsm|state\(0));
\uart_0|the_nios_uart_0_tx|ALT_INV_txd~regout\ <= NOT \uart_0|the_nios_uart_0_tx|txd~regout\;
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_qsys_0|av_ld_rshift8~1_combout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|shadow_jsm|state\(3);
\ALT_INV_reset_reset_n~combout\ <= NOT \reset_reset_n~combout\;
\rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\;

-- Location: LCCOMB_X31_Y18_N16
\nios2_qsys_0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & ((\nios2_qsys_0|E_src1\(0)) # (GND)))
-- \nios2_qsys_0|Add1~1\ = CARRY((\nios2_qsys_0|E_src1\(0)) # (!\nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add1~0_combout\,
	cout => \nios2_qsys_0|Add1~1\);

-- Location: LCCOMB_X31_Y18_N20
\nios2_qsys_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~4_combout\ = ((\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|Add1~3\)))) # (GND)
-- \nios2_qsys_0|Add1~5\ = CARRY((\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|E_src1\(2) & !\nios2_qsys_0|Add1~3\)) # (!\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|E_src1\(2)) # (!\nios2_qsys_0|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(2),
	datab => \nios2_qsys_0|E_src1\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~3\,
	combout => \nios2_qsys_0|Add1~4_combout\,
	cout => \nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X31_Y18_N22
\nios2_qsys_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~6_combout\ = (\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|Add1~5\ & VCC)))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- ((\nios2_qsys_0|Add1~5\) # (GND))) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add1~5\))))
-- \nios2_qsys_0|Add1~7\ = CARRY((\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|E_src2\(3) & !\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3)) # (!\nios2_qsys_0|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~5\,
	combout => \nios2_qsys_0|Add1~6_combout\,
	cout => \nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X32_Y18_N24
\nios2_qsys_0|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~8_combout\ = ((\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|E_src2\(4) $ (!\nios2_qsys_0|Add2~7\)))) # (GND)
-- \nios2_qsys_0|Add2~9\ = CARRY((\nios2_qsys_0|E_src1\(4) & ((\nios2_qsys_0|E_src2\(4)) # (!\nios2_qsys_0|Add2~7\))) # (!\nios2_qsys_0|E_src1\(4) & (\nios2_qsys_0|E_src2\(4) & !\nios2_qsys_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|E_src2\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~7\,
	combout => \nios2_qsys_0|Add2~8_combout\,
	cout => \nios2_qsys_0|Add2~9\);

-- Location: LCCOMB_X31_Y18_N30
\nios2_qsys_0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~14_combout\ = (\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|Add1~13\ & VCC)))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & 
-- ((\nios2_qsys_0|Add1~13\) # (GND))) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add1~13\))))
-- \nios2_qsys_0|Add1~15\ = CARRY((\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|E_src2\(7) & !\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7)) # (!\nios2_qsys_0|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(7),
	datab => \nios2_qsys_0|E_src2\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~13\,
	combout => \nios2_qsys_0|Add1~14_combout\,
	cout => \nios2_qsys_0|Add1~15\);

-- Location: LCCOMB_X31_Y17_N6
\nios2_qsys_0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~22_combout\ = (\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src2\(11) & (\nios2_qsys_0|Add1~21\ & VCC)))) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & 
-- ((\nios2_qsys_0|Add1~21\) # (GND))) # (!\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|Add1~21\))))
-- \nios2_qsys_0|Add1~23\ = CARRY((\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|E_src2\(11) & !\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11)) # (!\nios2_qsys_0|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(11),
	datab => \nios2_qsys_0|E_src2\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~21\,
	combout => \nios2_qsys_0|Add1~22_combout\,
	cout => \nios2_qsys_0|Add1~23\);

-- Location: LCCOMB_X31_Y17_N8
\nios2_qsys_0|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (\nios2_qsys_0|Add1~23\)))) # (GND)
-- \nios2_qsys_0|Add1~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((!\nios2_qsys_0|Add1~23\) # (!\nios2_qsys_0|E_src2\(12)))) # (!\nios2_qsys_0|E_src1\(12) & (!\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~23\,
	combout => \nios2_qsys_0|Add1~24_combout\,
	cout => \nios2_qsys_0|Add1~25\);

-- Location: LCCOMB_X32_Y18_N28
\nios2_qsys_0|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~12_combout\ = ((\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|E_src2\(6) $ (!\nios2_qsys_0|Add2~11\)))) # (GND)
-- \nios2_qsys_0|Add2~13\ = CARRY((\nios2_qsys_0|E_src1\(6) & ((\nios2_qsys_0|E_src2\(6)) # (!\nios2_qsys_0|Add2~11\))) # (!\nios2_qsys_0|E_src1\(6) & (\nios2_qsys_0|E_src2\(6) & !\nios2_qsys_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|E_src2\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~11\,
	combout => \nios2_qsys_0|Add2~12_combout\,
	cout => \nios2_qsys_0|Add2~13\);

-- Location: LCCOMB_X32_Y17_N0
\nios2_qsys_0|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~16_combout\ = ((\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|E_src2\(8) $ (!\nios2_qsys_0|Add2~15\)))) # (GND)
-- \nios2_qsys_0|Add2~17\ = CARRY((\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|E_src2\(8)) # (!\nios2_qsys_0|Add2~15\))) # (!\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|E_src2\(8) & !\nios2_qsys_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(8),
	datab => \nios2_qsys_0|E_src2\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~15\,
	combout => \nios2_qsys_0|Add2~16_combout\,
	cout => \nios2_qsys_0|Add2~17\);

-- Location: LCCOMB_X32_Y17_N2
\nios2_qsys_0|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~18_combout\ = (\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|Add2~17\ & VCC)) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add2~17\)))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- (!\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|Add2~17\) # (GND)))))
-- \nios2_qsys_0|Add2~19\ = CARRY((\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|E_src1\(9) & !\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src2\(9) & ((!\nios2_qsys_0|Add2~17\) # (!\nios2_qsys_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(9),
	datab => \nios2_qsys_0|E_src1\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~17\,
	combout => \nios2_qsys_0|Add2~18_combout\,
	cout => \nios2_qsys_0|Add2~19\);

-- Location: LCCOMB_X32_Y17_N4
\nios2_qsys_0|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~20_combout\ = ((\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|E_src2\(10) $ (!\nios2_qsys_0|Add2~19\)))) # (GND)
-- \nios2_qsys_0|Add2~21\ = CARRY((\nios2_qsys_0|E_src1\(10) & ((\nios2_qsys_0|E_src2\(10)) # (!\nios2_qsys_0|Add2~19\))) # (!\nios2_qsys_0|E_src1\(10) & (\nios2_qsys_0|E_src2\(10) & !\nios2_qsys_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(10),
	datab => \nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~19\,
	combout => \nios2_qsys_0|Add2~20_combout\,
	cout => \nios2_qsys_0|Add2~21\);

-- Location: LCCOMB_X32_Y17_N10
\nios2_qsys_0|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~26_combout\ = (\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|Add2~25\ & VCC)) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add2~25\)))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- (!\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|Add2~25\) # (GND)))))
-- \nios2_qsys_0|Add2~27\ = CARRY((\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|E_src1\(13) & !\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src2\(13) & ((!\nios2_qsys_0|Add2~25\) # (!\nios2_qsys_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(13),
	datab => \nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~25\,
	combout => \nios2_qsys_0|Add2~26_combout\,
	cout => \nios2_qsys_0|Add2~27\);

-- Location: LCCOMB_X32_Y17_N12
\nios2_qsys_0|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~28_combout\ = ((\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|E_src1\(14) $ (!\nios2_qsys_0|Add2~27\)))) # (GND)
-- \nios2_qsys_0|Add2~29\ = CARRY((\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14)) # (!\nios2_qsys_0|Add2~27\))) # (!\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|E_src1\(14) & !\nios2_qsys_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|E_src1\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~27\,
	combout => \nios2_qsys_0|Add2~28_combout\,
	cout => \nios2_qsys_0|Add2~29\);

-- Location: LCCOMB_X32_Y17_N14
\nios2_qsys_0|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~30_combout\ = (\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|Add2~29\ & VCC)) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add2~29\)))) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & 
-- (!\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|Add2~29\) # (GND)))))
-- \nios2_qsys_0|Add2~31\ = CARRY((\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|E_src2\(15) & !\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((!\nios2_qsys_0|Add2~29\) # (!\nios2_qsys_0|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(15),
	datab => \nios2_qsys_0|E_src2\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~29\,
	combout => \nios2_qsys_0|Add2~30_combout\,
	cout => \nios2_qsys_0|Add2~31\);

-- Location: M4K_X17_Y13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000100020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_mc82:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0_combout\,
	portbrewe => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	portadatain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X20_Y16_N13
\uart_0|the_nios_uart_0_tx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~9_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(0));

-- Location: LCFF_X20_Y16_N15
\uart_0|the_nios_uart_0_tx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~11_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(1));

-- Location: LCFF_X20_Y16_N17
\uart_0|the_nios_uart_0_tx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~13_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(2));

-- Location: LCFF_X20_Y16_N19
\uart_0|the_nios_uart_0_tx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~15_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(3));

-- Location: LCFF_X20_Y16_N21
\uart_0|the_nios_uart_0_tx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~17_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(4));

-- Location: LCFF_X20_Y16_N23
\uart_0|the_nios_uart_0_tx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~19_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(5));

-- Location: LCFF_X20_Y16_N25
\uart_0|the_nios_uart_0_tx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~21_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(6));

-- Location: LCFF_X20_Y16_N27
\uart_0|the_nios_uart_0_tx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~23_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(7));

-- Location: LCFF_X20_Y16_N29
\uart_0|the_nios_uart_0_tx|baud_rate_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|baud_rate_counter[8]~25_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart_0|the_nios_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(8));

-- Location: M4K_X17_Y20
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y15
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aig1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X41_Y16
\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_9ig1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X32_Y15_N15
\nios2_qsys_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[20]~3_combout\,
	sdata => \nios2_qsys_0|D_iw\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(20));

-- Location: LCCOMB_X31_Y17_N16
\nios2_qsys_0|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (\nios2_qsys_0|Add1~31\)))) # (GND)
-- \nios2_qsys_0|Add1~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((!\nios2_qsys_0|Add1~31\) # (!\nios2_qsys_0|E_src2\(16)))) # (!\nios2_qsys_0|E_src1\(16) & (!\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~31\,
	combout => \nios2_qsys_0|Add1~32_combout\,
	cout => \nios2_qsys_0|Add1~33\);

-- Location: LCCOMB_X31_Y17_N18
\nios2_qsys_0|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~34_combout\ = (\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|Add1~33\) # (GND))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & 
-- (\nios2_qsys_0|Add1~33\ & VCC)) # (!\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\))))
-- \nios2_qsys_0|Add1~35\ = CARRY((\nios2_qsys_0|E_src2\(17) & ((!\nios2_qsys_0|Add1~33\) # (!\nios2_qsys_0|E_src1\(17)))) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(17),
	datab => \nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~33\,
	combout => \nios2_qsys_0|Add1~34_combout\,
	cout => \nios2_qsys_0|Add1~35\);

-- Location: LCCOMB_X31_Y17_N20
\nios2_qsys_0|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|Add1~35\)))) # (GND)
-- \nios2_qsys_0|Add1~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((!\nios2_qsys_0|Add1~35\) # (!\nios2_qsys_0|E_src2\(18)))) # (!\nios2_qsys_0|E_src1\(18) & (!\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~35\,
	combout => \nios2_qsys_0|Add1~36_combout\,
	cout => \nios2_qsys_0|Add1~37\);

-- Location: LCCOMB_X31_Y17_N22
\nios2_qsys_0|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~38_combout\ = (\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|Add1~37\ & VCC)))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & 
-- ((\nios2_qsys_0|Add1~37\) # (GND))) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add1~37\))))
-- \nios2_qsys_0|Add1~39\ = CARRY((\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|E_src2\(19) & !\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19)) # (!\nios2_qsys_0|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~37\,
	combout => \nios2_qsys_0|Add1~38_combout\,
	cout => \nios2_qsys_0|Add1~39\);

-- Location: LCCOMB_X31_Y17_N26
\nios2_qsys_0|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~42_combout\ = (\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|Add1~41\) # (GND))))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- (\nios2_qsys_0|Add1~41\ & VCC)) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\))))
-- \nios2_qsys_0|Add1~43\ = CARRY((\nios2_qsys_0|E_src2\(21) & ((!\nios2_qsys_0|Add1~41\) # (!\nios2_qsys_0|E_src1\(21)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|E_src1\(21) & !\nios2_qsys_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~41\,
	combout => \nios2_qsys_0|Add1~42_combout\,
	cout => \nios2_qsys_0|Add1~43\);

-- Location: LCCOMB_X31_Y17_N28
\nios2_qsys_0|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|Add1~43\)))) # (GND)
-- \nios2_qsys_0|Add1~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((!\nios2_qsys_0|Add1~43\) # (!\nios2_qsys_0|E_src2\(22)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~43\,
	combout => \nios2_qsys_0|Add1~44_combout\,
	cout => \nios2_qsys_0|Add1~45\);

-- Location: LCCOMB_X31_Y17_N30
\nios2_qsys_0|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~46_combout\ = (\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|Add1~45\) # (GND))))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & 
-- (\nios2_qsys_0|Add1~45\ & VCC)) # (!\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|Add1~45\))))
-- \nios2_qsys_0|Add1~47\ = CARRY((\nios2_qsys_0|E_src2\(23) & ((!\nios2_qsys_0|Add1~45\) # (!\nios2_qsys_0|E_src1\(23)))) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|E_src1\(23) & !\nios2_qsys_0|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(23),
	datab => \nios2_qsys_0|E_src1\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~45\,
	combout => \nios2_qsys_0|Add1~46_combout\,
	cout => \nios2_qsys_0|Add1~47\);

-- Location: LCCOMB_X31_Y16_N8
\nios2_qsys_0|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~56_combout\ = ((\nios2_qsys_0|E_src1\(28) $ (\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|Add1~55\)))) # (GND)
-- \nios2_qsys_0|Add1~57\ = CARRY((\nios2_qsys_0|E_src1\(28) & ((!\nios2_qsys_0|Add1~55\) # (!\nios2_qsys_0|E_src2\(28)))) # (!\nios2_qsys_0|E_src1\(28) & (!\nios2_qsys_0|E_src2\(28) & !\nios2_qsys_0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(28),
	datab => \nios2_qsys_0|E_src2\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~55\,
	combout => \nios2_qsys_0|Add1~56_combout\,
	cout => \nios2_qsys_0|Add1~57\);

-- Location: LCCOMB_X31_Y16_N10
\nios2_qsys_0|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~58_combout\ = (\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|Add1~57\) # (GND))))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & 
-- (\nios2_qsys_0|Add1~57\ & VCC)) # (!\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|Add1~57\))))
-- \nios2_qsys_0|Add1~59\ = CARRY((\nios2_qsys_0|E_src2\(29) & ((!\nios2_qsys_0|Add1~57\) # (!\nios2_qsys_0|E_src1\(29)))) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|E_src1\(29) & !\nios2_qsys_0|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(29),
	datab => \nios2_qsys_0|E_src1\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~57\,
	combout => \nios2_qsys_0|Add1~58_combout\,
	cout => \nios2_qsys_0|Add1~59\);

-- Location: LCCOMB_X31_Y16_N14
\nios2_qsys_0|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add1~61\ & VCC)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add1~61\) # (GND))) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\))))
-- \nios2_qsys_0|Add1~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31)) # (!\nios2_qsys_0|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~61\,
	combout => \nios2_qsys_0|Add1~62_combout\,
	cout => \nios2_qsys_0|Add1~63\);

-- Location: LCCOMB_X32_Y17_N16
\nios2_qsys_0|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (!\nios2_qsys_0|Add2~31\)))) # (GND)
-- \nios2_qsys_0|Add2~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((\nios2_qsys_0|E_src2\(16)) # (!\nios2_qsys_0|Add2~31\))) # (!\nios2_qsys_0|E_src1\(16) & (\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~31\,
	combout => \nios2_qsys_0|Add2~32_combout\,
	cout => \nios2_qsys_0|Add2~33\);

-- Location: LCCOMB_X32_Y17_N18
\nios2_qsys_0|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~34_combout\ = (\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & (\nios2_qsys_0|Add2~33\ & VCC)) # (!\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add2~33\)))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & 
-- (!\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|Add2~33\) # (GND)))))
-- \nios2_qsys_0|Add2~35\ = CARRY((\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src2\(17) & ((!\nios2_qsys_0|Add2~33\) # (!\nios2_qsys_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(17),
	datab => \nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~33\,
	combout => \nios2_qsys_0|Add2~34_combout\,
	cout => \nios2_qsys_0|Add2~35\);

-- Location: LCCOMB_X32_Y17_N22
\nios2_qsys_0|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~38_combout\ = (\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|Add2~37\ & VCC)) # (!\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|Add2~37\)))) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & 
-- (!\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|Add2~37\) # (GND)))))
-- \nios2_qsys_0|Add2~39\ = CARRY((\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|E_src1\(19) & !\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src2\(19) & ((!\nios2_qsys_0|Add2~37\) # (!\nios2_qsys_0|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(19),
	datab => \nios2_qsys_0|E_src1\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~37\,
	combout => \nios2_qsys_0|Add2~38_combout\,
	cout => \nios2_qsys_0|Add2~39\);

-- Location: LCCOMB_X32_Y17_N24
\nios2_qsys_0|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~40_combout\ = ((\nios2_qsys_0|E_src2\(20) $ (\nios2_qsys_0|E_src1\(20) $ (!\nios2_qsys_0|Add2~39\)))) # (GND)
-- \nios2_qsys_0|Add2~41\ = CARRY((\nios2_qsys_0|E_src2\(20) & ((\nios2_qsys_0|E_src1\(20)) # (!\nios2_qsys_0|Add2~39\))) # (!\nios2_qsys_0|E_src2\(20) & (\nios2_qsys_0|E_src1\(20) & !\nios2_qsys_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(20),
	datab => \nios2_qsys_0|E_src1\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~39\,
	combout => \nios2_qsys_0|Add2~40_combout\,
	cout => \nios2_qsys_0|Add2~41\);

-- Location: LCCOMB_X32_Y17_N26
\nios2_qsys_0|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~42_combout\ = (\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & (\nios2_qsys_0|Add2~41\ & VCC)) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add2~41\)))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- (!\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|Add2~41\) # (GND)))))
-- \nios2_qsys_0|Add2~43\ = CARRY((\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|E_src1\(21) & !\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src2\(21) & ((!\nios2_qsys_0|Add2~41\) # (!\nios2_qsys_0|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~41\,
	combout => \nios2_qsys_0|Add2~42_combout\,
	cout => \nios2_qsys_0|Add2~43\);

-- Location: LCCOMB_X32_Y17_N28
\nios2_qsys_0|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (!\nios2_qsys_0|Add2~43\)))) # (GND)
-- \nios2_qsys_0|Add2~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((\nios2_qsys_0|E_src2\(22)) # (!\nios2_qsys_0|Add2~43\))) # (!\nios2_qsys_0|E_src1\(22) & (\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~43\,
	combout => \nios2_qsys_0|Add2~44_combout\,
	cout => \nios2_qsys_0|Add2~45\);

-- Location: LCCOMB_X32_Y17_N30
\nios2_qsys_0|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~46_combout\ = (\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|Add2~45\ & VCC)) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add2~45\)))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & 
-- (!\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|Add2~45\) # (GND)))))
-- \nios2_qsys_0|Add2~47\ = CARRY((\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|E_src2\(23) & !\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((!\nios2_qsys_0|Add2~45\) # (!\nios2_qsys_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(23),
	datab => \nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~45\,
	combout => \nios2_qsys_0|Add2~46_combout\,
	cout => \nios2_qsys_0|Add2~47\);

-- Location: LCCOMB_X32_Y16_N6
\nios2_qsys_0|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~54_combout\ = (\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & (\nios2_qsys_0|Add2~53\ & VCC)) # (!\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add2~53\)))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & 
-- (!\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|Add2~53\) # (GND)))))
-- \nios2_qsys_0|Add2~55\ = CARRY((\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|E_src1\(27) & !\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src2\(27) & ((!\nios2_qsys_0|Add2~53\) # (!\nios2_qsys_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~53\,
	combout => \nios2_qsys_0|Add2~54_combout\,
	cout => \nios2_qsys_0|Add2~55\);

-- Location: LCCOMB_X32_Y16_N10
\nios2_qsys_0|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~58_combout\ = (\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|Add2~57\ & VCC)) # (!\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|Add2~57\)))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & 
-- (!\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|Add2~57\) # (GND)))))
-- \nios2_qsys_0|Add2~59\ = CARRY((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|E_src1\(29) & !\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src2\(29) & ((!\nios2_qsys_0|Add2~57\) # (!\nios2_qsys_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(29),
	datab => \nios2_qsys_0|E_src1\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~57\,
	combout => \nios2_qsys_0|Add2~58_combout\,
	cout => \nios2_qsys_0|Add2~59\);

-- Location: LCCOMB_X32_Y16_N12
\nios2_qsys_0|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~60_combout\ = ((\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|E_src1\(30) $ (!\nios2_qsys_0|Add2~59\)))) # (GND)
-- \nios2_qsys_0|Add2~61\ = CARRY((\nios2_qsys_0|E_src2\(30) & ((\nios2_qsys_0|E_src1\(30)) # (!\nios2_qsys_0|Add2~59\))) # (!\nios2_qsys_0|E_src2\(30) & (\nios2_qsys_0|E_src1\(30) & !\nios2_qsys_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(30),
	datab => \nios2_qsys_0|E_src1\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~59\,
	combout => \nios2_qsys_0|Add2~60_combout\,
	cout => \nios2_qsys_0|Add2~61\);

-- Location: LCCOMB_X32_Y16_N14
\nios2_qsys_0|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~62_combout\ = (\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|E_arith_src1\(31) & (\nios2_qsys_0|Add2~61\ & VCC)) # (!\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|Add2~61\)))) # (!\nios2_qsys_0|E_arith_src2\(31) & 
-- ((\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|Add2~61\) # (GND)))))
-- \nios2_qsys_0|Add2~63\ = CARRY((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|E_arith_src1\(31) & !\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & ((!\nios2_qsys_0|Add2~61\) # (!\nios2_qsys_0|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src2\(31),
	datab => \nios2_qsys_0|E_arith_src1\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~61\,
	combout => \nios2_qsys_0|Add2~62_combout\,
	cout => \nios2_qsys_0|Add2~63\);

-- Location: LCCOMB_X32_Y16_N16
\nios2_qsys_0|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~64_combout\ = !\nios2_qsys_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add2~63\,
	combout => \nios2_qsys_0|Add2~64_combout\);

-- Location: LCFF_X27_Y17_N23
\nios2_qsys_0|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	sdata => \nios2_qsys_0|E_src2\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_cnt\(2));

-- Location: LCFF_X27_Y17_N25
\nios2_qsys_0|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	sdata => \nios2_qsys_0|E_src2\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_cnt\(3));

-- Location: LCFF_X27_Y17_N27
\nios2_qsys_0|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\,
	sdata => \nios2_qsys_0|E_src2\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X20_Y16_N12
\uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~9_combout\ = \uart_0|the_nios_uart_0_tx|baud_rate_counter\(0) $ (VCC)
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\ = CARRY(\uart_0|the_nios_uart_0_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~9_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\);

-- Location: LCCOMB_X20_Y16_N14
\uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~11_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(1) & (\uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\ & VCC)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(1) & 
-- (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\ = CARRY((!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(1) & !\uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[0]~10\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~11_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\);

-- Location: LCCOMB_X20_Y16_N16
\uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~13_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(2) & ((GND) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\))) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(2) & 
-- (\uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\ $ (GND)))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\ = CARRY((\uart_0|the_nios_uart_0_tx|baud_rate_counter\(2)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[1]~12\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~13_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\);

-- Location: LCCOMB_X20_Y16_N18
\uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~15_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(3) & (\uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\ & VCC)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(3) & 
-- (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\ = CARRY((!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(3) & !\uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[2]~14\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~15_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\);

-- Location: LCCOMB_X20_Y16_N20
\uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~17_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(4) & ((GND) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\))) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(4) & 
-- (\uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\ $ (GND)))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\ = CARRY((\uart_0|the_nios_uart_0_tx|baud_rate_counter\(4)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[3]~16\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~17_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\);

-- Location: LCCOMB_X20_Y16_N22
\uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~19_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(5) & (\uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\ & VCC)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(5) & 
-- (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\ = CARRY((!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(5) & !\uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[4]~18\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~19_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\);

-- Location: LCCOMB_X20_Y16_N24
\uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~21_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(6) & ((GND) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\))) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(6) & 
-- (\uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\ $ (GND)))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\ = CARRY((\uart_0|the_nios_uart_0_tx|baud_rate_counter\(6)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[5]~20\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~21_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\);

-- Location: LCCOMB_X20_Y16_N26
\uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~23_combout\ = (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(7) & (\uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\ & VCC)) # (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(7) & 
-- (!\uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\))
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~24\ = CARRY((!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(7) & !\uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[6]~22\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~23_combout\,
	cout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~24\);

-- Location: LCCOMB_X20_Y16_N28
\uart_0|the_nios_uart_0_tx|baud_rate_counter[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|baud_rate_counter[8]~25_combout\ = \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~24\ $ (\uart_0|the_nios_uart_0_tx|baud_rate_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(8),
	cin => \uart_0|the_nios_uart_0_tx|baud_rate_counter[7]~24\,
	combout => \uart_0|the_nios_uart_0_tx|baud_rate_counter[8]~25_combout\);

-- Location: M4K_X17_Y10
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y11
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y7
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y14
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y9
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y17
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y14
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y24
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y15_N14
\nios2_qsys_0|E_src2[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[20]~3_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|E_src2[20]~3_combout\);

-- Location: LCCOMB_X27_Y17_N20
\nios2_qsys_0|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(1) & (\nios2_qsys_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(1) & (!\nios2_qsys_0|E_shift_rot_cnt[0]~6\))
-- \nios2_qsys_0|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(1) & !\nios2_qsys_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[0]~6\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[1]~8\);

-- Location: LCCOMB_X27_Y17_N22
\nios2_qsys_0|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))) # (!\nios2_qsys_0|E_shift_rot_cnt\(2) & (\nios2_qsys_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_qsys_0|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[1]~8\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X27_Y17_N24
\nios2_qsys_0|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3) & (\nios2_qsys_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(3) & (!\nios2_qsys_0|E_shift_rot_cnt[2]~10\))
-- \nios2_qsys_0|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(3) & !\nios2_qsys_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[2]~10\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X27_Y17_N26
\nios2_qsys_0|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ = \nios2_qsys_0|E_shift_rot_cnt[3]~12\ $ (\nios2_qsys_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|E_shift_rot_cnt\(4),
	cin => \nios2_qsys_0|E_shift_rot_cnt[3]~12\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: M4K_X41_Y24
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCFF_X27_Y14_N21
\nios2_qsys_0|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[6]~2_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(6));

-- Location: M4K_X17_Y12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004020000000000000100040",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_mc82:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0_combout\,
	portbrewe => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	portadatain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N20
\nios2_qsys_0|av_ld_byte1_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[6]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~5_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[6]~2_combout\);

-- Location: LCFF_X34_Y16_N25
\nios2_qsys_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[31]~7_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(31));

-- Location: LCFF_X33_Y17_N17
\nios2_qsys_0|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\,
	sdata => \nios2_qsys_0|E_src1\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(19));

-- Location: LCFF_X33_Y16_N21
\nios2_qsys_0|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\,
	sdata => \nios2_qsys_0|E_src1\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(25));

-- Location: LCFF_X33_Y16_N25
\nios2_qsys_0|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[26]~30_combout\,
	sdata => \nios2_qsys_0|E_src1\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X30_Y20_N2
\uart_0|the_nios_uart_0_rx|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~2_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(1) & (\uart_0|the_nios_uart_0_rx|Add0~1_cout\ & VCC)) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(1) & (!\uart_0|the_nios_uart_0_rx|Add0~1_cout\))
-- \uart_0|the_nios_uart_0_rx|Add0~3\ = CARRY((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(1) & !\uart_0|the_nios_uart_0_rx|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~1_cout\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~2_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~3\);

-- Location: LCCOMB_X30_Y20_N6
\uart_0|the_nios_uart_0_rx|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~6_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(3) & (\uart_0|the_nios_uart_0_rx|Add0~5\ & VCC)) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(3) & (!\uart_0|the_nios_uart_0_rx|Add0~5\))
-- \uart_0|the_nios_uart_0_rx|Add0~7\ = CARRY((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(3) & !\uart_0|the_nios_uart_0_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~5\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~6_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~7\);

-- Location: LCCOMB_X30_Y20_N10
\uart_0|the_nios_uart_0_rx|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~10_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(5) & (\uart_0|the_nios_uart_0_rx|Add0~9\ & VCC)) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(5) & (!\uart_0|the_nios_uart_0_rx|Add0~9\))
-- \uart_0|the_nios_uart_0_rx|Add0~11\ = CARRY((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(5) & !\uart_0|the_nios_uart_0_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~9\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~10_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~11\);

-- Location: LCFF_X12_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCFF_X16_Y13_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X21_Y16_N12
\uart_0|the_nios_uart_0_tx|pre_txd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|pre_txd~1_combout\ = (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & 
-- (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & !\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datad => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	combout => \uart_0|the_nios_uart_0_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X26_Y16_N4
\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\ = (!\uart_0_s1_translator|wait_latency_counter\(1) & (!\nios2_qsys_0_data_master_translator|write_accepted~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ & 
-- \cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|wait_latency_counter\(1),
	datab => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCFF_X16_Y13_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X19_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X16_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X16_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X20_Y16_N3
\uart_0|the_nios_uart_0_tx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|Equal0~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|baud_clk_en~regout\);

-- Location: LCCOMB_X21_Y16_N10
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\uart_0|the_nios_uart_0_tx|baud_clk_en~regout\ & (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & 
-- !\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_clk_en~regout\,
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCFF_X22_Y16_N7
\uart_0|the_nios_uart_0_regs|tx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[5]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(5));

-- Location: LCFF_X24_Y16_N7
\uart_0|the_nios_uart_0_regs|tx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[3]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(3));

-- Location: LCFF_X24_Y16_N13
\uart_0|the_nios_uart_0_regs|tx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(2));

-- Location: LCCOMB_X24_Y18_N18
\cmd_xbar_mux_003|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_valid~0_combout\ = (\addr_router|Equal2~1_combout\ & (!\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc\(3) & \nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \nios2_qsys_0|F_pc\(4),
	datac => \nios2_qsys_0|F_pc\(3),
	datad => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \cmd_xbar_mux_003|src_valid~0_combout\);

-- Location: LCFF_X23_Y17_N21
\cmd_xbar_mux_003|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_003|packet_in_progress~regout\);

-- Location: LCCOMB_X32_Y18_N12
\nios2_qsys_0|E_logic_result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[4]~2_combout\ = (\nios2_qsys_0|E_src1\(4) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(4)))))) # (!\nios2_qsys_0|E_src1\(4) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(4)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(4),
	combout => \nios2_qsys_0|E_logic_result[4]~2_combout\);

-- Location: LCCOMB_X30_Y18_N10
\nios2_qsys_0|F_pc_no_crst_nxt[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[13]~0_combout\ = (\nios2_qsys_0|R_ctrl_break~regout\) # ((!\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & \nios2_qsys_0|F_pc_plus_one[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datac => \nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	datad => \nios2_qsys_0|R_ctrl_break~regout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[13]~0_combout\);

-- Location: LCFF_X33_Y15_N23
\nios2_qsys_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[14]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(14));

-- Location: LCFF_X23_Y17_N9
\uart_0_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y17_N20
\addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal1~1_combout\ = (\addr_router_001|Equal1~0_combout\) # (!\nios2_qsys_0|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \addr_router_001|Equal1~0_combout\,
	combout => \addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y15_N18
\cmd_xbar_demux_001|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~1_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & (\addr_router_001|src_channel[1]~0_combout\ & !\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \addr_router_001|src_channel[1]~0_combout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X26_Y18_N26
\addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~2_combout\ = (\nios2_qsys_0|F_pc\(10)) # ((!\nios2_qsys_0|F_pc\(9)) # (!\addr_router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \addr_router|Equal1~0_combout\,
	datac => \nios2_qsys_0|F_pc\(9),
	combout => \addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y18_N2
\nios2_qsys_0_instruction_master_translator|read_accepted~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- !\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X24_Y18_N20
\nios2_qsys_0_instruction_master_translator|read_accepted~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\ = (\nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\ & ((\addr_router|Equal2~1_combout\) # ((\nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ & 
-- \cmd_xbar_demux|src1_valid~2_combout\)))) # (!\nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\ & (\nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ & (\cmd_xbar_demux|src1_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\,
	datac => \cmd_xbar_demux|src1_valid~2_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\);

-- Location: LCCOMB_X24_Y18_N14
\nios2_qsys_0_instruction_master_translator|read_accepted~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~5_combout\ = (\nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\) # ((\cmd_xbar_mux|saved_grant\(0) & (!\addr_router|Equal1~2_combout\ & 
-- !\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\,
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \addr_router|Equal1~2_combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~5_combout\);

-- Location: LCCOMB_X26_Y17_N4
\nios2_qsys_0_data_master_translator|uav_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|uav_write~0_combout\ = (!\nios2_qsys_0_data_master_translator|write_accepted~regout\ & \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	combout => \nios2_qsys_0_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X23_Y17_N12
\uart_0_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|wait_latency_counter~2_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & ((\cmd_xbar_mux_003|src_data\(55)) # ((\cmd_xbar_mux_003|saved_grant\(1) & 
-- \nios2_qsys_0_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \cmd_xbar_mux_003|src_data\(55),
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \uart_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X23_Y17_N6
\uart_0_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|wait_latency_counter~3_combout\ = (\uart_0_s1_translator|wait_latency_counter~2_combout\ & (\cmd_xbar_mux_003|WideOr1~combout\ & !\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|wait_latency_counter~2_combout\,
	datac => \cmd_xbar_mux_003|WideOr1~combout\,
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X19_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X16_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X16_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X13_Y13_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X19_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCCOMB_X20_Y16_N4
\uart_0|the_nios_uart_0_tx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|Equal0~0_combout\ = (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(0) & (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(1) & (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(2) & 
-- !\uart_0|the_nios_uart_0_tx|baud_rate_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(0),
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(1),
	datac => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(2),
	datad => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(3),
	combout => \uart_0|the_nios_uart_0_tx|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y16_N6
\uart_0|the_nios_uart_0_tx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|Equal0~1_combout\ = (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(6) & (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(7) & (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(4) & 
-- !\uart_0|the_nios_uart_0_tx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(6),
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(7),
	datac => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(4),
	datad => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(5),
	combout => \uart_0|the_nios_uart_0_tx|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y16_N2
\uart_0|the_nios_uart_0_tx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|Equal0~2_combout\ = (\uart_0|the_nios_uart_0_tx|Equal0~1_combout\ & (\uart_0|the_nios_uart_0_tx|Equal0~0_combout\ & !\uart_0|the_nios_uart_0_tx|baud_rate_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|Equal0~1_combout\,
	datac => \uart_0|the_nios_uart_0_tx|Equal0~0_combout\,
	datad => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(8),
	combout => \uart_0|the_nios_uart_0_tx|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y17_N30
\cmd_xbar_mux_003|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~5_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & \nios2_qsys_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_003|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(3),
	combout => \cmd_xbar_mux_003|src_payload~5_combout\);

-- Location: LCCOMB_X25_Y17_N20
\cmd_xbar_mux_003|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~6_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & \nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \cmd_xbar_mux_003|src_payload~6_combout\);

-- Location: LCFF_X35_Y16_N21
\nios2_qsys_0|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_wr_dst_reg~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X38_Y16_N8
\nios2_qsys_0|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wren~combout\ = ((\nios2_qsys_0|W_valid~regout\ & \nios2_qsys_0|R_wr_dst_reg~regout\)) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_valid~regout\,
	datac => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \nios2_qsys_0|R_wr_dst_reg~regout\,
	combout => \nios2_qsys_0|W_rf_wren~combout\);

-- Location: LCFF_X24_Y13_N3
\uart_0_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X24_Y13_N2
\nios2_qsys_0|F_iw[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~2_combout\ = (\rsp_xbar_demux_003|src0_valid~combout\ & ((\uart_0_s1_translator|av_readdata_pre\(4)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))) # 
-- (!\rsp_xbar_demux_003|src0_valid~combout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_003|src0_valid~combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(4),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|F_iw[4]~2_combout\);

-- Location: LCFF_X24_Y16_N27
\uart_0_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y16_N26
\nios2_qsys_0|F_iw[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~4_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # ((\uart_0_s1_translator|av_readdata_pre\(3) & \rsp_xbar_demux_003|src0_valid~combout\)))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (((\uart_0_s1_translator|av_readdata_pre\(3) & \rsp_xbar_demux_003|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datac => \uart_0_s1_translator|av_readdata_pre\(3),
	datad => \rsp_xbar_demux_003|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[3]~4_combout\);

-- Location: LCCOMB_X35_Y17_N24
\nios2_qsys_0|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~1_combout\ = (\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~1_combout\);

-- Location: LCCOMB_X35_Y15_N20
\nios2_qsys_0|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ = (\nios2_qsys_0|D_iw\(11) & (((\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(15))))) # (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(14) $ (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X35_Y15_N24
\nios2_qsys_0|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ = (\nios2_qsys_0|D_iw\(11)) # ((\nios2_qsys_0|D_iw\(15) $ (!\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal101~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X35_Y15_N2
\nios2_qsys_0|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ = ((\nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ & (!\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\))) # (!\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\,
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X30_Y15_N18
\nios2_qsys_0|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~3_combout\ = (\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(15) & !\nios2_qsys_0|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|Equal101~3_combout\);

-- Location: LCCOMB_X35_Y15_N6
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios2_qsys_0|D_iw\(15)) # ((!\nios2_qsys_0|Equal101~0_combout\) # (!\nios2_qsys_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCFF_X36_Y17_N17
\nios2_qsys_0|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_logic_op_raw[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_compare_op\(0));

-- Location: LCCOMB_X29_Y17_N22
\nios2_qsys_0|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~0_combout\ = (!\nios2_qsys_0|E_logic_result[4]~2_combout\ & (!\nios2_qsys_0|E_logic_result[3]~1_combout\ & (!\nios2_qsys_0|E_logic_result[15]~4_combout\ & !\nios2_qsys_0|E_logic_result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[4]~2_combout\,
	datab => \nios2_qsys_0|E_logic_result[3]~1_combout\,
	datac => \nios2_qsys_0|E_logic_result[15]~4_combout\,
	datad => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	combout => \nios2_qsys_0|Equal122~0_combout\);

-- Location: LCCOMB_X33_Y17_N12
\nios2_qsys_0|E_logic_result[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[20]~17_combout\ = (\nios2_qsys_0|E_src2\(20) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(20)))))) # (!\nios2_qsys_0|E_src2\(20) & ((\nios2_qsys_0|E_src1\(20) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(20) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(20),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(20),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[20]~17_combout\);

-- Location: LCCOMB_X32_Y18_N4
\nios2_qsys_0|E_logic_result[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[1]~21_combout\ = (\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(1)))))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(1)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(1),
	combout => \nios2_qsys_0|E_logic_result[1]~21_combout\);

-- Location: LCCOMB_X32_Y18_N6
\nios2_qsys_0|E_logic_result[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~22_combout\ = (\nios2_qsys_0|R_logic_op\(0) & (\nios2_qsys_0|E_src2\(0) & \nios2_qsys_0|E_src1\(0))) # (!\nios2_qsys_0|R_logic_op\(0) & (!\nios2_qsys_0|E_src2\(0) & !\nios2_qsys_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src2\(0),
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|E_logic_result[0]~22_combout\);

-- Location: LCCOMB_X30_Y16_N2
\nios2_qsys_0|E_logic_result[31]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[31]~26_combout\ = (\nios2_qsys_0|E_src2\(31) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(31)))))) # (!\nios2_qsys_0|E_src2\(31) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(31)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(31),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(31),
	combout => \nios2_qsys_0|E_logic_result[31]~26_combout\);

-- Location: LCCOMB_X30_Y16_N12
\nios2_qsys_0|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~7_combout\ = (!\nios2_qsys_0|E_logic_result[29]~28_combout\ & (!\nios2_qsys_0|E_logic_result[17]~25_combout\ & (!\nios2_qsys_0|E_logic_result[30]~27_combout\ & !\nios2_qsys_0|E_logic_result[31]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[29]~28_combout\,
	datab => \nios2_qsys_0|E_logic_result[17]~25_combout\,
	datac => \nios2_qsys_0|E_logic_result[30]~27_combout\,
	datad => \nios2_qsys_0|E_logic_result[31]~26_combout\,
	combout => \nios2_qsys_0|Equal122~7_combout\);

-- Location: LCCOMB_X33_Y16_N10
\nios2_qsys_0|E_logic_result[24]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[24]~32_combout\ = (\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(24)))))) # (!\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(24)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(24),
	datad => \nios2_qsys_0|E_src1\(24),
	combout => \nios2_qsys_0|E_logic_result[24]~32_combout\);

-- Location: LCCOMB_X32_Y16_N22
\nios2_qsys_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src1\(31) = \nios2_qsys_0|E_invert_arith_src_msb~regout\ $ (\nios2_qsys_0|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_invert_arith_src_msb~regout\,
	datac => \nios2_qsys_0|E_src1\(31),
	combout => \nios2_qsys_0|E_arith_src1\(31));

-- Location: LCCOMB_X27_Y17_N16
\nios2_qsys_0|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~1_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3)) # (\nios2_qsys_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => \nios2_qsys_0|E_shift_rot_cnt\(4),
	combout => \nios2_qsys_0|E_stall~1_combout\);

-- Location: LCCOMB_X27_Y16_N12
\nios2_qsys_0|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ = (\nios2_qsys_0|d_read~regout\ & ((!\rsp_xbar_mux_001|WideOr1~0_combout\) # (!\rsp_xbar_mux_001|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \nios2_qsys_0|d_read~regout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X34_Y17_N6
\nios2_qsys_0|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ = (!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(12) & !\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X34_Y18_N28
\nios2_qsys_0|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|D_iw\(16) & (!\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(16) & ((\nios2_qsys_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X34_Y17_N16
\nios2_qsys_0|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & ((\nios2_qsys_0|D_iw\(2)) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ & \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\,
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X35_Y17_N8
\nios2_qsys_0|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ = (\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~4_combout\)) # (!\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|Equal2~6_combout\,
	datac => \nios2_qsys_0|Equal2~1_combout\,
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X34_Y17_N10
\nios2_qsys_0|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~10_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ & !\nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_force_xor~10_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X35_Y17_N20
\nios2_qsys_0|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ = (\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|Equal2~0_combout\) # ((!\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~0_combout\,
	datad => \nios2_qsys_0|Equal2~6_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X33_Y15_N22
\nios2_qsys_0|R_src2_lo[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[14]~7_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(20))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \nios2_qsys_0|D_iw\(20),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios2_qsys_0|R_src2_lo[14]~7_combout\);

-- Location: LCCOMB_X24_Y19_N6
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\nios2_qsys_0|d_read~regout\ & (!\nios2_qsys_0_data_master_translator|read_accepted~regout\ & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~regout\,
	datab => \nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X24_Y18_N10
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & \cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCFF_X24_Y18_N29
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X24_Y15_N6
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\nios2_qsys_0_data_master_translator|read_accepted~1_combout\ & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \nios2_qsys_0_instruction_master_translator|uav_read~combout\)))) # (!\nios2_qsys_0_data_master_translator|read_accepted~1_combout\ & (\cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|read_accepted~1_combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCFF_X25_Y19_N25
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X25_Y19_N24
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|saved_grant\(1),
	datac => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X24_Y15_N12
\cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src1_valid~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & \addr_router_001|src_channel[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datac => \addr_router_001|src_channel[1]~0_combout\,
	combout => \cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCFF_X23_Y15_N17
\cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCFF_X26_Y18_N11
\cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCFF_X24_Y18_N17
\cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCFF_X19_Y13_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X16_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X13_Y13_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X19_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X24_Y14_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) & (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) & 
-- \nios2_qsys_0|hbreak_enabled~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \nios2_qsys_0|hbreak_enabled~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\ & \cmd_xbar_mux|src_data\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X20_Y16_N0
\uart_0|the_nios_uart_0_tx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|always4~0_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\) # ((\uart_0|the_nios_uart_0_tx|Equal0~1_combout\ & (!\uart_0|the_nios_uart_0_tx|baud_rate_counter\(8) & \uart_0|the_nios_uart_0_tx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|Equal0~1_combout\,
	datab => \uart_0|the_nios_uart_0_tx|baud_rate_counter\(8),
	datac => \uart_0|the_nios_uart_0_tx|Equal0~0_combout\,
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|always4~0_combout\);

-- Location: LCCOMB_X30_Y15_N8
\nios2_qsys_0|D_dst_regnum[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~2_combout\ = (\nios2_qsys_0|D_ctrl_crst~0_combout\ & ((\nios2_qsys_0|Equal101~2_combout\) # ((\nios2_qsys_0|Equal101~3_combout\ & !\nios2_qsys_0|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~3_combout\,
	datab => \nios2_qsys_0|Equal101~2_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X36_Y17_N24
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14) & ((\nios2_qsys_0|D_iw\(11)) # (!\nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X36_Y17_N2
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|Equal101~1_combout\ & (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4_combout\ & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4_combout\,
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X33_Y15_N6
\nios2_qsys_0|D_dst_regnum[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~5_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(26)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datac => \nios2_qsys_0|D_iw\(26),
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~5_combout\);

-- Location: LCCOMB_X35_Y16_N16
\nios2_qsys_0|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~8_combout\ = (!\nios2_qsys_0|D_dst_regnum[4]~6_combout\ & (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & ((\nios2_qsys_0|D_dst_regnum[4]~3_combout\) # (!\nios2_qsys_0|D_dst_regnum[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[1]~4_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|Equal2~8_combout\);

-- Location: LCCOMB_X33_Y15_N16
\nios2_qsys_0|D_dst_regnum[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~7_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(22))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datac => \nios2_qsys_0|D_iw\(22),
	datad => \nios2_qsys_0|D_iw\(17),
	combout => \nios2_qsys_0|D_dst_regnum[0]~7_combout\);

-- Location: LCCOMB_X33_Y15_N18
\nios2_qsys_0|D_dst_regnum[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[3]~9_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(25)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(20),
	datac => \nios2_qsys_0|D_iw\(25),
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[3]~9_combout\);

-- Location: LCCOMB_X33_Y15_N12
\nios2_qsys_0|D_dst_regnum[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~11_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(24)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(19),
	datac => \nios2_qsys_0|D_iw\(24),
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[2]~11_combout\);

-- Location: LCCOMB_X35_Y16_N18
\nios2_qsys_0|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~9_combout\ = (!\nios2_qsys_0|D_dst_regnum[3]~10_combout\ & (!\nios2_qsys_0|D_dst_regnum[2]~12_combout\ & !\nios2_qsys_0|D_dst_regnum[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[3]~10_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[2]~12_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[0]~8_combout\,
	combout => \nios2_qsys_0|Equal2~9_combout\);

-- Location: LCCOMB_X35_Y16_N20
\nios2_qsys_0|D_wr_dst_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~combout\ = (\nios2_qsys_0|D_wr_dst_reg~2_combout\ & (!\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & ((!\nios2_qsys_0|Equal2~9_combout\) # (!\nios2_qsys_0|Equal2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~8_combout\,
	datab => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datad => \nios2_qsys_0|Equal2~9_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~combout\);

-- Location: LCCOMB_X31_Y13_N16
\nios2_qsys_0|F_iw[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~6_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \nios2_qsys_0|F_iw[22]~6_combout\);

-- Location: LCCOMB_X25_Y14_N30
\nios2_qsys_0|F_iw[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & \rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & ((\rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[24]~10_combout\);

-- Location: LCFF_X22_Y16_N13
\uart_0|the_nios_uart_0_regs|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[4]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(4));

-- Location: LCCOMB_X24_Y15_N0
\onchip_memory2_0|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|wren~0_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_001|WideOr1~combout\ & 
-- \nios2_qsys_0_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X25_Y15_N8
\cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~0_combout\ = (\nios2_qsys_0|d_writedata\(4) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(4),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCFF_X24_Y16_N25
\uart_0|the_nios_uart_0_regs|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(3));

-- Location: LCFF_X26_Y14_N5
\uart_0_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N4
\nios2_qsys_0|F_iw[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~16_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\rsp_xbar_demux_003|src0_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(8))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & (\rsp_xbar_demux_003|src0_valid~combout\ & (\uart_0_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(8),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[8]~16_combout\);

-- Location: LCCOMB_X36_Y16_N20
\nios2_qsys_0|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~0_combout\ = (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X34_Y16_N20
\nios2_qsys_0|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ = (\nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ & ((\nios2_qsys_0|D_iw\(11)) # (\nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCFF_X25_Y13_N15
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X26_Y13_N12
\nios2_qsys_0|F_iw[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~21_combout\ = (\rsp_xbar_mux|src_payload~0_combout\ & ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7))))) # 
-- (!\rsp_xbar_mux|src_payload~0_combout\ & (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \nios2_qsys_0|F_iw[7]~21_combout\);

-- Location: LCFF_X26_Y15_N21
\nios2_qsys_0|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X24_Y14_N30
\nios2_qsys_0|F_iw[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~24_combout\ = (\uart_0_s1_translator|av_readdata_pre\(1) & ((\rsp_xbar_demux_003|src0_valid~combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1))))) # 
-- (!\uart_0_s1_translator|av_readdata_pre\(1) & (((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|av_readdata_pre\(1),
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|F_iw[1]~24_combout\);

-- Location: LCFF_X26_Y14_N17
\uart_0_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X26_Y14_N16
\nios2_qsys_0|F_iw[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~29_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\rsp_xbar_demux_003|src0_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(2))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & (\rsp_xbar_demux_003|src0_valid~combout\ & (\uart_0_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(2),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[2]~29_combout\);

-- Location: LCFF_X25_Y13_N27
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X29_Y14_N12
\nios2_qsys_0|F_iw[14]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~33_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & \rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \nios2_qsys_0|F_iw[14]~33_combout\);

-- Location: LCFF_X29_Y13_N25
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X29_Y13_N2
\nios2_qsys_0|F_iw[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~36_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & ((\rsp_xbar_demux|src0_valid~combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))) # 
-- (!\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|F_iw[11]~36_combout\);

-- Location: LCFF_X29_Y13_N13
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCFF_X25_Y13_N7
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X36_Y17_N16
\nios2_qsys_0|D_logic_op_raw[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[0]~0_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & ((\nios2_qsys_0|Equal2~3_combout\ & (\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal2~3_combout\ & ((\nios2_qsys_0|D_iw\(3)))))) # (!\nios2_qsys_0|Equal2~2_combout\ & 
-- (((\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_logic_op_raw[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\nios2_qsys_0|F_iw[9]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~46_combout\ = (\rsp_xbar_demux_003|src0_valid~combout\ & ((\uart_0_s1_translator|av_readdata_pre\(9)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & \rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\rsp_xbar_demux_003|src0_valid~combout\ & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_003|src0_valid~combout\,
	datab => \uart_0_s1_translator|av_readdata_pre\(9),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[9]~46_combout\);

-- Location: LCFF_X27_Y14_N27
\nios2_qsys_0|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(4));

-- Location: LCFF_X27_Y14_N29
\nios2_qsys_0|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(6));

-- Location: LCFF_X27_Y14_N23
\nios2_qsys_0|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X24_Y18_N4
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X24_Y18_N28
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\) # 
-- ((!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X25_Y19_N10
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X19_Y13_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X16_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCFF_X13_Y13_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X19_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X14_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X25_Y15_N12
\cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~2_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(1),
	combout => \cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X21_Y15_N12
\cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~5_combout\ = (\nios2_qsys_0|d_writedata\(24) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(24),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCFF_X27_Y16_N5
\nios2_qsys_0|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_byteenable\(3));

-- Location: LCCOMB_X23_Y16_N20
\cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~8_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(9),
	combout => \cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCFF_X25_Y20_N29
\uart_0|the_nios_uart_0_rx|rx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(4));

-- Location: LCCOMB_X25_Y20_N28
\uart_0|the_nios_uart_0_regs|selected_read_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~0_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(4) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(4),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~0_combout\);

-- Location: LCFF_X23_Y16_N13
\uart_0|the_nios_uart_0_regs|control_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(4));

-- Location: LCCOMB_X23_Y16_N26
\uart_0|the_nios_uart_0_regs|selected_read_data[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[4]~1_combout\ = (\uart_0|the_nios_uart_0_regs|control_reg\(4) & ((\uart_0|the_nios_uart_0_regs|Equal0~0_combout\) # ((\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & 
-- \uart_0|the_nios_uart_0_tx|tx_overrun~regout\)))) # (!\uart_0|the_nios_uart_0_regs|control_reg\(4) & (\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & (\uart_0|the_nios_uart_0_tx|tx_overrun~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(4),
	datab => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datac => \uart_0|the_nios_uart_0_tx|tx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[4]~1_combout\);

-- Location: LCCOMB_X22_Y16_N12
\uart_0|the_nios_uart_0_regs|selected_read_data[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[4]~2_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[4]~1_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~0_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(4) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|selected_read_data[4]~1_combout\,
	datab => \uart_0|the_nios_uart_0_regs|tx_data\(4),
	datac => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~0_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[4]~2_combout\);

-- Location: LCCOMB_X34_Y15_N12
\nios2_qsys_0|Equal127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~1_combout\ = (\nios2_qsys_0|D_iw\(7) & (!\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & !\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|Equal127~1_combout\);

-- Location: LCCOMB_X34_Y15_N30
\nios2_qsys_0|Equal127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~2_combout\ = (!\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & !\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|Equal127~2_combout\);

-- Location: LCCOMB_X34_Y15_N24
\nios2_qsys_0|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~regout\ & ((\nios2_qsys_0|Equal127~2_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|Equal127~2_combout\ & (\nios2_qsys_0|W_estatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal127~2_combout\,
	datab => \nios2_qsys_0|W_estatus_reg~regout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCFF_X24_Y17_N31
\uart_0|the_nios_uart_0_regs|control_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(3));

-- Location: LCFF_X25_Y17_N21
\uart_0|the_nios_uart_0_regs|control_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(2));

-- Location: LCCOMB_X25_Y16_N2
\uart_0|the_nios_uart_0_regs|qualified_irq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|qualified_irq~1_combout\ = (\uart_0|the_nios_uart_0_rx|rx_overrun~regout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(3)) # ((\uart_0|the_nios_uart_0_regs|control_reg\(2) & \uart_0|the_nios_uart_0_rx|break_detect~regout\)))) 
-- # (!\uart_0|the_nios_uart_0_rx|rx_overrun~regout\ & (\uart_0|the_nios_uart_0_regs|control_reg\(2) & ((\uart_0|the_nios_uart_0_rx|break_detect~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|rx_overrun~regout\,
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(2),
	datac => \uart_0|the_nios_uart_0_regs|control_reg\(3),
	datad => \uart_0|the_nios_uart_0_rx|break_detect~regout\,
	combout => \uart_0|the_nios_uart_0_regs|qualified_irq~1_combout\);

-- Location: LCFF_X25_Y16_N7
\uart_0|the_nios_uart_0_rx|rx_char_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|rx_char_ready~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\);

-- Location: LCFF_X25_Y20_N21
\uart_0|the_nios_uart_0_rx|rx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(3));

-- Location: LCCOMB_X25_Y20_N20
\uart_0|the_nios_uart_0_regs|selected_read_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~3_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(3) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(3),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~3_combout\);

-- Location: LCCOMB_X25_Y16_N10
\uart_0|the_nios_uart_0_regs|selected_read_data[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[3]~4_combout\ = (\uart_0|the_nios_uart_0_regs|control_reg\(3) & ((\uart_0|the_nios_uart_0_regs|Equal0~0_combout\) # ((\uart_0|the_nios_uart_0_rx|rx_overrun~regout\ & 
-- \uart_0|the_nios_uart_0_regs|Equal3~0_combout\)))) # (!\uart_0|the_nios_uart_0_regs|control_reg\(3) & (((\uart_0|the_nios_uart_0_rx|rx_overrun~regout\ & \uart_0|the_nios_uart_0_regs|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(3),
	datab => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datac => \uart_0|the_nios_uart_0_rx|rx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[3]~4_combout\);

-- Location: LCCOMB_X24_Y16_N24
\uart_0|the_nios_uart_0_regs|selected_read_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[3]~5_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[3]~4_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~3_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(3) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(3),
	datab => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|selected_read_data[3]~4_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~3_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[3]~5_combout\);

-- Location: LCFF_X24_Y16_N17
\uart_0|the_nios_uart_0_regs|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(8));

-- Location: LCCOMB_X27_Y15_N16
\cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~9_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X26_Y14_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~17_combout\ = (\rsp_xbar_demux_003|src1_valid~combout\ & ((\uart_0_s1_translator|av_readdata_pre\(2)) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))) # 
-- (!\rsp_xbar_demux_003|src1_valid~combout\ & (\rsp_xbar_demux_001|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_003|src1_valid~combout\,
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datad => \uart_0_s1_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~17_combout\);

-- Location: LCFF_X25_Y12_N11
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X29_Y14_N20
\nios2_qsys_0|F_iw[28]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~62_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \nios2_qsys_0|F_iw[28]~62_combout\);

-- Location: LCCOMB_X29_Y14_N6
\nios2_qsys_0|F_iw[29]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~64_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & ((\rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & \rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[29]~64_combout\);

-- Location: LCCOMB_X25_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7]~9_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7]~9_combout\);

-- Location: LCCOMB_X26_Y13_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\uart_0_s1_translator|av_readdata_pre\(0) & \rsp_xbar_demux_003|src1_valid~combout\)))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & (\uart_0_s1_translator|av_readdata_pre\(0) & ((\rsp_xbar_demux_003|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \uart_0_s1_translator|av_readdata_pre\(0),
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \rsp_xbar_demux_003|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout\);

-- Location: LCCOMB_X26_Y15_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~32_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\nios2_qsys_0|av_ld_byte1_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(0),
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~32_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout\);

-- Location: LCCOMB_X22_Y16_N4
\cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~12_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(0),
	combout => \cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCFF_X24_Y16_N29
\uart_0|the_nios_uart_0_regs|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[2]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(2));

-- Location: LCCOMB_X25_Y17_N26
\cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~13_combout\ = (\nios2_qsys_0|d_writedata\(2) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X22_Y15_N0
\cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~15_combout\ = (\nios2_qsys_0|d_writedata\(14) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(14),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14]~11_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14]~11_combout\);

-- Location: LCCOMB_X29_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11]~12_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11]~12_combout\);

-- Location: LCCOMB_X29_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\);

-- Location: LCCOMB_X22_Y16_N18
\cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~18_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(5),
	combout => \cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X25_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13]~16_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13]~16_combout\);

-- Location: LCCOMB_X36_Y17_N6
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(2) $ (((\nios2_qsys_0|D_iw\(5)))))) # (!\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|Equal2~1_combout\ & (\nios2_qsys_0|D_iw\(2) $ 
-- (\nios2_qsys_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|Equal2~1_combout\,
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCFF_X32_Y14_N5
\nios2_qsys_0|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[22]~66_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(22));

-- Location: LCFF_X32_Y14_N11
\nios2_qsys_0|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[21]~67_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(21));

-- Location: LCFF_X32_Y14_N27
\nios2_qsys_0|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[19]~69_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(19));

-- Location: LCFF_X33_Y14_N7
\nios2_qsys_0|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[31]~74_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(31));

-- Location: LCCOMB_X24_Y13_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~23_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\uart_0_s1_translator|av_readdata_pre\(4) & \rsp_xbar_demux_003|src1_valid~combout\)))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & (\uart_0_s1_translator|av_readdata_pre\(4) & ((\rsp_xbar_demux_003|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datab => \uart_0_s1_translator|av_readdata_pre\(4),
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \rsp_xbar_demux_003|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~23_combout\);

-- Location: LCCOMB_X27_Y14_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~24_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~23_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\nios2_qsys_0|av_ld_byte1_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(4),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~23_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~24_combout\);

-- Location: LCCOMB_X25_Y15_N4
\cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~23_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X29_Y14_N8
\rsp_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~4_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X29_Y14_N26
\rsp_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~5_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~4_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & \rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \rsp_xbar_mux_001|src_payload~4_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datad => \rsp_xbar_demux_001|src1_valid~combout\,
	combout => \rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X25_Y14_N12
\rsp_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~6_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & \rsp_xbar_demux_001|src1_valid~combout\)))) 
-- # (!\rsp_xbar_demux|src1_valid~combout\ & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & \rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datad => \rsp_xbar_demux_001|src1_valid~combout\,
	combout => \rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X29_Y13_N20
\rsp_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~9_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X26_Y14_N8
\rsp_xbar_mux_001|src_data[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[8]~4_combout\ = (\rsp_xbar_demux_003|src1_valid~combout\ & ((\uart_0_s1_translator|av_readdata_pre\(8)) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8))))) # 
-- (!\rsp_xbar_demux_003|src1_valid~combout\ & (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_003|src1_valid~combout\,
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(8),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \rsp_xbar_mux_001|src_data[8]~4_combout\);

-- Location: LCCOMB_X22_Y16_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~25_combout\ = (\uart_0_s1_translator|av_readdata_pre\(6) & ((\rsp_xbar_demux_003|src1_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & \rsp_xbar_demux_001|src1_valid~combout\)))) # 
-- (!\uart_0_s1_translator|av_readdata_pre\(6) & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & \rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|av_readdata_pre\(6),
	datab => \rsp_xbar_demux_003|src1_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datad => \rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~25_combout\);

-- Location: LCCOMB_X27_Y14_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~26_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~25_combout\) # (\nios2_qsys_0|av_ld_byte0_data_nxt[6]~35_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\nios2_qsys_0|av_ld_byte1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~25_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~35_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~26_combout\);

-- Location: LCCOMB_X26_Y14_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~27_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~27_combout\);

-- Location: LCCOMB_X26_Y14_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~28_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\rsp_xbar_demux_003|src1_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(5))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (((\rsp_xbar_demux_003|src1_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \rsp_xbar_demux_003|src1_valid~combout\,
	datad => \uart_0_s1_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~28_combout\);

-- Location: LCCOMB_X27_Y14_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~29_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~27_combout\) # (\nios2_qsys_0|av_ld_byte0_data_nxt[5]~28_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\nios2_qsys_0|av_ld_byte1_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(5),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~27_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~28_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~29_combout\);

-- Location: LCFF_X16_Y13_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X19_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X15_Y13_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCFF_X19_Y13_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X14_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X27_Y16_N4
\nios2_qsys_0|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~5_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (\nios2_qsys_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~5_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~6_combout\,
	combout => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\);

-- Location: LCCOMB_X24_Y16_N18
\uart_0|the_nios_uart_0_tx|tx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_overrun~0_combout\ = (!\uart_0_s1_translator|end_begintransfer~regout\ & \uart_0|the_nios_uart_0_tx|tx_ready~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0_s1_translator|end_begintransfer~regout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	combout => \uart_0|the_nios_uart_0_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X19_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ = (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y20_N6
\uart_0|the_nios_uart_0_rx|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|WideOr0~1_combout\ = (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # 
-- ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datad => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart_0|the_nios_uart_0_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X23_Y16_N10
\uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\uart_0_s1_translator|end_begintransfer~regout\ & (!\cmd_xbar_mux_003|src_data\(38) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \uart_0_s1_translator|end_begintransfer~regout\,
	datac => \cmd_xbar_mux_003|src_data\(38),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X25_Y16_N18
\uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1_combout\ = (\cmd_xbar_mux_003|src_data\(55) & (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0_combout\ & 
-- \cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(55),
	datab => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~0_combout\,
	datad => \cmd_xbar_mux_003|WideOr1~combout\,
	combout => \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1_combout\);

-- Location: LCCOMB_X24_Y16_N16
\uart_0|the_nios_uart_0_regs|selected_read_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data\(8) = (\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & ((\uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\) # ((\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & 
-- \uart_0|the_nios_uart_0_regs|control_reg\(8))))) # (!\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|control_reg\(8),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data\(8));

-- Location: LCCOMB_X25_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28]~24_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28]~24_combout\);

-- Location: LCCOMB_X25_Y16_N28
\uart_0|the_nios_uart_0_regs|selected_read_data[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[7]~14_combout\ = (\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ & ((\uart_0|the_nios_uart_0_regs|Equal3~0_combout\) # ((\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & 
-- \uart_0|the_nios_uart_0_regs|control_reg\(7))))) # (!\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ & (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\,
	datab => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|control_reg\(7),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[7]~14_combout\);

-- Location: LCFF_X25_Y17_N7
\uart_0|the_nios_uart_0_regs|control_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|control_reg[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(0));

-- Location: LCFF_X25_Y20_N27
\uart_0|the_nios_uart_0_rx|rx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(2));

-- Location: LCCOMB_X25_Y20_N26
\uart_0|the_nios_uart_0_regs|selected_read_data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~18_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(2) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(2),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~18_combout\);

-- Location: LCCOMB_X25_Y16_N14
\uart_0|the_nios_uart_0_regs|selected_read_data[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[2]~19_combout\ = (\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & ((\uart_0|the_nios_uart_0_rx|break_detect~regout\) # ((\uart_0|the_nios_uart_0_regs|control_reg\(2) & 
-- \uart_0|the_nios_uart_0_regs|Equal0~0_combout\)))) # (!\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & (\uart_0|the_nios_uart_0_regs|control_reg\(2) & (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(2),
	datac => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|break_detect~regout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[2]~19_combout\);

-- Location: LCCOMB_X24_Y16_N28
\uart_0|the_nios_uart_0_regs|selected_read_data[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[2]~20_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[2]~19_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~18_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(2) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(2),
	datab => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|selected_read_data[2]~19_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~18_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[2]~20_combout\);

-- Location: LCCOMB_X33_Y18_N16
\nios2_qsys_0|E_alu_result[23]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~33_combout\ = (\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|W_alu_result[17]~16_combout\) # ((\nios2_qsys_0|Add1~46_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|Add1~46_combout\,
	datad => \nios2_qsys_0|Add2~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~33_combout\);

-- Location: LCCOMB_X33_Y18_N28
\nios2_qsys_0|E_alu_result[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~35_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|E_shift_rot_result\(22))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[22]~15_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(22),
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|E_logic_result[22]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~35_combout\);

-- Location: LCCOMB_X33_Y18_N14
\nios2_qsys_0|E_alu_result[22]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~36_combout\ = (\nios2_qsys_0|E_alu_result[22]~35_combout\ & (((\nios2_qsys_0|Add1~44_combout\) # (\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|E_alu_result[22]~35_combout\ & 
-- (\nios2_qsys_0|Add2~44_combout\ & ((!\nios2_qsys_0|W_alu_result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[22]~35_combout\,
	datab => \nios2_qsys_0|Add2~44_combout\,
	datac => \nios2_qsys_0|Add1~44_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~36_combout\);

-- Location: LCCOMB_X30_Y16_N16
\nios2_qsys_0|E_alu_result[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~37_combout\ = (\nios2_qsys_0|W_alu_result[17]~17_combout\ & (((\nios2_qsys_0|Add1~42_combout\) # (\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|Add2~42_combout\ & ((!\nios2_qsys_0|W_alu_result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~42_combout\,
	datab => \nios2_qsys_0|Add1~42_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~37_combout\);

-- Location: LCCOMB_X30_Y16_N18
\nios2_qsys_0|E_alu_result[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~38_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[21]~37_combout\ & (\nios2_qsys_0|E_shift_rot_result\(21))) # (!\nios2_qsys_0|E_alu_result[21]~37_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[21]~16_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[21]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|E_alu_result[21]~37_combout\,
	datad => \nios2_qsys_0|E_logic_result[21]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~38_combout\);

-- Location: LCCOMB_X30_Y13_N0
\rsp_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~17_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X31_Y14_N10
\rsp_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~18_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~17_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \rsp_xbar_mux_001|src_payload~0_combout\,
	datad => \rsp_xbar_mux_001|src_payload~17_combout\,
	combout => \rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X33_Y17_N20
\nios2_qsys_0|E_alu_result[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~39_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\) # (\nios2_qsys_0|E_logic_result[20]~17_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & 
-- (\nios2_qsys_0|Add2~40_combout\ & (!\nios2_qsys_0|W_alu_result[17]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|Add2~40_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|E_logic_result[20]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~39_combout\);

-- Location: LCCOMB_X24_Y14_N22
\rsp_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~19_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X31_Y14_N12
\rsp_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~20_combout\ = (\rsp_xbar_mux_001|src_payload~19_combout\) # ((\rsp_xbar_mux_001|src_payload~0_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & \rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datab => \rsp_xbar_mux_001|src_payload~19_combout\,
	datac => \rsp_xbar_mux_001|src_payload~0_combout\,
	datad => \rsp_xbar_demux_001|src1_valid~combout\,
	combout => \rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X33_Y17_N24
\nios2_qsys_0|E_alu_result[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~41_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|Add1~38_combout\)) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|Add2~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|Add1~38_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|Add2~38_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~41_combout\);

-- Location: LCCOMB_X33_Y17_N18
\nios2_qsys_0|E_alu_result[19]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~42_combout\ = (\nios2_qsys_0|E_alu_result[19]~41_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(19)) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|E_alu_result[19]~41_combout\ & 
-- (\nios2_qsys_0|E_logic_result[19]~18_combout\ & ((\nios2_qsys_0|W_alu_result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[19]~41_combout\,
	datab => \nios2_qsys_0|E_logic_result[19]~18_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(19),
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~42_combout\);

-- Location: LCCOMB_X29_Y13_N28
\rsp_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~22_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X29_Y13_N6
\rsp_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~23_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~22_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \rsp_xbar_mux_001|src_payload~22_combout\,
	combout => \rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X30_Y16_N28
\nios2_qsys_0|E_alu_result[16]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~45_combout\ = (\nios2_qsys_0|W_alu_result[17]~17_combout\ & (((\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|W_alu_result[17]~16_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[16]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (\nios2_qsys_0|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~32_combout\,
	datab => \nios2_qsys_0|E_logic_result[16]~20_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~45_combout\);

-- Location: LCCOMB_X30_Y16_N30
\nios2_qsys_0|E_alu_result[16]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~46_combout\ = (\nios2_qsys_0|E_alu_result[16]~45_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(16)) # ((!\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|E_alu_result[16]~45_combout\ & 
-- (((\nios2_qsys_0|W_alu_result[17]~17_combout\ & \nios2_qsys_0|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|E_alu_result[16]~45_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|Add1~32_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~46_combout\);

-- Location: LCCOMB_X33_Y16_N6
\nios2_qsys_0|E_alu_result[25]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~47_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(25)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|E_logic_result[25]~24_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[25]~24_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(25),
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~47_combout\);

-- Location: LCCOMB_X30_Y16_N24
\nios2_qsys_0|E_alu_result[17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~49_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|Add1~34_combout\))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~34_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|Add1~34_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~49_combout\);

-- Location: LCCOMB_X30_Y16_N20
\nios2_qsys_0|E_alu_result[31]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~51_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(31)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|E_logic_result[31]~26_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|E_logic_result[31]~26_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(31),
	combout => \nios2_qsys_0|E_alu_result[31]~51_combout\);

-- Location: LCCOMB_X30_Y16_N22
\nios2_qsys_0|E_alu_result[31]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~52_combout\ = (\nios2_qsys_0|E_alu_result[31]~51_combout\ & ((\nios2_qsys_0|W_alu_result[17]~16_combout\) # ((\nios2_qsys_0|Add1~62_combout\)))) # (!\nios2_qsys_0|E_alu_result[31]~51_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[31]~51_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|Add1~62_combout\,
	datad => \nios2_qsys_0|Add2~62_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~52_combout\);

-- Location: LCCOMB_X29_Y14_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (((\rsp_xbar_demux|src1_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X31_Y14_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27))))) # (!\rsp_xbar_demux|src1_valid~combout\ & (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCFF_X19_Y13_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X16_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X16_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|irf_reg[1][0]~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X19_Y13_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X18_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCFF_X14_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: LCFF_X14_Y12_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X19_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X14_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X15_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCFF_X15_Y13_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X15_Y13_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCFF_X13_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X19_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) $ (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ = (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y17_N16
\nios2_qsys_0|E_shift_rot_result_nxt[19]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(20)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(18),
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\);

-- Location: LCCOMB_X33_Y16_N20
\nios2_qsys_0|E_shift_rot_result_nxt[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(26))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\);

-- Location: LCCOMB_X33_Y16_N24
\nios2_qsys_0|E_shift_rot_result_nxt[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[26]~30_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(27)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[26]~30_combout\);

-- Location: LCFF_X14_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X19_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCCOMB_X19_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X19_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X14_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCCOMB_X14_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X29_Y20_N13
\uart_0|the_nios_uart_0_rx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(3));

-- Location: LCFF_X29_Y20_N11
\uart_0|the_nios_uart_0_rx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0));

-- Location: LCFF_X14_Y12_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X15_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X14_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X13_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCFF_X13_Y12_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCFF_X13_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X14_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X14_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X14_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCFF_X14_Y12_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X29_Y20_N10
\uart_0|the_nios_uart_0_rx|baud_rate_counter~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~13_combout\ = (\uart_0|the_nios_uart_0_rx|rxd_edge~combout\) # ((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(0) & ((!\uart_0|the_nios_uart_0_rx|Equal0~0_combout\) # 
-- (!\uart_0|the_nios_uart_0_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|rxd_edge~combout\,
	datab => \uart_0|the_nios_uart_0_rx|Equal0~1_combout\,
	datac => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0),
	datad => \uart_0|the_nios_uart_0_rx|Equal0~0_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~13_combout\);

-- Location: LCCOMB_X14_Y12_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X14_Y12_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X13_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X13_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ & ((!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X14_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X13_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X13_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ & (!\auto_hub|irf_reg[1][0]~regout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X14_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X13_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X13_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ & (!\auto_hub|irf_reg[1][0]~regout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X14_Y12_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X13_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCFF_X14_Y13_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~82_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCFF_X14_Y12_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X13_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X14_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCCOMB_X14_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X14_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X14_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X14_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X14_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X14_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~82_combout\ = (\auto_hub|irf_reg[1][0]~regout\ & \auto_hub|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~82_combout\);

-- Location: LCCOMB_X14_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X24_Y18_N6
\nios2_qsys_0_instruction_master_translator|read_accepted~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\ = (\cmd_xbar_mux_003|saved_grant\(0) & (\nios2_qsys_0|F_pc\(3) & (!\nios2_qsys_0|F_pc\(4) & \cmd_xbar_demux_001|sink_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(0),
	datab => \nios2_qsys_0|F_pc\(3),
	datac => \nios2_qsys_0|F_pc\(4),
	datad => \cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~8_combout\);

-- Location: LCCOMB_X36_Y16_N28
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6_combout\ = (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|Equal101~1_combout\ & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X25_Y19_N4
\sysid_qsys_0_control_slave_translator|wait_latency_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|wait_latency_counter~7_combout\ = (\sysid_qsys_0_control_slave_translator|wait_latency_counter\(0)) # ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \sysid_qsys_0_control_slave_translator|wait_latency_counter~7_combout\);

-- Location: LCCOMB_X26_Y13_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\);

-- Location: LCCOMB_X26_Y17_N30
\nios2_qsys_0|E_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_valid~3_combout\ = (\nios2_qsys_0|R_valid~regout\) # ((\nios2_qsys_0|E_new_inst~regout\ & \nios2_qsys_0|R_ctrl_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~regout\,
	datac => \nios2_qsys_0|R_valid~regout\,
	datad => \nios2_qsys_0|R_ctrl_st~regout\,
	combout => \nios2_qsys_0|E_valid~3_combout\);

-- Location: LCCOMB_X26_Y13_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~32_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~32_combout\);

-- Location: LCCOMB_X26_Y13_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\);

-- Location: LCCOMB_X26_Y13_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\);

-- Location: LCCOMB_X26_Y14_N14
\rsp_xbar_mux_001|src_data[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[8]~5_combout\ = (\rsp_xbar_mux_001|src_data[8]~4_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \rsp_xbar_mux_001|src_data[8]~4_combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \rsp_xbar_mux_001|src_data[8]~5_combout\);

-- Location: LCCOMB_X26_Y13_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~35_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~35_combout\);

-- Location: LCCOMB_X25_Y16_N6
\uart_0|the_nios_uart_0_rx|rx_char_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|rx_char_ready~2_combout\ = (!\uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1_combout\ & ((\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\) # ((!\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) 
-- & \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datab => \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\,
	datac => \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\,
	datad => \uart_0|the_nios_uart_0_rx|rx_rd_strobe_onset~1_combout\,
	combout => \uart_0|the_nios_uart_0_rx|rx_char_ready~2_combout\);

-- Location: LCCOMB_X32_Y14_N4
\nios2_qsys_0|E_alu_result[22]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~66_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[22]~36_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[22]~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[22]~66_combout\);

-- Location: LCCOMB_X32_Y14_N10
\nios2_qsys_0|E_alu_result[21]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~67_combout\ = (\nios2_qsys_0|E_alu_result[21]~38_combout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & !\nios2_qsys_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[21]~38_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	combout => \nios2_qsys_0|E_alu_result[21]~67_combout\);

-- Location: LCCOMB_X32_Y14_N26
\nios2_qsys_0|E_alu_result[19]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~69_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[19]~42_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[19]~42_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[19]~69_combout\);

-- Location: LCCOMB_X33_Y14_N6
\nios2_qsys_0|E_alu_result[31]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~74_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[31]~52_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[31]~52_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[31]~74_combout\);

-- Location: LCCOMB_X29_Y20_N12
\uart_0|the_nios_uart_0_rx|baud_rate_counter~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~17_combout\ = (\uart_0|the_nios_uart_0_rx|Add0~6_combout\ & ((\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\)) # 
-- (!\uart_0|the_nios_uart_0_rx|Equal0~2_combout\))) # (!\uart_0|the_nios_uart_0_rx|Add0~6_combout\ & (\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ ((\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|Add0~6_combout\,
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	datad => \uart_0|the_nios_uart_0_rx|Equal0~2_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~17_combout\);

-- Location: LCCOMB_X35_Y17_N4
\nios2_qsys_0|D_ctrl_alu_force_xor~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~10_combout\ = (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X23_Y17_N20
\cmd_xbar_mux_003|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|packet_in_progress~0_combout\ = !\cmd_xbar_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|update_grant~1_combout\,
	combout => \cmd_xbar_mux_003|packet_in_progress~0_combout\);

-- Location: LCCOMB_X23_Y15_N16
\cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCCOMB_X26_Y18_N10
\cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X24_Y18_N16
\cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|packet_in_progress~0_combout\ = !\cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|update_grant~1_combout\,
	combout => \cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: JTAG_X1_Y14_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X14_Y15_N17
\auto_hub|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LCFF_X13_Y15_N25
\auto_hub|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCFF_X15_Y15_N13
\auto_hub|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[0]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCFF_X15_Y15_N11
\auto_hub|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[0]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCFF_X15_Y15_N9
\auto_hub|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[0]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCFF_X15_Y15_N7
\auto_hub|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[0]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCFF_X13_Y15_N11
\auto_hub|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X15_Y15_N6
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X15_Y15_N8
\auto_hub|hub_info_reg|word_counter[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~10\);

-- Location: LCCOMB_X15_Y15_N10
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~10\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~12\);

-- Location: LCCOMB_X15_Y15_N12
\auto_hub|hub_info_reg|word_counter[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~14\);

-- Location: LCFF_X15_Y15_N15
\auto_hub|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[0]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X15_Y15_N14
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCFF_X12_Y14_N13
\auto_hub|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LCFF_X12_Y14_N7
\auto_hub|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LCFF_X13_Y15_N15
\auto_hub|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LCFF_X12_Y16_N23
\auto_hub|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LCFF_X16_Y15_N9
\auto_hub|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X12_Y15_N10
\auto_hub|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X12_Y15_N28
\auto_hub|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo_bypass_reg~regout\,
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X12_Y15_N6
\auto_hub|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~0_combout\,
	datab => \auto_hub|tdo~1_combout\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCFF_X12_Y14_N29
\auto_hub|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X12_Y14_N12
\auto_hub|irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][2]~regout\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: LCFF_X12_Y14_N31
\auto_hub|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X12_Y14_N6
\auto_hub|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][3]~regout\,
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: LCFF_X15_Y14_N11
\auto_hub|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal0~2_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X13_Y15_N20
\auto_hub|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X13_Y15_N6
\auto_hub|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCFF_X15_Y14_N15
\auto_hub|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(1),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X13_Y15_N14
\auto_hub|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X14_Y15_N16
\auto_hub|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X12_Y16_N22
\auto_hub|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X16_Y15_N3
\auto_hub|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X14_Y15_N22
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X15_Y15_N0
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X14_Y15_N8
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X16_Y15_N8
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X15_Y15_N18
\auto_hub|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X13_Y15_N8
\auto_hub|shadow_irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X12_Y15_N24
\auto_hub|Equal6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X12_Y15_N20
\auto_hub|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X12_Y14_N28
\auto_hub|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~regout\,
	datab => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X12_Y14_N30
\auto_hub|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X13_Y14_N24
\auto_hub|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg~7_combout\);

-- Location: LCCOMB_X15_Y14_N10
\auto_hub|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCFF_X13_Y15_N5
\auto_hub|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X13_Y15_N24
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCCOMB_X14_Y15_N20
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X15_Y15_N20
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X15_Y15_N17
\auto_hub|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X16_Y15_N2
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X15_Y15_N2
\auto_hub|hub_info_reg|word_counter[0]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|word_counter[0]~15_combout\);

-- Location: LCCOMB_X15_Y15_N4
\auto_hub|hub_info_reg|word_counter[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[0]~16_combout\);

-- Location: LCCOMB_X13_Y15_N4
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X13_Y15_N10
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCCOMB_X15_Y15_N22
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X15_Y15_N25
\auto_hub|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X15_Y15_N16
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X15_Y15_N26
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X15_Y15_N24
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X15_Y15_N28
\auto_hub|hub_info_reg|WORD_SR[0]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~15_combout\);

-- Location: LCCOMB_X15_Y15_N30
\auto_hub|hub_info_reg|word_counter[0]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|hub_info_reg|word_counter[0]~15_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|word_counter[0]~19_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X13_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X13_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCCOMB_X13_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N6
\uart_0|the_nios_uart_0_regs|tx_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[5]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~3_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N6
\uart_0|the_nios_uart_0_regs|tx_data[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[3]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~5_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N12
\uart_0|the_nios_uart_0_regs|tx_data[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[2]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~6_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N6
\uart_0|the_nios_uart_0_regs|control_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|control_reg[0]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~8_combout\,
	combout => \uart_0|the_nios_uart_0_regs|control_reg[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_clk,
	combout => \clk_clk~combout\);

-- Location: CLKCTRL_G2
\clk_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y17_N18
\cmd_xbar_mux_003|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ = !\cmd_xbar_mux_003|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	combout => \cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X38_Y16_N28
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_reset_n,
	combout => \reset_reset_n~combout\);

-- Location: LCFF_X38_Y16_N29
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X38_Y16_N18
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X38_Y16_N19
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X38_Y16_N9
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \ALT_INV_reset_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G5
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X23_Y17_N19
\cmd_xbar_mux_003|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_003|saved_grant\(0));

-- Location: LCCOMB_X23_Y17_N30
\cmd_xbar_mux_003|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|update_grant~0_combout\ = (\cmd_xbar_mux_003|saved_grant\(1)) # (\cmd_xbar_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \cmd_xbar_mux_003|saved_grant\(0),
	combout => \cmd_xbar_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X23_Y18_N16
\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X23_Y18_N17
\sysid_qsys_0_control_slave_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X23_Y17_N28
\uart_0_s1_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|wait_latency_counter~5_combout\ = (\uart_0_s1_translator|wait_latency_counter~3_combout\ & ((\uart_0_s1_translator|wait_latency_counter\(1) & ((!\uart_0_s1_translator|wait_latency_counter\(0)))) # 
-- (!\uart_0_s1_translator|wait_latency_counter\(1) & (!\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & \uart_0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|wait_latency_counter~3_combout\,
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \uart_0_s1_translator|wait_latency_counter\(1),
	datad => \uart_0_s1_translator|wait_latency_counter\(0),
	combout => \uart_0_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X23_Y17_N29
\uart_0_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator|wait_latency_counter~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X23_Y17_N10
\cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~0_combout\ = (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\uart_0_s1_translator|wait_latency_counter\(1) & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- \uart_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \uart_0_s1_translator|wait_latency_counter\(1),
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \uart_0_s1_translator|wait_latency_counter\(0),
	combout => \cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X23_Y17_N22
\cmd_xbar_mux_003|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|update_grant~1_combout\ = (\cmd_xbar_mux_003|WideOr1~combout\ & (((\cmd_xbar_mux_003|update_grant~0_combout\ & \cmd_xbar_demux_001|sink_ready~0_combout\)))) # (!\cmd_xbar_mux_003|WideOr1~combout\ & 
-- (!\cmd_xbar_mux_003|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|packet_in_progress~regout\,
	datab => \cmd_xbar_mux_003|update_grant~0_combout\,
	datac => \cmd_xbar_mux_003|WideOr1~combout\,
	datad => \cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \cmd_xbar_mux_003|update_grant~1_combout\);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X13_Y16_N24
\auto_hub|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: LCFF_X13_Y16_N25
\auto_hub|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X12_Y16_N8
\auto_hub|irsr_reg[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[4]~0_combout\);

-- Location: LCCOMB_X13_Y14_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X12_Y16_N18
\auto_hub|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: LCFF_X12_Y16_N19
\auto_hub|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X13_Y16_N2
\auto_hub|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCFF_X13_Y16_N3
\auto_hub|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X12_Y16_N12
\auto_hub|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: LCFF_X12_Y16_N13
\auto_hub|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X13_Y15_N18
\auto_hub|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCFF_X13_Y15_N19
\auto_hub|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X14_Y15_N0
\auto_hub|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: LCFF_X14_Y15_N1
\auto_hub|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X14_Y15_N6
\auto_hub|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: LCFF_X14_Y15_N7
\auto_hub|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X14_Y15_N30
\auto_hub|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCFF_X14_Y15_N31
\auto_hub|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X14_Y15_N10
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X14_Y15_N11
\auto_hub|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X14_Y15_N4
\auto_hub|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: LCFF_X14_Y15_N5
\auto_hub|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X13_Y15_N12
\auto_hub|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCFF_X13_Y15_N13
\auto_hub|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X13_Y15_N22
\auto_hub|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: LCFF_X13_Y15_N23
\auto_hub|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: CLKCTRL_G0
\auto_hub|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X15_Y14_N13
\auto_hub|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X15_Y14_N28
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X15_Y14_N29
\auto_hub|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X15_Y14_N26
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X15_Y14_N27
\auto_hub|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X15_Y14_N12
\auto_hub|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y14_N6
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: LCFF_X15_Y14_N7
\auto_hub|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X15_Y14_N0
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X15_Y14_N1
\auto_hub|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LCFF_X15_Y14_N17
\auto_hub|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(5),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LCFF_X15_Y14_N19
\auto_hub|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X15_Y14_N24
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: LCFF_X15_Y14_N25
\auto_hub|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X15_Y14_N22
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X15_Y14_N23
\auto_hub|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X15_Y14_N18
\auto_hub|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X15_Y14_N30
\auto_hub|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCFF_X15_Y14_N31
\auto_hub|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal1~0_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X13_Y15_N26
\auto_hub|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X13_Y15_N27
\auto_hub|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LCCOMB_X14_Y15_N18
\auto_hub|hub_mode_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X14_Y15_N28
\auto_hub|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~0_combout\,
	datab => \auto_hub|reset_ena_reg~regout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X14_Y15_N29
\auto_hub|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[2]~5_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X14_Y15_N12
\auto_hub|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: LCFF_X14_Y15_N13
\auto_hub|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X14_Y15_N26
\auto_hub|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: LCFF_X14_Y15_N27
\auto_hub|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: CLKCTRL_G3
\auto_hub|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X12_Y16_N9
\auto_hub|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[4]~0_combout\,
	sdata => \~GND~combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X12_Y15_N4
\auto_hub|hub_mode_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal6~0_combout\,
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCFF_X12_Y15_N5
\auto_hub|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[0]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X13_Y14_N2
\auto_hub|irsr_reg[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X13_Y14_N18
\auto_hub|irsr_reg[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg~7_combout\,
	datab => \auto_hub|irsr_reg[2]~3_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X15_Y14_N20
\auto_hub|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg~8_combout\);

-- Location: LCFF_X13_Y14_N19
\auto_hub|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[3]~1_combout\,
	sdata => \auto_hub|irsr_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X13_Y14_N22
\auto_hub|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X13_Y14_N28
\auto_hub|irsr_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|irsr_reg[2]~3_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irsr_reg[0]~4_combout\);

-- Location: LCFF_X13_Y14_N23
\auto_hub|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X12_Y14_N2
\auto_hub|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X12_Y15_N14
\auto_hub|hub_mode_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X12_Y15_N2
\auto_hub|hub_mode_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal6~0_combout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X12_Y15_N12
\auto_hub|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCFF_X12_Y15_N13
\auto_hub|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[1]~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X13_Y14_N14
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][0]~1_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X12_Y14_N3
\auto_hub|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X12_Y14_N18
\auto_hub|irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][1]~regout\,
	datac => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: LCCOMB_X12_Y15_N30
\auto_hub|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X12_Y15_N16
\auto_hub|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X12_Y15_N26
\auto_hub|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCFF_X12_Y14_N19
\auto_hub|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X14_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ = ((\auto_hub|irf_reg[1][0]~regout\ & !\auto_hub|irf_reg[1][1]~regout\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X13_Y15_N0
\auto_hub|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X13_Y15_N2
\auto_hub|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|node_ena~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X13_Y15_N28
\auto_hub|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~2_combout\,
	datab => \auto_hub|node_ena~1_combout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCFF_X13_Y15_N29
\auto_hub|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X14_Y15_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|node_ena[1]~reg0_regout\ & (\auto_hub|virtual_ir_scan_reg~regout\ & 
-- \auto_hub|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X14_Y15_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X11_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X11_Y12_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X11_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X11_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X11_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X11_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X11_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X14_Y15_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|node_ena[1]~reg0_regout\ & (!\auto_hub|virtual_ir_scan_reg~regout\ & 
-- \auto_hub|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X14_Y15_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X12_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCFF_X12_Y12_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X12_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X12_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X12_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X11_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X14_Y14_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|node_ena[1]~reg0_regout\ & !\auto_hub|virtual_ir_scan_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X15_Y14_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|virtual_ir_scan_reg~regout\) # (!\auto_hub|node_ena[1]~reg0_regout\)) # 
-- (!\auto_hub|shadow_jsm|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X13_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\ = 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|irf_reg[1][0]~regout\ $ (\auto_hub|irf_reg[1][1]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: LCFF_X14_Y14_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCFF_X15_Y13_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCFF_X11_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X14_Y14_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|shadow_jsm|state\(4) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(37) & (\auto_hub|node_ena[1]~reg0_regout\ & !\auto_hub|virtual_ir_scan_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCFF_X14_Y14_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X13_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X13_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|irf_reg[1][1]~regout\ & \auto_hub|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X14_Y14_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ = (\auto_hub|node_ena[1]~reg0_regout\ & (\auto_hub|shadow_jsm|state\(3) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0) & !\auto_hub|virtual_ir_scan_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X13_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\) # ((!\auto_hub|irf_reg[1][1]~regout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X15_Y14_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ((\auto_hub|virtual_ir_scan_reg~regout\) # (!\auto_hub|node_ena[1]~reg0_regout\)) # 
-- (!\auto_hub|shadow_jsm|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCFF_X13_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: LCFF_X12_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X12_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X24_Y19_N18
\nios2_qsys_0_instruction_master_translator|uav_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|uav_read~combout\ = (!\nios2_qsys_0|i_read~regout\ & !\nios2_qsys_0_instruction_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|i_read~regout\,
	datac => \nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	combout => \nios2_qsys_0_instruction_master_translator|uav_read~combout\);

-- Location: LCCOMB_X26_Y18_N30
\cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \cmd_xbar_mux|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|arb|grant[0]~1_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N10
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\ & (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) $ 
-- (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X24_Y14_N11
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X24_Y14_N16
\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) & \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X24_Y14_N12
\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & 
-- \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datad => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X24_Y14_N13
\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y14_N0
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\) # 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X24_Y14_N1
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X24_Y14_N15
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X24_Y14_N14
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X24_Y14_N6
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\))))) # (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\);

-- Location: LCFF_X24_Y14_N7
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X26_Y13_N4
\rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux|src0_valid~combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X34_Y17_N18
\nios2_qsys_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[1]~0_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios2_qsys_0|Equal2~7_combout\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal2~7_combout\,
	combout => \nios2_qsys_0|D_logic_op[1]~0_combout\);

-- Location: LCFF_X34_Y17_N19
\nios2_qsys_0|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_logic_op[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_logic_op\(1));

-- Location: LCCOMB_X30_Y17_N20
\nios2_qsys_0|E_logic_result[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[11]~7_combout\ = (\nios2_qsys_0|E_src2\(11) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(11)))))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(11),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[11]~7_combout\);

-- Location: LCCOMB_X29_Y17_N14
\nios2_qsys_0|W_alu_result[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~7_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[11]~7_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_arith_result[11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_logic_result[11]~7_combout\,
	datad => \nios2_qsys_0|E_arith_result[11]~2_combout\,
	combout => \nios2_qsys_0|W_alu_result[11]~7_combout\);

-- Location: LCCOMB_X35_Y17_N12
\nios2_qsys_0|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_st~0_combout\ = (!\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: LCFF_X35_Y17_N13
\nios2_qsys_0|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_st~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_st~regout\);

-- Location: LCCOMB_X26_Y17_N16
\nios2_qsys_0|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_write_nxt~combout\ = (\nios2_qsys_0|E_new_inst~regout\ & ((\nios2_qsys_0|R_ctrl_st~regout\) # ((\nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ & \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\)))) # 
-- (!\nios2_qsys_0|E_new_inst~regout\ & (\nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~regout\,
	datab => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \nios2_qsys_0|R_ctrl_st~regout\,
	combout => \nios2_qsys_0|d_write_nxt~combout\);

-- Location: LCFF_X26_Y17_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_write_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\);

-- Location: LCCOMB_X26_Y18_N22
\cmd_xbar_demux_001|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~2_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(11) & 
-- !\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	combout => \cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X36_Y15_N22
\nios2_qsys_0|D_dst_regnum[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~6_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~5_combout\) # (((\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\nios2_qsys_0|Equal101~7_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[4]~5_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|Equal101~7_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~6_combout\);

-- Location: LCFF_X36_Y15_N23
\nios2_qsys_0|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_dst_regnum\(4));

-- Location: LCCOMB_X31_Y13_N18
\nios2_qsys_0|F_iw[23]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~8_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	combout => \nios2_qsys_0|F_iw[23]~8_combout\);

-- Location: LCCOMB_X24_Y15_N24
\cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = !\cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCCOMB_X25_Y14_N20
\rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~0_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- ((!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\) # (!\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))) # (!\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (((!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\) # (!\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	combout => \rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X24_Y13_N20
\rsp_xbar_mux_001|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~1_combout\ = (\uart_0_s1_translator|read_latency_shift_reg\(0) & (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\)))) # (!\uart_0_s1_translator|read_latency_shift_reg\(0) & (((!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))) # 
-- (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X27_Y16_N14
\rsp_xbar_mux_001|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~2_combout\ = (\rsp_xbar_mux_001|WideOr1~0_combout\ & \rsp_xbar_mux_001|WideOr1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \rsp_xbar_mux_001|WideOr1~1_combout\,
	combout => \rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X35_Y17_N26
\nios2_qsys_0|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld~4_combout\ = (\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(2)) # (!\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_ld~4_combout\);

-- Location: LCFF_X35_Y17_N27
\nios2_qsys_0|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_ld~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_ld~regout\);

-- Location: LCCOMB_X27_Y16_N28
\nios2_qsys_0|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_read_nxt~combout\ = (\nios2_qsys_0|E_new_inst~regout\ & ((\nios2_qsys_0|R_ctrl_ld~regout\) # ((\rsp_xbar_mux_001|WideOr1~2_combout\ & \nios2_qsys_0|d_read~regout\)))) # (!\nios2_qsys_0|E_new_inst~regout\ & 
-- (\rsp_xbar_mux_001|WideOr1~2_combout\ & (\nios2_qsys_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~regout\,
	datab => \rsp_xbar_mux_001|WideOr1~2_combout\,
	datac => \nios2_qsys_0|d_read~regout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|d_read_nxt~combout\);

-- Location: LCFF_X27_Y16_N29
\nios2_qsys_0|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_read_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_read~regout\);

-- Location: LCCOMB_X24_Y19_N16
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\cmd_xbar_mux_002|saved_grant\(1) & (\nios2_qsys_0|d_read~regout\ & !\nios2_qsys_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_002|saved_grant\(1),
	datac => \nios2_qsys_0|d_read~regout\,
	datad => \nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X24_Y19_N10
\cmd_xbar_demux_001|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src2_valid~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\addr_router_001|Equal3~0_combout\ & \addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datac => \addr_router_001|Equal3~0_combout\,
	datad => \addr_router_001|Equal2~2_combout\,
	combout => \cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X25_Y19_N8
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\)))) # 
-- (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X25_Y19_N12
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ & 
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X25_Y19_N13
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y19_N28
\cmd_xbar_mux_002|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|update_grant~0_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cmd_xbar_mux_002|saved_grant\(0)) # 
-- (\cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|saved_grant\(0),
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \cmd_xbar_mux_002|saved_grant\(1),
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X26_Y19_N24
\cmd_xbar_mux_002|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|packet_in_progress~0_combout\ = !\cmd_xbar_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \cmd_xbar_mux_002|packet_in_progress~0_combout\);

-- Location: LCFF_X26_Y19_N25
\cmd_xbar_mux_002|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_002|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_002|packet_in_progress~regout\);

-- Location: LCCOMB_X25_Y19_N14
\cmd_xbar_mux_002|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|update_grant~1_combout\ = (\cmd_xbar_mux_002|WideOr1~combout\ & (\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ & (\cmd_xbar_mux_002|update_grant~0_combout\))) # (!\cmd_xbar_mux_002|WideOr1~combout\ & 
-- (((!\cmd_xbar_mux_002|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	datab => \cmd_xbar_mux_002|update_grant~0_combout\,
	datac => \cmd_xbar_mux_002|WideOr1~combout\,
	datad => \cmd_xbar_mux_002|packet_in_progress~regout\,
	combout => \cmd_xbar_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X24_Y19_N4
\cmd_xbar_mux_002|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ = (\cmd_xbar_mux_002|update_grant~1_combout\ & ((\cmd_xbar_demux_001|src2_valid~0_combout\) # (\cmd_xbar_mux_002|src_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \cmd_xbar_mux_002|src_valid~2_combout\,
	datac => \cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X23_Y19_N1
\cmd_xbar_mux_002|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X23_Y19_N26
\cmd_xbar_mux_002|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ = !\cmd_xbar_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X23_Y19_N27
\cmd_xbar_mux_002|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X23_Y19_N0
\cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\cmd_xbar_mux_002|src_valid~2_combout\ & (((!\cmd_xbar_demux_001|src2_valid~0_combout\ & \cmd_xbar_mux_002|arb|top_priority_reg\(1))) # (!\cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|src_valid~2_combout\,
	datab => \cmd_xbar_demux_001|src2_valid~0_combout\,
	datac => \cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \cmd_xbar_mux_002|arb|top_priority_reg\(0),
	combout => \cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: LCFF_X24_Y19_N9
\cmd_xbar_mux_002|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_002|saved_grant\(0));

-- Location: LCCOMB_X24_Y19_N8
\cmd_xbar_mux_002|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|WideOr1~combout\ = (\cmd_xbar_demux_001|src2_valid~0_combout\ & ((\cmd_xbar_mux_002|saved_grant\(1)) # ((\cmd_xbar_mux_002|src_valid~2_combout\ & \cmd_xbar_mux_002|saved_grant\(0))))) # (!\cmd_xbar_demux_001|src2_valid~0_combout\ & 
-- (\cmd_xbar_mux_002|src_valid~2_combout\ & (\cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \cmd_xbar_mux_002|src_valid~2_combout\,
	datac => \cmd_xbar_mux_002|saved_grant\(0),
	datad => \cmd_xbar_mux_002|saved_grant\(1),
	combout => \cmd_xbar_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X25_Y19_N30
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\cmd_xbar_mux_002|WideOr1~combout\ & ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\cmd_xbar_mux_002|saved_grant\(0) & \nios2_qsys_0_instruction_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|saved_grant\(0),
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \cmd_xbar_mux_002|WideOr1~combout\,
	datad => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X24_Y19_N28
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\nios2_qsys_0_data_master_translator|write_accepted~regout\ & (\cmd_xbar_mux_002|saved_grant\(1) & 
-- (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datab => \cmd_xbar_mux_002|saved_grant\(1),
	datac => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X24_Y19_N2
\sysid_qsys_0_control_slave_translator|av_begintransfer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & ((\cmd_xbar_mux_002|saved_grant\(1)) # ((\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & 
-- \cmd_xbar_mux_002|saved_grant\(0))))) # (!\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & (\cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \cmd_xbar_mux_002|saved_grant\(0),
	datad => \cmd_xbar_mux_002|saved_grant\(1),
	combout => \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\);

-- Location: LCCOMB_X24_Y19_N12
\sysid_qsys_0_control_slave_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout\ = (!\sysid_qsys_0_control_slave_translator|wait_latency_counter~7_combout\ & (\cmd_xbar_mux_002|WideOr1~combout\ & 
-- (!\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ & \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter~7_combout\,
	datab => \cmd_xbar_mux_002|WideOr1~combout\,
	datac => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\,
	combout => \sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X24_Y19_N13
\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X25_Y19_N22
\sysid_qsys_0_control_slave_translator|wait_latency_counter~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|wait_latency_counter~8_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) $ (\sysid_qsys_0_control_slave_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	datab => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \sysid_qsys_0_control_slave_translator|wait_latency_counter~8_combout\);

-- Location: LCCOMB_X24_Y19_N14
\sysid_qsys_0_control_slave_translator|wait_latency_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|wait_latency_counter~6_combout\ = (!\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ & (\sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\ & 
-- (\cmd_xbar_mux_002|WideOr1~combout\ & \sysid_qsys_0_control_slave_translator|wait_latency_counter~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_begintransfer~1_combout\,
	datac => \cmd_xbar_mux_002|WideOr1~combout\,
	datad => \sysid_qsys_0_control_slave_translator|wait_latency_counter~8_combout\,
	combout => \sysid_qsys_0_control_slave_translator|wait_latency_counter~6_combout\);

-- Location: LCFF_X24_Y19_N15
\sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator|wait_latency_counter~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X25_Y19_N6
\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ = (!\sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & (\sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) $ 
-- (((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \cmd_xbar_mux_002|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \cmd_xbar_mux_002|WideOr1~combout\,
	datad => \sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	combout => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\);

-- Location: LCCOMB_X25_Y19_N0
\sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\ = (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	combout => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X25_Y19_N1
\sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X25_Y19_N26
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # ((!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	datab => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X25_Y19_N27
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X25_Y19_N18
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\))))) # (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\);

-- Location: LCFF_X25_Y19_N19
\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X24_Y13_N8
\rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~0_combout\ = (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X29_Y14_N0
\nios2_qsys_0|F_iw[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~11_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[24]~10_combout\) # ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[24]~10_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[24]~11_combout\);

-- Location: LCCOMB_X26_Y14_N10
\nios2_qsys_0|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_valid~0_combout\ = (\rsp_xbar_mux|WideOr1~combout\ & !\nios2_qsys_0|i_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux|WideOr1~combout\,
	datad => \nios2_qsys_0|i_read~regout\,
	combout => \nios2_qsys_0|F_valid~0_combout\);

-- Location: LCFF_X29_Y14_N1
\nios2_qsys_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[24]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X25_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25]~4_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25]~4_combout\);

-- Location: LCFF_X25_Y13_N23
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X30_Y13_N14
\nios2_qsys_0|F_iw[25]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~12_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \nios2_qsys_0|F_iw[25]~12_combout\);

-- Location: LCCOMB_X25_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26]~5_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26]~5_combout\);

-- Location: LCFF_X25_Y13_N9
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X31_Y13_N4
\nios2_qsys_0|F_iw[26]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~14_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \nios2_qsys_0|F_iw[26]~14_combout\);

-- Location: LCCOMB_X24_Y13_N22
\nios2_qsys_0|F_iw[20]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~70_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\) # ((!\sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[12]~0_combout\,
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|F_iw[20]~70_combout\);

-- Location: LCCOMB_X26_Y16_N18
\cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~3_combout\ = (\nios2_qsys_0|d_writedata\(3) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(3),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X23_Y14_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\ & ((\cmd_xbar_mux|src_payload~3_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \cmd_xbar_mux|src_payload~3_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X23_Y14_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X20_Y15_N16
\nios2_qsys_0|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~4_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X35_Y17_N18
\nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(3)) # (\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X31_Y15_N12
\nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X31_Y15_N13
\nios2_qsys_0|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X35_Y17_N16
\nios2_qsys_0|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~10_combout\ = (!\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(0) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~10_combout\);

-- Location: LCCOMB_X34_Y17_N14
\nios2_qsys_0|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ = ((!\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~10_combout\ & !\nios2_qsys_0|D_iw\(2)))) # (!\nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~10_combout\,
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X36_Y17_N10
\nios2_qsys_0|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~3_combout\ = (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~3_combout\);

-- Location: LCCOMB_X36_Y16_N24
\nios2_qsys_0|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~0_combout\ = (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|Equal2~2_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X36_Y16_N18
\nios2_qsys_0|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~1_combout\ = ((\nios2_qsys_0|D_iw\(12)) # ((!\nios2_qsys_0|D_iw\(14)) # (!\nios2_qsys_0|D_ctrl_break~0_combout\))) # (!\nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_ctrl_break~0_combout\,
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X36_Y16_N14
\nios2_qsys_0|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~1_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_iw\(16) $ (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X36_Y16_N16
\nios2_qsys_0|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ = (\nios2_qsys_0|D_ctrl_exception~1_combout\ & (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\nios2_qsys_0|D_ctrl_retaddr~1_combout\) # (!\nios2_qsys_0|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datac => \nios2_qsys_0|D_ctrl_retaddr~1_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X34_Y16_N6
\nios2_qsys_0|D_ctrl_force_src2_zero~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ = (\nios2_qsys_0|D_iw\(15) & ((\nios2_qsys_0|D_iw\(13) & ((!\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(16))))) # (!\nios2_qsys_0|D_iw\(15) & (!\nios2_qsys_0|D_iw\(16) & 
-- (\nios2_qsys_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X34_Y16_N22
\nios2_qsys_0|D_ctrl_force_src2_zero~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\ = (\nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\) # (((\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ & \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\)) # 
-- (!\nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCFF_X34_Y16_N23
\nios2_qsys_0|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X34_Y16_N0
\nios2_qsys_0|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo~0_combout\ = (\nios2_qsys_0|R_ctrl_hi_imm16~regout\) # (\nios2_qsys_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	combout => \nios2_qsys_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X26_Y16_N24
\cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~11_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(7),
	combout => \cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X25_Y14_N22
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\) # (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X25_Y14_N6
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) 
-- & ((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\) # (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X25_Y14_N7
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X24_Y15_N26
\cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~0_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cmd_xbar_mux_001|saved_grant\(1)) # 
-- (\cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y15_N28
\cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|WideOr1~combout\ = (\cmd_xbar_demux_001|src1_valid~0_combout\ & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_demux|src1_valid~3_combout\ & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_demux_001|src1_valid~0_combout\ & 
-- (\cmd_xbar_demux|src1_valid~3_combout\ & (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \cmd_xbar_demux|src1_valid~3_combout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X24_Y15_N14
\cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~1_combout\ = (\cmd_xbar_mux_001|WideOr1~combout\ & ((\cmd_xbar_mux_001|update_grant~0_combout\))) # (!\cmd_xbar_mux_001|WideOr1~combout\ & (!\cmd_xbar_mux_001|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datac => \cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCFF_X24_Y15_N5
\cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X29_Y18_N14
\cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(38) = (\nios2_qsys_0|W_alu_result\(2) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\nios2_qsys_0|F_pc\(0) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\nios2_qsys_0|W_alu_result\(2) & (((\nios2_qsys_0|F_pc\(0) & 
-- \cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X25_Y17_N12
\cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(39) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(3)) # ((\nios2_qsys_0|F_pc\(1) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(1) & 
-- \cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X35_Y17_N30
\nios2_qsys_0|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~6_combout\ = (\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~6_combout\);

-- Location: LCCOMB_X35_Y17_N14
\nios2_qsys_0|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~0_combout\ = (!\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~0_combout\);

-- Location: LCCOMB_X35_Y17_N10
\nios2_qsys_0|D_ctrl_logic~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~0_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|Equal2~6_combout\) # (\nios2_qsys_0|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|Equal2~6_combout\,
	datac => \nios2_qsys_0|Equal2~0_combout\,
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X33_Y14_N28
\nios2_qsys_0|E_alu_result~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result~32_combout\ = (\nios2_qsys_0|R_ctrl_br_cmp~regout\) # (\nios2_qsys_0|R_ctrl_rdctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result~32_combout\);

-- Location: LCCOMB_X24_Y13_N24
\rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~0_combout\ = (\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y14_N26
\rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src1_valid~combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X33_Y15_N24
\nios2_qsys_0|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~3_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|d_writedata[27]~3_combout\);

-- Location: LCFF_X22_Y15_N19
\nios2_qsys_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[27]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(11));

-- Location: LCCOMB_X22_Y15_N18
\cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~16_combout\ = (\nios2_qsys_0|d_writedata\(11) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(11),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X36_Y16_N4
\nios2_qsys_0|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~3_combout\ = (\nios2_qsys_0|D_ctrl_exception~2_combout\ & (((\nios2_qsys_0|D_iw\(16)) # (!\nios2_qsys_0|D_ctrl_crst~0_combout\)) # (!\nios2_qsys_0|Equal101~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~3_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X36_Y16_N22
\nios2_qsys_0|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X36_Y16_N8
\nios2_qsys_0|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~combout\ = (((\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6_combout\ & \nios2_qsys_0|D_ctrl_exception~0_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~3_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~3_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~combout\);

-- Location: LCFF_X36_Y16_N9
\nios2_qsys_0|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_exception~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_exception~regout\);

-- Location: LCCOMB_X31_Y15_N30
\nios2_qsys_0|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~1_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_ctrl_break~0_combout\ & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_ctrl_break~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: LCFF_X31_Y15_N31
\nios2_qsys_0|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_break~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_break~regout\);

-- Location: LCCOMB_X30_Y18_N0
\nios2_qsys_0|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ = ((\nios2_qsys_0|R_ctrl_exception~regout\) # (\nios2_qsys_0|R_ctrl_break~regout\)) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \nios2_qsys_0|R_ctrl_break~regout\,
	combout => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X27_Y18_N0
\nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ = \nios2_qsys_0|F_pc\(0) $ (VCC)
-- \nios2_qsys_0|F_pc_plus_one[0]~1\ = CARRY(\nios2_qsys_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X27_Y18_N2
\nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ = (\nios2_qsys_0|F_pc\(1) & (!\nios2_qsys_0|F_pc_plus_one[0]~1\)) # (!\nios2_qsys_0|F_pc\(1) & ((\nios2_qsys_0|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[1]~3\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[0]~1\) # (!\nios2_qsys_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X27_Y18_N4
\nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ = (\nios2_qsys_0|F_pc\(2) & (\nios2_qsys_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_qsys_0|F_pc\(2) & (!\nios2_qsys_0|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[2]~5\ = CARRY((\nios2_qsys_0|F_pc\(2) & !\nios2_qsys_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X27_Y18_N6
\nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ = (\nios2_qsys_0|F_pc\(3) & (!\nios2_qsys_0|F_pc_plus_one[2]~5\)) # (!\nios2_qsys_0|F_pc\(3) & ((\nios2_qsys_0|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[3]~7\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[2]~5\) # (!\nios2_qsys_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X29_Y14_N24
\nios2_qsys_0|F_iw[29]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~65_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[29]~64_combout\) # ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[29]~64_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[29]~65_combout\);

-- Location: LCFF_X29_Y14_N25
\nios2_qsys_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[29]~65_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X29_Y14_N28
\nios2_qsys_0|F_iw[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~37_combout\ = (\nios2_qsys_0|F_iw[11]~36_combout\) # (((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \rsp_xbar_mux|src_payload~0_combout\)) # (!\nios2_qsys_0|D_iw[12]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[11]~36_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[11]~37_combout\);

-- Location: LCFF_X29_Y14_N29
\nios2_qsys_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[11]~37_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X35_Y16_N8
\nios2_qsys_0|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ = (\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\);

-- Location: LCFF_X26_Y14_N11
\nios2_qsys_0|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_valid~regout\);

-- Location: LCFF_X35_Y16_N13
\nios2_qsys_0|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|D_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_valid~regout\);

-- Location: LCCOMB_X35_Y16_N4
\nios2_qsys_0|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~0_combout\ = (\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & (((\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & \nios2_qsys_0|R_valid~regout\)) # (!\nios2_qsys_0|D_iw\(11)))) # (!\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & 
-- (((\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & \nios2_qsys_0|R_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datad => \nios2_qsys_0|R_valid~regout\,
	combout => \nios2_qsys_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X35_Y16_N14
\nios2_qsys_0|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~2_combout\ = (\nios2_qsys_0|D_iw\(1)) # (!\nios2_qsys_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X36_Y16_N0
\nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ = (\nios2_qsys_0|D_iw\(1)) # ((!\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(4) & \nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X35_Y16_N22
\nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1))) # (!\nios2_qsys_0|D_iw\(0) & ((!\nios2_qsys_0|D_ctrl_b_is_dst~0_combout\))))) # (!\nios2_qsys_0|D_iw\(2) & 
-- (((\nios2_qsys_0|D_iw\(0))) # (!\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X35_Y16_N24
\nios2_qsys_0|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\) # ((\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_wr_dst_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|R_src2_use_imm~0_combout\,
	datac => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datad => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~1_combout\);

-- Location: LCFF_X35_Y16_N25
\nios2_qsys_0|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_use_imm~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_src2_use_imm~regout\);

-- Location: LCCOMB_X32_Y15_N4
\nios2_qsys_0|R_src2_lo[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[5]~16_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(11)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_lo[5]~16_combout\);

-- Location: LCFF_X32_Y15_N5
\nios2_qsys_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[5]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(5));

-- Location: LCCOMB_X32_Y18_N8
\nios2_qsys_0|E_logic_result[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[5]~12_combout\ = (\nios2_qsys_0|E_src1\(5) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(5) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[5]~12_combout\);

-- Location: LCCOMB_X33_Y18_N0
\nios2_qsys_0|W_alu_result[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[5]~13_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[5]~12_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_arith_result[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[5]~3_combout\,
	datab => \nios2_qsys_0|E_logic_result[5]~12_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[5]~13_combout\);

-- Location: LCCOMB_X34_Y18_N26
\nios2_qsys_0|E_shift_rot_result_nxt[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[3]~1_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(4)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(2),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(4),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[3]~1_combout\);

-- Location: LCCOMB_X36_Y16_N26
\nios2_qsys_0|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ = (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X36_Y16_N27
\nios2_qsys_0|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X35_Y16_N2
\nios2_qsys_0|R_src1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~36_combout\ = (!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1~36_combout\);

-- Location: LCCOMB_X25_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31]~27_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31]~27_combout\);

-- Location: LCFF_X25_Y13_N31
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31]~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X31_Y13_N26
\nios2_qsys_0|F_iw[31]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~68_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \nios2_qsys_0|F_iw[31]~68_combout\);

-- Location: LCCOMB_X34_Y16_N28
\cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~31_combout\ = (\nios2_qsys_0|d_writedata\(31) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(31),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X29_Y15_N12
\nios2_qsys_0|W_rf_wr_data[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[4]~7_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte0_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(4),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X26_Y16_N8
\nios2_qsys_0|W_rf_wr_data[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[5]~17_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte0_data\(5))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|W_alu_result\(5) & !\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(5),
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[5]~17_combout\);

-- Location: LCFF_X22_Y15_N25
\nios2_qsys_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[26]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(10));

-- Location: LCCOMB_X22_Y15_N24
\cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~21_combout\ = (\nios2_qsys_0|d_writedata\(10) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(10),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X29_Y15_N10
\nios2_qsys_0|W_rf_wr_data[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[7]~15_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte0_data\(7))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(7),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|W_alu_result\(7),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[7]~15_combout\);

-- Location: LCCOMB_X35_Y17_N22
\nios2_qsys_0|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld_signed~0_combout\ = (\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X35_Y17_N23
\nios2_qsys_0|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_ld_signed~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X31_Y14_N22
\nios2_qsys_0|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~1_combout\ = (\nios2_qsys_0|av_fill_bit~0_combout\ & \nios2_qsys_0|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	combout => \nios2_qsys_0|av_fill_bit~1_combout\);

-- Location: LCCOMB_X27_Y16_N8
\nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_qsys_0|d_read~regout\ & (\rsp_xbar_mux_001|WideOr1~2_combout\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ (\nios2_qsys_0|av_ld_align_cycle\(1))))) # (!\nios2_qsys_0|d_read~regout\ & 
-- (\nios2_qsys_0|av_ld_align_cycle\(0) $ ((\nios2_qsys_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_align_cycle\(0),
	datab => \nios2_qsys_0|d_read~regout\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \rsp_xbar_mux_001|WideOr1~2_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X27_Y16_N9
\nios2_qsys_0|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X27_Y16_N6
\nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_qsys_0|av_ld_align_cycle\(0) & (((\rsp_xbar_mux_001|WideOr1~1_combout\ & \rsp_xbar_mux_001|WideOr1~0_combout\)) # (!\nios2_qsys_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \nios2_qsys_0|d_read~regout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X27_Y16_N7
\nios2_qsys_0|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X27_Y16_N2
\nios2_qsys_0|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ = (\nios2_qsys_0|av_ld_align_cycle\(0) $ (((\nios2_qsys_0|D_iw\(4)) # (!\nios2_qsys_0|D_iw\(3))))) # (!\nios2_qsys_0|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \nios2_qsys_0|av_ld_align_cycle\(0),
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X27_Y16_N20
\nios2_qsys_0|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ & 
-- (!\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCFF_X27_Y16_N21
\nios2_qsys_0|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X27_Y14_N30
\nios2_qsys_0|av_ld_byte1_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[0]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data[8]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[8]~5_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[0]~7_combout\);

-- Location: LCCOMB_X33_Y14_N16
\nios2_qsys_0|av_ld_byte2_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~23_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[0]~7_combout\);

-- Location: LCCOMB_X26_Y16_N16
\cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(42) = (\cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(6)) # ((\cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # (!\cmd_xbar_mux|saved_grant\(1) & (\cmd_xbar_mux|saved_grant\(0) & 
-- ((\nios2_qsys_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X27_Y18_N8
\nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ = (\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_qsys_0|F_pc\(4) & (!\nios2_qsys_0|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[4]~9\ = CARRY((\nios2_qsys_0|F_pc\(4) & !\nios2_qsys_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X27_Y18_N10
\nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ = (\nios2_qsys_0|F_pc\(5) & (!\nios2_qsys_0|F_pc_plus_one[4]~9\)) # (!\nios2_qsys_0|F_pc\(5) & ((\nios2_qsys_0|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[5]~11\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[4]~9\) # (!\nios2_qsys_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X30_Y18_N4
\nios2_qsys_0|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ = (\nios2_qsys_0|R_ctrl_break~regout\) # (\nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_break~regout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X26_Y17_N6
\nios2_qsys_0|E_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_valid~2_combout\ = (\nios2_qsys_0|E_valid~3_combout\) # ((\nios2_qsys_0|E_stall~4_combout\) # ((\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ & \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~3_combout\,
	datab => \nios2_qsys_0|E_stall~4_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0|E_valid~2_combout\);

-- Location: LCFF_X26_Y17_N7
\nios2_qsys_0|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_valid~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_valid~regout\);

-- Location: LCFF_X26_Y17_N25
\nios2_qsys_0|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|R_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_new_inst~regout\);

-- Location: LCFF_X30_Y15_N29
\nios2_qsys_0|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X30_Y15_N28
\nios2_qsys_0|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_waiting_for_data~regout\ & (!\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\)) # (!\nios2_qsys_0|av_ld_waiting_for_data~regout\ & (((\nios2_qsys_0|E_new_inst~regout\ & 
-- \nios2_qsys_0|R_ctrl_ld~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datab => \nios2_qsys_0|E_new_inst~regout\,
	datac => \nios2_qsys_0|av_ld_waiting_for_data~regout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y15_N6
\nios2_qsys_0|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~3_combout\ = (\nios2_qsys_0|E_valid~regout\ & ((\nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\) # ((\nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ & !\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	datab => \nios2_qsys_0|E_valid~regout\,
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \nios2_qsys_0|E_stall~3_combout\);

-- Location: LCCOMB_X27_Y17_N18
\nios2_qsys_0|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_qsys_0|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_qsys_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[0]~6\);

-- Location: LCFF_X26_Y16_N11
\nios2_qsys_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(6));

-- Location: LCCOMB_X26_Y16_N10
\cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~10_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(6),
	combout => \cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X26_Y15_N28
\cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(44) = (\nios2_qsys_0|F_pc\(6) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8))))) # (!\nios2_qsys_0|F_pc\(6) & (((\cmd_xbar_mux_001|saved_grant\(1) & 
-- \nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(6),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X34_Y16_N4
\nios2_qsys_0|R_src2_lo[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[7]~14_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(13)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_lo[7]~14_combout\);

-- Location: LCFF_X34_Y16_N5
\nios2_qsys_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(7));

-- Location: LCCOMB_X34_Y15_N0
\nios2_qsys_0|E_src1[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[2]~0_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[2]~0_combout\);

-- Location: LCCOMB_X36_Y16_N10
\nios2_qsys_0|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~2_combout\ = (!\nios2_qsys_0|D_iw\(14) & (((!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(11))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X35_Y16_N30
\nios2_qsys_0|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~3_combout\ = (((\nios2_qsys_0|D_ctrl_retaddr~2_combout\ & \nios2_qsys_0|D_ctrl_break~0_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~3_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	datad => \nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~3_combout\);

-- Location: LCFF_X35_Y16_N31
\nios2_qsys_0|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_retaddr~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_retaddr~regout\);

-- Location: LCFF_X35_Y16_N9
\nios2_qsys_0|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_br~regout\);

-- Location: LCCOMB_X35_Y16_N12
\nios2_qsys_0|R_src1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~37_combout\ = (\nios2_qsys_0|E_valid~regout\ & ((\nios2_qsys_0|R_ctrl_br~regout\) # ((\nios2_qsys_0|R_ctrl_retaddr~regout\ & \nios2_qsys_0|R_valid~regout\)))) # (!\nios2_qsys_0|E_valid~regout\ & (\nios2_qsys_0|R_ctrl_retaddr~regout\ & 
-- (\nios2_qsys_0|R_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_retaddr~regout\,
	datac => \nios2_qsys_0|R_valid~regout\,
	datad => \nios2_qsys_0|R_ctrl_br~regout\,
	combout => \nios2_qsys_0|R_src1~37_combout\);

-- Location: LCFF_X34_Y15_N1
\nios2_qsys_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[2]~0_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(2));

-- Location: LCCOMB_X29_Y15_N26
\nios2_qsys_0|W_alu_result[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~9_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[9]~9_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|F_pc[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[9]~9_combout\,
	datab => \nios2_qsys_0|F_pc[7]~6_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[9]~9_combout\);

-- Location: LCCOMB_X30_Y17_N22
\nios2_qsys_0|E_shift_rot_result_nxt[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(9)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(7),
	datab => \nios2_qsys_0|E_shift_rot_result\(9),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\);

-- Location: LCFF_X30_Y17_N23
\nios2_qsys_0|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\,
	sdata => \nios2_qsys_0|E_src1\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X30_Y17_N28
\nios2_qsys_0|E_shift_rot_result_nxt[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(10))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(10),
	datab => \nios2_qsys_0|E_shift_rot_result\(8),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\);

-- Location: LCCOMB_X26_Y15_N4
\nios2_qsys_0|W_rf_wr_data[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[10]~13_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(10),
	datac => \nios2_qsys_0|av_ld_byte1_data\(2),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[10]~13_combout\);

-- Location: LCCOMB_X26_Y15_N26
\nios2_qsys_0|W_rf_wr_data[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & ((\nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(3),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[11]~12_combout\);

-- Location: LCFF_X22_Y15_N21
\nios2_qsys_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[28]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(12));

-- Location: LCCOMB_X22_Y15_N20
\cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~19_combout\ = (\nios2_qsys_0|d_writedata\(12) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(12),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X25_Y15_N16
\cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(46) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(10)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(8))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- ((\nios2_qsys_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|F_pc\(8),
	combout => \cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X26_Y18_N28
\cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(47) = (\nios2_qsys_0|W_alu_result\(11) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\nios2_qsys_0|F_pc\(9) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\nios2_qsys_0|W_alu_result\(11) & (\nios2_qsys_0|F_pc\(9) & 
-- (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(11),
	datab => \nios2_qsys_0|F_pc\(9),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X27_Y14_N6
\nios2_qsys_0|av_ld_byte1_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~6_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\);

-- Location: LCCOMB_X29_Y17_N12
\nios2_qsys_0|W_rf_wr_data[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[14]~9_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte1_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|W_alu_result\(14) & !\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[14]~9_combout\);

-- Location: LCCOMB_X34_Y16_N24
\nios2_qsys_0|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~7_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios2_qsys_0|d_writedata[31]~7_combout\);

-- Location: LCFF_X22_Y15_N31
\nios2_qsys_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[31]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(15));

-- Location: LCCOMB_X22_Y15_N30
\cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~14_combout\ = (\nios2_qsys_0|d_writedata\(15) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(15),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X26_Y15_N10
\cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(45) = (\nios2_qsys_0|W_alu_result\(9) & ((\cmd_xbar_mux|saved_grant\(1)) # ((\cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(7))))) # (!\nios2_qsys_0|W_alu_result\(9) & (((\cmd_xbar_mux|saved_grant\(0) & 
-- \nios2_qsys_0|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(9),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cmd_xbar_mux|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(7),
	combout => \cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X22_Y15_N26
\cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(32) = (\cmd_xbar_mux|saved_grant\(0)) # ((\nios2_qsys_0|d_byteenable\(0) & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(0),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X19_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\ = \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\ = CARRY(\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X19_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCFF_X19_Y13_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X18_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X22_Y15_N2
\cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(33) = (\cmd_xbar_mux|saved_grant\(0)) # ((\nios2_qsys_0|d_byteenable\(1) & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(1),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X19_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\) # (GND)))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ = CARRY((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X18_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X18_Y13_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X11_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCFF_X19_Y12_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X19_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ $ (GND))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ & VCC))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\ = CARRY((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\);

-- Location: LCCOMB_X16_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X16_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCFF_X19_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X19_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\) # (GND)))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ = CARRY((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCCOMB_X19_Y12_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ $ (GND))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ & VCC))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\ = CARRY((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCCOMB_X19_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\) # (GND)))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ = CARRY((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCCOMB_X15_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\,
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X15_Y13_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X15_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X13_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\ = 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|irf_reg[1][1]~regout\) # (!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\);

-- Location: LCFF_X15_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X12_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: LCFF_X12_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X19_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCCOMB_X12_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~1_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~1_combout\);

-- Location: LCFF_X12_Y12_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\);

-- Location: LCFF_X12_Y12_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\);

-- Location: LCCOMB_X12_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\);

-- Location: LCFF_X19_Y12_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X18_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & ((\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(30))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X18_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & (\auto_hub|irf_reg[1][0]~regout\ & \auto_hub|irf_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X16_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X13_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X13_Y13_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X14_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X14_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCFF_X12_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCFF_X19_Y12_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X19_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ $ (GND))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ & VCC))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\ = CARRY((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X18_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X18_Y13_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X19_Y12_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCFF_X23_Y16_N21
\nios2_qsys_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[25]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(9));

-- Location: LCCOMB_X23_Y16_N8
\cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~10_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(9),
	combout => \cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X22_Y15_N22
\cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~21_combout\ = (\nios2_qsys_0|d_writedata\(10) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(10),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X22_Y15_N8
\cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~16_combout\ = (\nios2_qsys_0|d_writedata\(11) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(11),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X22_Y15_N10
\cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~19_combout\ = (\nios2_qsys_0|d_writedata\(12) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(12),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X22_Y15_N28
\cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~20_combout\ = (\nios2_qsys_0|d_writedata\(13) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(13),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X33_Y15_N28
\nios2_qsys_0|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~6_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|d_writedata[30]~6_combout\);

-- Location: LCFF_X22_Y15_N1
\nios2_qsys_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[30]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(14));

-- Location: LCCOMB_X22_Y15_N6
\cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~15_combout\ = (\nios2_qsys_0|d_writedata\(14) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(14),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X22_Y15_N4
\cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~14_combout\ = (\nios2_qsys_0|d_writedata\(15) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(15),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X14_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCFF_X14_Y13_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X14_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X14_Y13_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X13_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X13_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ & (!\auto_hub|irf_reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X13_Y13_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X13_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ & ((!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X15_Y14_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\ = (\auto_hub|node_ena[1]~reg0_regout\ & (!\auto_hub|virtual_ir_scan_reg~regout\ & 
-- ((\auto_hub|shadow_jsm|state\(3)) # (\auto_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\);

-- Location: LCFF_X13_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCFF_X13_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X16_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCFF_X16_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X14_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCFF_X14_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X13_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X13_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ & !\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X13_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X13_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X13_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X16_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCFF_X16_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X19_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCFF_X19_Y13_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X13_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X13_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ & !\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X13_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X15_Y13_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X15_Y13_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X13_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X13_Y13_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X16_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X16_Y12_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X16_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X16_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X21_Y15_N2
\nios2_qsys_0|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~feeder_combout\ = \nios2_qsys_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[24]~0_combout\,
	combout => \nios2_qsys_0|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N28
\nios2_qsys_0|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~4_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ & \nios2_qsys_0|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~2_combout\,
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X35_Y16_N10
\nios2_qsys_0|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ = (\nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((!\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_ctrl_br_cmp~1_combout\) # (\nios2_qsys_0|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X35_Y16_N11
\nios2_qsys_0|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X33_Y14_N10
\nios2_qsys_0|E_alu_result[16]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~71_combout\ = (\nios2_qsys_0|E_alu_result[16]~46_combout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & !\nios2_qsys_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[16]~46_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	combout => \nios2_qsys_0|E_alu_result[16]~71_combout\);

-- Location: LCFF_X33_Y14_N11
\nios2_qsys_0|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[16]~71_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(16));

-- Location: LCCOMB_X33_Y14_N18
\nios2_qsys_0|W_rf_wr_data[16]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[16]~24_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte2_data\(0))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(0),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|W_alu_result\(16),
	combout => \nios2_qsys_0|W_rf_wr_data[16]~24_combout\);

-- Location: LCFF_X25_Y17_N15
\nios2_qsys_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(1));

-- Location: LCCOMB_X25_Y17_N14
\cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(1) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(1),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X31_Y14_N26
\nios2_qsys_0|av_ld_byte2_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[3]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X24_Y13_N26
\rsp_xbar_demux_003|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_003|src1_valid~combout\ = (\uart_0_s1_translator|read_latency_shift_reg\(0) & \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	combout => \rsp_xbar_demux_003|src1_valid~combout\);

-- Location: LCCOMB_X30_Y14_N12
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~14_combout\ = (\uart_0_s1_translator|av_readdata_pre\(7) & ((\rsp_xbar_demux_003|src1_valid~combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7))))) # 
-- (!\uart_0_s1_translator|av_readdata_pre\(7) & (((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|av_readdata_pre\(7),
	datab => \rsp_xbar_demux_003|src1_valid~combout\,
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~14_combout\);

-- Location: LCCOMB_X32_Y18_N16
\nios2_qsys_0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~0_combout\ = (\nios2_qsys_0|E_src1\(0) & (\nios2_qsys_0|E_src2\(0) $ (VCC))) # (!\nios2_qsys_0|E_src1\(0) & (\nios2_qsys_0|E_src2\(0) & VCC))
-- \nios2_qsys_0|Add2~1\ = CARRY((\nios2_qsys_0|E_src1\(0) & \nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(0),
	datab => \nios2_qsys_0|E_src2\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add2~0_combout\,
	cout => \nios2_qsys_0|Add2~1\);

-- Location: LCCOMB_X31_Y18_N4
\nios2_qsys_0|E_logic_result[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~23_combout\ = (\nios2_qsys_0|R_logic_op\(1) & ((\nios2_qsys_0|R_logic_op\(0) & ((\nios2_qsys_0|Add2~0_combout\))) # (!\nios2_qsys_0|R_logic_op\(0) & (!\nios2_qsys_0|E_logic_result[0]~22_combout\)))) # 
-- (!\nios2_qsys_0|R_logic_op\(1) & (\nios2_qsys_0|E_logic_result[0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[0]~22_combout\,
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|Add2~0_combout\,
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[0]~23_combout\);

-- Location: LCCOMB_X35_Y17_N6
\nios2_qsys_0|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_sub~0_combout\ = (\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|D_iw\(1)) # (!\nios2_qsys_0|D_iw\(2))))) # (!\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(1) $ 
-- (!\nios2_qsys_0|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|E_alu_sub~0_combout\);

-- Location: LCCOMB_X35_Y17_N0
\nios2_qsys_0|E_alu_sub~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_sub~1_combout\ = (\nios2_qsys_0|R_valid~regout\ & ((\nios2_qsys_0|D_ctrl_alu_subtract~5_combout\) # ((!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|E_alu_sub~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datab => \nios2_qsys_0|R_valid~regout\,
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|E_alu_sub~0_combout\,
	combout => \nios2_qsys_0|E_alu_sub~1_combout\);

-- Location: LCFF_X35_Y17_N1
\nios2_qsys_0|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_sub~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_alu_sub~regout\);

-- Location: LCCOMB_X31_Y18_N8
\nios2_qsys_0|E_arith_result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[0]~6_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~0_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~0_combout\,
	datac => \nios2_qsys_0|Add2~0_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[0]~6_combout\);

-- Location: LCCOMB_X27_Y16_N10
\nios2_qsys_0|W_alu_result[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[0]~15_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[0]~23_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_arith_result[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_logic_result[0]~23_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~6_combout\,
	combout => \nios2_qsys_0|W_alu_result[0]~15_combout\);

-- Location: LCCOMB_X34_Y18_N2
\nios2_qsys_0|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_rot_right~0_combout\ = (\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X34_Y18_N3
\nios2_qsys_0|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X34_Y18_N4
\nios2_qsys_0|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ = (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X34_Y18_N5
\nios2_qsys_0|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X34_Y18_N14
\nios2_qsys_0|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ = (!\nios2_qsys_0|R_ctrl_shift_logical~regout\ & ((\nios2_qsys_0|R_ctrl_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(0)))) # (!\nios2_qsys_0|R_ctrl_rot_right~regout\ & 
-- (\nios2_qsys_0|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(31),
	datab => \nios2_qsys_0|R_ctrl_rot_right~regout\,
	datac => \nios2_qsys_0|R_ctrl_shift_logical~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(0),
	combout => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X34_Y18_N6
\nios2_qsys_0|E_shift_rot_result_nxt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[0]~16_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(1))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(1),
	datab => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[0]~16_combout\);

-- Location: LCFF_X34_Y18_N7
\nios2_qsys_0|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[0]~16_combout\,
	sdata => \nios2_qsys_0|E_src1\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(0));

-- Location: LCFF_X34_Y18_N19
\nios2_qsys_0|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_shift_rot~regout\);

-- Location: LCFF_X27_Y16_N11
\nios2_qsys_0|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[0]~15_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(0));

-- Location: LCCOMB_X27_Y16_N24
\nios2_qsys_0|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~0_combout\ = (\nios2_qsys_0|av_ld_align_cycle\(1) & (!\nios2_qsys_0|av_ld_align_cycle\(0) & (\nios2_qsys_0|W_alu_result\(1) & \nios2_qsys_0|W_alu_result\(0)))) # (!\nios2_qsys_0|av_ld_align_cycle\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(1)) # ((!\nios2_qsys_0|av_ld_align_cycle\(0) & \nios2_qsys_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_align_cycle\(0),
	datab => \nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \nios2_qsys_0|W_alu_result\(1),
	datad => \nios2_qsys_0|W_alu_result\(0),
	combout => \nios2_qsys_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\nios2_qsys_0|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~1_combout\ = (!\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	combout => \nios2_qsys_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X26_Y13_N14
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout\);

-- Location: LCCOMB_X29_Y15_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~15_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~14_combout\) # (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\nios2_qsys_0|av_ld_byte1_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(7),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~14_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~15_combout\);

-- Location: LCCOMB_X30_Y14_N8
\nios2_qsys_0|av_ld_byte0_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\);

-- Location: LCFF_X29_Y15_N25
\nios2_qsys_0|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X29_Y15_N18
\nios2_qsys_0|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~0_combout\ = (\nios2_qsys_0|D_iw\(3) & ((\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|av_ld_byte0_data\(7))) # (!\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|av_ld_byte1_data\(7)))))) # (!\nios2_qsys_0|D_iw\(3) & 
-- (((\nios2_qsys_0|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_byte0_data\(7),
	datad => \nios2_qsys_0|av_ld_byte1_data\(7),
	combout => \nios2_qsys_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X31_Y14_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|R_ctrl_ld_signed~regout\ & \nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & 
-- (\nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCFF_X31_Y14_N15
\nios2_qsys_0|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(3));

-- Location: LCFF_X31_Y14_N27
\nios2_qsys_0|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[3]~5_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X30_Y15_N22
\nios2_qsys_0|W_rf_wr_data[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[19]~22_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte2_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(19) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(19),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(3),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[19]~22_combout\);

-- Location: LCCOMB_X30_Y14_N2
\nios2_qsys_0|W_rf_wr_data[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[21]~20_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte2_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(21) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(21),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[21]~20_combout\);

-- Location: LCFF_X25_Y15_N9
\nios2_qsys_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(4));

-- Location: LCCOMB_X25_Y17_N0
\cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~2_combout\ = (\nios2_qsys_0|d_writedata\(4) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(4),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X22_Y16_N8
\cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~18_combout\ = (\nios2_qsys_0|d_writedata\(5) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(5),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X26_Y16_N20
\cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~12_combout\ = (\nios2_qsys_0|d_writedata\(6) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(6),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X26_Y16_N14
\cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~13_combout\ = (\nios2_qsys_0|d_writedata\(7) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(7),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X27_Y15_N12
\cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~17_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X32_Y15_N2
\nios2_qsys_0|E_st_data[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[17]~7_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_qsys_0|E_st_data[17]~7_combout\);

-- Location: LCFF_X32_Y15_N3
\nios2_qsys_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[17]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(17));

-- Location: LCCOMB_X32_Y15_N22
\cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~26_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X27_Y15_N6
\nios2_qsys_0|E_st_data[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[18]~6_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_st_data[18]~6_combout\);

-- Location: LCFF_X27_Y15_N7
\nios2_qsys_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[18]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(18));

-- Location: LCCOMB_X27_Y15_N30
\cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~25_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X29_Y17_N30
\nios2_qsys_0|W_alu_result[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[17]~16_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\) # (\nios2_qsys_0|R_ctrl_shift_rot~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	combout => \nios2_qsys_0|W_alu_result[17]~16_combout\);

-- Location: LCCOMB_X31_Y15_N22
\nios2_qsys_0|E_src2[27]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[27]~12_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[27]~12_combout\);

-- Location: LCCOMB_X25_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17]~22_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17]~22_combout\);

-- Location: LCFF_X25_Y13_N29
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X32_Y15_N28
\cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~26_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X27_Y16_N26
\nios2_qsys_0|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~5_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~5_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~6_combout\,
	combout => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X27_Y16_N27
\nios2_qsys_0|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_byteenable\(2));

-- Location: LCCOMB_X25_Y15_N30
\cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(34) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|d_byteenable\(2),
	combout => \cmd_xbar_mux_001|src_data\(34));

-- Location: M4K_X41_Y23
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y14_N0
\nios2_qsys_0|F_iw[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~58_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # 
-- (!\rsp_xbar_demux|src0_valid~combout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios2_qsys_0|F_iw[17]~58_combout\);

-- Location: LCCOMB_X31_Y15_N24
\nios2_qsys_0|F_iw[17]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~59_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & (((\nios2_qsys_0|F_iw[17]~58_combout\)))) # (!\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|hbreak_enabled~regout\) # ((\nios2_qsys_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~regout\,
	datab => \nios2_qsys_0|F_iw[17]~58_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[17]~59_combout\);

-- Location: LCFF_X31_Y15_N25
\nios2_qsys_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[17]~59_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X36_Y17_N20
\nios2_qsys_0|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~11_combout\ = (\nios2_qsys_0|Equal2~6_combout\ & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~6_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~11_combout\);

-- Location: LCCOMB_X34_Y16_N8
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\nios2_qsys_0|Equal2~11_combout\) # ((\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datac => \nios2_qsys_0|Equal2~11_combout\,
	datad => \nios2_qsys_0|D_iw\(11),
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X34_Y16_N9
\nios2_qsys_0|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X34_Y16_N2
\nios2_qsys_0|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi~0_combout\ = (\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\) # (\nios2_qsys_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	combout => \nios2_qsys_0|R_src2_hi~0_combout\);

-- Location: LCFF_X31_Y15_N23
\nios2_qsys_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[27]~12_combout\,
	sdata => \nios2_qsys_0|D_iw\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(27));

-- Location: LCCOMB_X31_Y15_N18
\nios2_qsys_0|E_src2[24]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[24]~14_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \nios2_qsys_0|E_src2[24]~14_combout\);

-- Location: LCFF_X31_Y15_N19
\nios2_qsys_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[24]~14_combout\,
	sdata => \nios2_qsys_0|D_iw\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(24));

-- Location: LCCOMB_X25_Y14_N8
\rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux|src1_valid~combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X31_Y13_N10
\nios2_qsys_0|av_ld_byte3_data_nxt~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (((\rsp_xbar_demux|src1_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X33_Y14_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|av_fill_bit~0_combout\ & \nios2_qsys_0|R_ctrl_ld_signed~regout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & 
-- (\nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCFF_X33_Y14_N15
\nios2_qsys_0|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(7));

-- Location: LCCOMB_X33_Y14_N26
\nios2_qsys_0|W_rf_wr_data[31]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[31]~27_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(31) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(31),
	datab => \nios2_qsys_0|av_ld_byte3_data\(7),
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|E_alu_result~32_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[31]~27_combout\);

-- Location: LCCOMB_X30_Y13_N16
\nios2_qsys_0|E_src2[30]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[30]~9_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios2_qsys_0|E_src2[30]~9_combout\);

-- Location: LCCOMB_X32_Y15_N8
\nios2_qsys_0|E_st_data[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[20]~5_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|E_st_data[20]~5_combout\);

-- Location: LCFF_X32_Y15_N9
\nios2_qsys_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[20]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(20));

-- Location: LCCOMB_X25_Y15_N14
\cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~24_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X25_Y15_N26
\cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~22_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(21),
	combout => \cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X33_Y15_N30
\nios2_qsys_0|E_st_data[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[22]~0_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_qsys_0|E_st_data[22]~0_combout\);

-- Location: LCFF_X33_Y15_N31
\nios2_qsys_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[22]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(22));

-- Location: LCCOMB_X33_Y15_N10
\cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~5_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X34_Y16_N30
\nios2_qsys_0|E_st_data[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[23]~1_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_qsys_0|E_st_data[23]~1_combout\);

-- Location: LCFF_X34_Y16_N31
\nios2_qsys_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[23]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(23));

-- Location: LCCOMB_X34_Y16_N26
\cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~6_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X19_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ = (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\);

-- Location: LCCOMB_X25_Y15_N24
\cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(34) = (\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(2),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X18_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X18_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X18_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X18_Y12_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X16_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X16_Y12_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X16_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X16_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X19_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X19_Y13_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X14_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X14_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(21)) # 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X14_Y13_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: LCFF_X15_Y13_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X19_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X19_Y13_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X14_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X14_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X14_Y13_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCFF_X15_Y13_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X18_Y13_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X18_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: LCFF_X18_Y13_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X30_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20]~20_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(46),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20]~20_combout\);

-- Location: LCFF_X30_Y13_N19
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X25_Y15_N6
\cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~24_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: M4K_X41_Y19
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y13_N22
\nios2_qsys_0|F_iw[20]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~54_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20))))) # 
-- (!\rsp_xbar_demux|src0_valid~combout\ & (((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|F_iw[20]~54_combout\);

-- Location: LCCOMB_X30_Y13_N24
\nios2_qsys_0|F_iw[20]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~55_combout\ = (\nios2_qsys_0|F_iw[20]~54_combout\) # (((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))) # (!\nios2_qsys_0|D_iw[12]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|F_iw[20]~54_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[20]~55_combout\);

-- Location: LCFF_X30_Y13_N25
\nios2_qsys_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[20]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(20));

-- Location: LCFF_X30_Y13_N17
\nios2_qsys_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[30]~9_combout\,
	sdata => \nios2_qsys_0|D_iw\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(30));

-- Location: LCCOMB_X31_Y15_N28
\nios2_qsys_0|E_src2[28]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[28]~11_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \nios2_qsys_0|E_src2[28]~11_combout\);

-- Location: LCFF_X31_Y15_N29
\nios2_qsys_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[28]~11_combout\,
	sdata => \nios2_qsys_0|D_iw\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(28));

-- Location: LCCOMB_X31_Y16_N6
\nios2_qsys_0|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~54_combout\ = (\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|Add1~53\ & VCC)))) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & 
-- ((\nios2_qsys_0|Add1~53\) # (GND))) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add1~53\))))
-- \nios2_qsys_0|Add1~55\ = CARRY((\nios2_qsys_0|E_src1\(27) & (\nios2_qsys_0|E_src2\(27) & !\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27)) # (!\nios2_qsys_0|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(27),
	datab => \nios2_qsys_0|E_src2\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~53\,
	combout => \nios2_qsys_0|Add1~54_combout\,
	cout => \nios2_qsys_0|Add1~55\);

-- Location: LCCOMB_X31_Y16_N12
\nios2_qsys_0|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~60_combout\ = ((\nios2_qsys_0|E_src1\(30) $ (\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|Add1~59\)))) # (GND)
-- \nios2_qsys_0|Add1~61\ = CARRY((\nios2_qsys_0|E_src1\(30) & ((!\nios2_qsys_0|Add1~59\) # (!\nios2_qsys_0|E_src2\(30)))) # (!\nios2_qsys_0|E_src1\(30) & (!\nios2_qsys_0|E_src2\(30) & !\nios2_qsys_0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~59\,
	combout => \nios2_qsys_0|Add1~60_combout\,
	cout => \nios2_qsys_0|Add1~61\);

-- Location: LCCOMB_X31_Y16_N30
\nios2_qsys_0|E_shift_rot_result_nxt[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[28]~28_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(29)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(27),
	datab => \nios2_qsys_0|E_shift_rot_result\(29),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: LCFF_X31_Y16_N31
\nios2_qsys_0|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[28]~28_combout\,
	sdata => \nios2_qsys_0|E_src1\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X31_Y16_N28
\nios2_qsys_0|E_shift_rot_result_nxt[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[29]~27_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(30),
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: LCFF_X31_Y16_N29
\nios2_qsys_0|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[29]~27_combout\,
	sdata => \nios2_qsys_0|E_src1\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X34_Y18_N16
\nios2_qsys_0|E_shift_rot_result_nxt[31]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[31]~18_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(30),
	datab => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[31]~18_combout\);

-- Location: LCCOMB_X37_Y16_N22
\nios2_qsys_0|R_src1[31]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[31]~49_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_src1~37_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1[31]~49_combout\);

-- Location: LCFF_X37_Y16_N23
\nios2_qsys_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[31]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(31));

-- Location: LCFF_X34_Y18_N17
\nios2_qsys_0|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[31]~18_combout\,
	sdata => \nios2_qsys_0|E_src1\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X31_Y16_N18
\nios2_qsys_0|E_shift_rot_result_nxt[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[30]~26_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(31)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(29),
	datad => \nios2_qsys_0|E_shift_rot_result\(31),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[30]~26_combout\);

-- Location: LCCOMB_X37_Y16_N16
\nios2_qsys_0|R_src1[30]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[30]~50_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios2_qsys_0|R_src1[30]~50_combout\);

-- Location: LCFF_X37_Y16_N17
\nios2_qsys_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[30]~50_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(30));

-- Location: LCFF_X31_Y16_N19
\nios2_qsys_0|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[30]~26_combout\,
	sdata => \nios2_qsys_0|E_src1\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X31_Y16_N24
\nios2_qsys_0|E_logic_result[30]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[30]~27_combout\ = (\nios2_qsys_0|E_src1\(30) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(30) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(30) & ((\nios2_qsys_0|E_src2\(30) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(30) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[30]~27_combout\);

-- Location: LCCOMB_X33_Y18_N30
\nios2_qsys_0|W_alu_result[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[17]~17_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~regout\) # ((\nios2_qsys_0|E_alu_sub~regout\ & !\nios2_qsys_0|R_ctrl_logic~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~regout\,
	datab => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	datac => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[17]~17_combout\);

-- Location: LCCOMB_X31_Y16_N20
\nios2_qsys_0|E_alu_result[30]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~53_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[30]~27_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(30),
	datac => \nios2_qsys_0|E_logic_result[30]~27_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~53_combout\);

-- Location: LCCOMB_X30_Y16_N8
\nios2_qsys_0|E_alu_result[30]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~54_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[30]~53_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[30]~53_combout\ & 
-- ((\nios2_qsys_0|Add1~60_combout\))) # (!\nios2_qsys_0|E_alu_result[30]~53_combout\ & (\nios2_qsys_0|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~60_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|Add1~60_combout\,
	datad => \nios2_qsys_0|E_alu_result[30]~53_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~54_combout\);

-- Location: LCCOMB_X32_Y14_N24
\nios2_qsys_0|E_alu_result[30]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~75_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[30]~54_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[30]~54_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[30]~75_combout\);

-- Location: LCFF_X32_Y14_N25
\nios2_qsys_0|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[30]~75_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(30));

-- Location: LCCOMB_X30_Y14_N4
\nios2_qsys_0|W_rf_wr_data[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[30]~28_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte3_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data\(6),
	datab => \nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|W_alu_result\(30),
	combout => \nios2_qsys_0|W_rf_wr_data[30]~28_combout\);

-- Location: LCCOMB_X37_Y16_N10
\nios2_qsys_0|R_src1[29]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[29]~51_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_qsys_0|R_src1[29]~51_combout\);

-- Location: LCFF_X37_Y16_N11
\nios2_qsys_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[29]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(29));

-- Location: LCCOMB_X37_Y16_N14
\nios2_qsys_0|R_src1[27]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[27]~53_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \nios2_qsys_0|R_src1[27]~53_combout\);

-- Location: LCFF_X37_Y16_N15
\nios2_qsys_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[27]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(27));

-- Location: LCCOMB_X31_Y15_N0
\nios2_qsys_0|E_src2[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[25]~7_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_qsys_0|E_src2[25]~7_combout\);

-- Location: LCFF_X31_Y15_N1
\nios2_qsys_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[25]~7_combout\,
	sdata => \nios2_qsys_0|D_iw\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(25));

-- Location: LCCOMB_X32_Y15_N10
\nios2_qsys_0|E_src2[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[22]~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_qsys_0|E_src2[22]~1_combout\);

-- Location: LCFF_X32_Y15_N11
\nios2_qsys_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[22]~1_combout\,
	sdata => \nios2_qsys_0|D_iw\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(22));

-- Location: LCCOMB_X37_Y16_N8
\nios2_qsys_0|R_src1[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[21]~42_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_src1~37_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1[21]~42_combout\);

-- Location: LCFF_X37_Y16_N9
\nios2_qsys_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[21]~42_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(21));

-- Location: LCCOMB_X37_Y16_N4
\nios2_qsys_0|R_src1[19]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[19]~44_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_src1~37_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1[19]~44_combout\);

-- Location: LCFF_X37_Y16_N5
\nios2_qsys_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[19]~44_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(19));

-- Location: LCCOMB_X37_Y16_N20
\nios2_qsys_0|R_src1[17]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[17]~48_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_qsys_0|R_src1[17]~48_combout\);

-- Location: LCFF_X37_Y16_N21
\nios2_qsys_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[17]~48_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(17));

-- Location: LCCOMB_X32_Y15_N12
\nios2_qsys_0|E_src2[16]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[16]~6_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|E_src2[16]~6_combout\);

-- Location: LCFF_X32_Y15_N13
\nios2_qsys_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[16]~6_combout\,
	sdata => \nios2_qsys_0|D_iw\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(16));

-- Location: LCCOMB_X34_Y16_N10
\nios2_qsys_0|R_src2_lo[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[15]~6_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_lo[15]~6_combout\);

-- Location: LCFF_X34_Y16_N11
\nios2_qsys_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[15]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(15));

-- Location: LCCOMB_X29_Y16_N12
\nios2_qsys_0|E_src1[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[13]~5_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \nios2_qsys_0|D_iw\(17),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[13]~5_combout\);

-- Location: LCCOMB_X31_Y17_N0
\nios2_qsys_0|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~16_combout\ = ((\nios2_qsys_0|E_src2\(8) $ (\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|Add1~15\)))) # (GND)
-- \nios2_qsys_0|Add1~17\ = CARRY((\nios2_qsys_0|E_src2\(8) & (\nios2_qsys_0|E_src1\(8) & !\nios2_qsys_0|Add1~15\)) # (!\nios2_qsys_0|E_src2\(8) & ((\nios2_qsys_0|E_src1\(8)) # (!\nios2_qsys_0|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(8),
	datab => \nios2_qsys_0|E_src1\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~15\,
	combout => \nios2_qsys_0|Add1~16_combout\,
	cout => \nios2_qsys_0|Add1~17\);

-- Location: LCCOMB_X30_Y18_N26
\nios2_qsys_0|F_pc[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[6]~7_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~16_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~16_combout\,
	datab => \nios2_qsys_0|Add1~16_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[6]~7_combout\);

-- Location: LCCOMB_X27_Y18_N12
\nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ = (\nios2_qsys_0|F_pc\(6) & (\nios2_qsys_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_qsys_0|F_pc\(6) & (!\nios2_qsys_0|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[6]~13\ = CARRY((\nios2_qsys_0|F_pc\(6) & !\nios2_qsys_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCFF_X30_Y18_N27
\nios2_qsys_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[6]~7_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(6));

-- Location: LCCOMB_X27_Y18_N14
\nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ = (\nios2_qsys_0|F_pc\(7) & (!\nios2_qsys_0|F_pc_plus_one[6]~13\)) # (!\nios2_qsys_0|F_pc\(7) & ((\nios2_qsys_0|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[7]~15\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[6]~13\) # (!\nios2_qsys_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X27_Y18_N16
\nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ = (\nios2_qsys_0|F_pc\(8) & (\nios2_qsys_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_qsys_0|F_pc\(8) & (!\nios2_qsys_0|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[8]~17\ = CARRY((\nios2_qsys_0|F_pc\(8) & !\nios2_qsys_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X27_Y18_N18
\nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ = (\nios2_qsys_0|F_pc\(9) & (!\nios2_qsys_0|F_pc_plus_one[8]~17\)) # (!\nios2_qsys_0|F_pc\(9) & ((\nios2_qsys_0|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[9]~19\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[8]~17\) # (!\nios2_qsys_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X27_Y18_N20
\nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ = (\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios2_qsys_0|F_pc\(10) & (!\nios2_qsys_0|F_pc_plus_one[9]~19\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[10]~21\ = CARRY((\nios2_qsys_0|F_pc\(10) & !\nios2_qsys_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: LCFF_X29_Y18_N13
\nios2_qsys_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[10]~4_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(10));

-- Location: LCCOMB_X27_Y18_N22
\nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ = (\nios2_qsys_0|F_pc\(11) & (!\nios2_qsys_0|F_pc_plus_one[10]~21\)) # (!\nios2_qsys_0|F_pc\(11) & ((\nios2_qsys_0|F_pc_plus_one[10]~21\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[11]~23\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[10]~21\) # (!\nios2_qsys_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(11),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[11]~23\);

-- Location: LCFF_X29_Y16_N13
\nios2_qsys_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[13]~5_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(13));

-- Location: LCCOMB_X27_Y15_N10
\nios2_qsys_0|R_src2_lo[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[10]~11_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(16))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \nios2_qsys_0|R_src2_lo[10]~11_combout\);

-- Location: LCFF_X27_Y15_N11
\nios2_qsys_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[10]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(10));

-- Location: LCCOMB_X27_Y15_N20
\nios2_qsys_0|R_src2_lo[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[8]~13_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|R_src2_lo[8]~13_combout\);

-- Location: LCFF_X27_Y15_N21
\nios2_qsys_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[8]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(8));

-- Location: LCCOMB_X32_Y18_N18
\nios2_qsys_0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~2_combout\ = (\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|Add2~1\ & VCC)) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add2~1\)))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & 
-- (!\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|Add2~1\) # (GND)))))
-- \nios2_qsys_0|Add2~3\ = CARRY((\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|E_src2\(1) & !\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((!\nios2_qsys_0|Add2~1\) # (!\nios2_qsys_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(1),
	datab => \nios2_qsys_0|E_src2\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~1\,
	combout => \nios2_qsys_0|Add2~2_combout\,
	cout => \nios2_qsys_0|Add2~3\);

-- Location: LCCOMB_X32_Y18_N20
\nios2_qsys_0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~4_combout\ = ((\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|E_src2\(2) $ (!\nios2_qsys_0|Add2~3\)))) # (GND)
-- \nios2_qsys_0|Add2~5\ = CARRY((\nios2_qsys_0|E_src1\(2) & ((\nios2_qsys_0|E_src2\(2)) # (!\nios2_qsys_0|Add2~3\))) # (!\nios2_qsys_0|E_src1\(2) & (\nios2_qsys_0|E_src2\(2) & !\nios2_qsys_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~3\,
	combout => \nios2_qsys_0|Add2~4_combout\,
	cout => \nios2_qsys_0|Add2~5\);

-- Location: LCCOMB_X32_Y18_N22
\nios2_qsys_0|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~6_combout\ = (\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|Add2~5\ & VCC)) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add2~5\)))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- (!\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|Add2~5\) # (GND)))))
-- \nios2_qsys_0|Add2~7\ = CARRY((\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|E_src2\(3) & !\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((!\nios2_qsys_0|Add2~5\) # (!\nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~5\,
	combout => \nios2_qsys_0|Add2~6_combout\,
	cout => \nios2_qsys_0|Add2~7\);

-- Location: LCCOMB_X32_Y18_N26
\nios2_qsys_0|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add2~9\ & VCC)) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add2~9\)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- (!\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|Add2~9\) # (GND)))))
-- \nios2_qsys_0|Add2~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((!\nios2_qsys_0|Add2~9\) # (!\nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~9\,
	combout => \nios2_qsys_0|Add2~10_combout\,
	cout => \nios2_qsys_0|Add2~11\);

-- Location: LCCOMB_X32_Y18_N30
\nios2_qsys_0|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~14_combout\ = (\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|Add2~13\ & VCC)) # (!\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add2~13\)))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & 
-- (!\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|Add2~13\) # (GND)))))
-- \nios2_qsys_0|Add2~15\ = CARRY((\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|E_src1\(7) & !\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src2\(7) & ((!\nios2_qsys_0|Add2~13\) # (!\nios2_qsys_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|E_src1\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~13\,
	combout => \nios2_qsys_0|Add2~14_combout\,
	cout => \nios2_qsys_0|Add2~15\);

-- Location: LCCOMB_X32_Y17_N6
\nios2_qsys_0|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~22_combout\ = (\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|Add2~21\ & VCC)) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add2~21\)))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- (!\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|Add2~21\) # (GND)))))
-- \nios2_qsys_0|Add2~23\ = CARRY((\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|E_src1\(11) & !\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src2\(11) & ((!\nios2_qsys_0|Add2~21\) # (!\nios2_qsys_0|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|E_src1\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~21\,
	combout => \nios2_qsys_0|Add2~22_combout\,
	cout => \nios2_qsys_0|Add2~23\);

-- Location: LCCOMB_X32_Y17_N8
\nios2_qsys_0|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (!\nios2_qsys_0|Add2~23\)))) # (GND)
-- \nios2_qsys_0|Add2~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|E_src2\(12)) # (!\nios2_qsys_0|Add2~23\))) # (!\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~23\,
	combout => \nios2_qsys_0|Add2~24_combout\,
	cout => \nios2_qsys_0|Add2~25\);

-- Location: LCCOMB_X32_Y17_N20
\nios2_qsys_0|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (!\nios2_qsys_0|Add2~35\)))) # (GND)
-- \nios2_qsys_0|Add2~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((\nios2_qsys_0|E_src2\(18)) # (!\nios2_qsys_0|Add2~35\))) # (!\nios2_qsys_0|E_src1\(18) & (\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~35\,
	combout => \nios2_qsys_0|Add2~36_combout\,
	cout => \nios2_qsys_0|Add2~37\);

-- Location: LCCOMB_X32_Y16_N0
\nios2_qsys_0|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~48_combout\ = ((\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|E_src1\(24) $ (!\nios2_qsys_0|Add2~47\)))) # (GND)
-- \nios2_qsys_0|Add2~49\ = CARRY((\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|E_src1\(24)) # (!\nios2_qsys_0|Add2~47\))) # (!\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|E_src1\(24) & !\nios2_qsys_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(24),
	datab => \nios2_qsys_0|E_src1\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~47\,
	combout => \nios2_qsys_0|Add2~48_combout\,
	cout => \nios2_qsys_0|Add2~49\);

-- Location: LCCOMB_X32_Y16_N2
\nios2_qsys_0|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~50_combout\ = (\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|Add2~49\ & VCC)) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add2~49\)))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- (!\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|Add2~49\) # (GND)))))
-- \nios2_qsys_0|Add2~51\ = CARRY((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|E_src2\(25) & !\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((!\nios2_qsys_0|Add2~49\) # (!\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~49\,
	combout => \nios2_qsys_0|Add2~50_combout\,
	cout => \nios2_qsys_0|Add2~51\);

-- Location: LCCOMB_X32_Y16_N4
\nios2_qsys_0|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (!\nios2_qsys_0|Add2~51\)))) # (GND)
-- \nios2_qsys_0|Add2~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add2~51\))) # (!\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~51\,
	combout => \nios2_qsys_0|Add2~52_combout\,
	cout => \nios2_qsys_0|Add2~53\);

-- Location: LCCOMB_X32_Y16_N8
\nios2_qsys_0|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (!\nios2_qsys_0|Add2~55\)))) # (GND)
-- \nios2_qsys_0|Add2~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add2~55\))) # (!\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~55\,
	combout => \nios2_qsys_0|Add2~56_combout\,
	cout => \nios2_qsys_0|Add2~57\);

-- Location: LCCOMB_X31_Y15_N10
\nios2_qsys_0|E_src2[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[29]~10_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[29]~10_combout\);

-- Location: LCFF_X31_Y15_N11
\nios2_qsys_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[29]~10_combout\,
	sdata => \nios2_qsys_0|D_iw\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(29));

-- Location: LCCOMB_X31_Y16_N26
\nios2_qsys_0|E_logic_result[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[29]~28_combout\ = (\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(29)))))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(29)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(29),
	datad => \nios2_qsys_0|E_src2\(29),
	combout => \nios2_qsys_0|E_logic_result[29]~28_combout\);

-- Location: LCCOMB_X31_Y16_N22
\nios2_qsys_0|E_alu_result[29]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~55_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|E_shift_rot_result\(29))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[29]~28_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(29),
	datac => \nios2_qsys_0|E_logic_result[29]~28_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~55_combout\);

-- Location: LCCOMB_X33_Y18_N24
\nios2_qsys_0|E_alu_result[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~56_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[29]~55_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[29]~55_combout\ & 
-- (\nios2_qsys_0|Add1~58_combout\)) # (!\nios2_qsys_0|E_alu_result[29]~55_combout\ & ((\nios2_qsys_0|Add2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~58_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|Add2~58_combout\,
	datad => \nios2_qsys_0|E_alu_result[29]~55_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~56_combout\);

-- Location: LCCOMB_X32_Y14_N6
\nios2_qsys_0|E_alu_result[29]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~76_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[29]~56_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[29]~56_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[29]~76_combout\);

-- Location: LCFF_X32_Y14_N7
\nios2_qsys_0|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[29]~76_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(29));

-- Location: LCFF_X33_Y15_N3
\nios2_qsys_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[29]~5_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(29));

-- Location: LCCOMB_X21_Y15_N8
\cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~29_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X21_Y15_N30
\cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(35) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\nios2_qsys_0|d_byteenable\(3) & \cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(3),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(35));

-- Location: M4K_X17_Y21
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29]~25_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29]~25_combout\);

-- Location: LCFF_X25_Y12_N13
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X29_Y14_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (((\rsp_xbar_demux|src1_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X30_Y14_N6
\nios2_qsys_0|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\) # 
-- ((\rsp_xbar_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\,
	datac => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCFF_X30_Y14_N7
\nios2_qsys_0|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X30_Y14_N24
\nios2_qsys_0|W_rf_wr_data[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[29]~29_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(29) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \nios2_qsys_0|W_alu_result\(29),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[29]~29_combout\);

-- Location: LCCOMB_X37_Y16_N28
\nios2_qsys_0|R_src1[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[28]~52_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \nios2_qsys_0|R_src1[28]~52_combout\);

-- Location: LCFF_X37_Y16_N29
\nios2_qsys_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[28]~52_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(28));

-- Location: LCCOMB_X32_Y16_N26
\nios2_qsys_0|E_logic_result[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[28]~29_combout\ = (\nios2_qsys_0|E_src1\(28) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(28)))))) # (!\nios2_qsys_0|E_src1\(28) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(28)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(28),
	datad => \nios2_qsys_0|E_src2\(28),
	combout => \nios2_qsys_0|E_logic_result[28]~29_combout\);

-- Location: LCCOMB_X33_Y16_N16
\nios2_qsys_0|E_alu_result[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~57_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|E_shift_rot_result\(28))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[28]~29_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(28),
	datab => \nios2_qsys_0|E_logic_result[28]~29_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~57_combout\);

-- Location: LCCOMB_X32_Y16_N24
\nios2_qsys_0|E_alu_result[28]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~58_combout\ = (\nios2_qsys_0|E_alu_result[28]~57_combout\ & ((\nios2_qsys_0|Add1~56_combout\) # ((\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|E_alu_result[28]~57_combout\ & 
-- (((\nios2_qsys_0|Add2~56_combout\ & !\nios2_qsys_0|W_alu_result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~56_combout\,
	datab => \nios2_qsys_0|Add2~56_combout\,
	datac => \nios2_qsys_0|E_alu_result[28]~57_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~58_combout\);

-- Location: LCCOMB_X32_Y14_N28
\nios2_qsys_0|E_alu_result[28]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~77_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & \nios2_qsys_0|E_alu_result[28]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \nios2_qsys_0|E_alu_result[28]~58_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~77_combout\);

-- Location: LCFF_X32_Y14_N29
\nios2_qsys_0|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[28]~77_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(28));

-- Location: LCCOMB_X31_Y14_N24
\nios2_qsys_0|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|R_ctrl_ld_signed~regout\ & \nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & 
-- (\nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCFF_X31_Y14_N25
\nios2_qsys_0|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(4));

-- Location: LCCOMB_X31_Y14_N16
\nios2_qsys_0|W_rf_wr_data[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[28]~30_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(28),
	datac => \nios2_qsys_0|av_ld_byte3_data\(4),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[28]~30_combout\);

-- Location: LCCOMB_X37_Y16_N12
\nios2_qsys_0|R_src1[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[23]~40_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_qsys_0|R_src1[23]~40_combout\);

-- Location: LCFF_X37_Y16_N13
\nios2_qsys_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[23]~40_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(23));

-- Location: LCCOMB_X32_Y15_N0
\nios2_qsys_0|E_src2[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[19]~4_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_qsys_0|E_src2[19]~4_combout\);

-- Location: LCCOMB_X21_Y15_N24
\cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~8_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(25),
	combout => \cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X21_Y15_N26
\cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~9_combout\ = (\nios2_qsys_0|d_writedata\(26) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(26),
	datac => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCFF_X33_Y15_N25
\nios2_qsys_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[27]~3_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(27));

-- Location: LCCOMB_X21_Y15_N10
\cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~27_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(27),
	combout => \cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X21_Y15_N4
\cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~28_combout\ = (\nios2_qsys_0|d_writedata\(28) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(28),
	datac => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X21_Y15_N6
\cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~29_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X33_Y15_N29
\nios2_qsys_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[30]~6_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(30));

-- Location: LCCOMB_X33_Y15_N14
\cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~30_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X34_Y16_N14
\cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~31_combout\ = (\nios2_qsys_0|d_writedata\(31) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(31),
	datac => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X16_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X16_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X21_Y15_N14
\cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(35) = (\cmd_xbar_mux|saved_grant\(0)) # ((\nios2_qsys_0|d_byteenable\(3) & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(3),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X16_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X16_Y12_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X16_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X16_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X18_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\);

-- Location: LCFF_X18_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X25_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9]~6_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9]~6_combout\);

-- Location: LCFF_X25_Y13_N19
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y13_N16
\nios2_qsys_0|F_iw[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~45_combout\ = (\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\rsp_xbar_mux|src_payload~0_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & \rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & ((\rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[9]~45_combout\);

-- Location: LCCOMB_X24_Y13_N12
\nios2_qsys_0|F_iw[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~47_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[9]~46_combout\) # (\nios2_qsys_0|F_iw[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[9]~46_combout\,
	datac => \nios2_qsys_0|F_iw[9]~45_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[9]~47_combout\);

-- Location: LCFF_X24_Y13_N13
\nios2_qsys_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[9]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(9));

-- Location: LCFF_X32_Y15_N1
\nios2_qsys_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[19]~4_combout\,
	sdata => \nios2_qsys_0|D_iw\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(19));

-- Location: LCCOMB_X33_Y15_N26
\nios2_qsys_0|R_src2_lo[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[11]~10_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(17)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_qsys_0|D_iw\(17),
	combout => \nios2_qsys_0|R_src2_lo[11]~10_combout\);

-- Location: LCFF_X33_Y15_N27
\nios2_qsys_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[11]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(11));

-- Location: LCCOMB_X31_Y17_N4
\nios2_qsys_0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~20_combout\ = ((\nios2_qsys_0|E_src2\(10) $ (\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|Add1~19\)))) # (GND)
-- \nios2_qsys_0|Add1~21\ = CARRY((\nios2_qsys_0|E_src2\(10) & (\nios2_qsys_0|E_src1\(10) & !\nios2_qsys_0|Add1~19\)) # (!\nios2_qsys_0|E_src2\(10) & ((\nios2_qsys_0|E_src1\(10)) # (!\nios2_qsys_0|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(10),
	datab => \nios2_qsys_0|E_src1\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~19\,
	combout => \nios2_qsys_0|Add1~20_combout\,
	cout => \nios2_qsys_0|Add1~21\);

-- Location: LCCOMB_X31_Y17_N10
\nios2_qsys_0|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~26_combout\ = (\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|Add1~25\) # (GND))))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- (\nios2_qsys_0|Add1~25\ & VCC)) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\))))
-- \nios2_qsys_0|Add1~27\ = CARRY((\nios2_qsys_0|E_src2\(13) & ((!\nios2_qsys_0|Add1~25\) # (!\nios2_qsys_0|E_src1\(13)))) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|E_src1\(13) & !\nios2_qsys_0|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(13),
	datab => \nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~25\,
	combout => \nios2_qsys_0|Add1~26_combout\,
	cout => \nios2_qsys_0|Add1~27\);

-- Location: LCCOMB_X31_Y17_N12
\nios2_qsys_0|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~28_combout\ = ((\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|Add1~27\)))) # (GND)
-- \nios2_qsys_0|Add1~29\ = CARRY((\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|E_src1\(14) & !\nios2_qsys_0|Add1~27\)) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14)) # (!\nios2_qsys_0|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|E_src1\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~27\,
	combout => \nios2_qsys_0|Add1~28_combout\,
	cout => \nios2_qsys_0|Add1~29\);

-- Location: LCCOMB_X31_Y17_N14
\nios2_qsys_0|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~30_combout\ = (\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|Add1~29\ & VCC)))) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & 
-- ((\nios2_qsys_0|Add1~29\) # (GND))) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\))))
-- \nios2_qsys_0|Add1~31\ = CARRY((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|E_src2\(15) & !\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15)) # (!\nios2_qsys_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(15),
	datab => \nios2_qsys_0|E_src2\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~29\,
	combout => \nios2_qsys_0|Add1~30_combout\,
	cout => \nios2_qsys_0|Add1~31\);

-- Location: LCCOMB_X31_Y17_N24
\nios2_qsys_0|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~40_combout\ = ((\nios2_qsys_0|E_src2\(20) $ (\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|Add1~39\)))) # (GND)
-- \nios2_qsys_0|Add1~41\ = CARRY((\nios2_qsys_0|E_src2\(20) & (\nios2_qsys_0|E_src1\(20) & !\nios2_qsys_0|Add1~39\)) # (!\nios2_qsys_0|E_src2\(20) & ((\nios2_qsys_0|E_src1\(20)) # (!\nios2_qsys_0|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(20),
	datab => \nios2_qsys_0|E_src1\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~39\,
	combout => \nios2_qsys_0|Add1~40_combout\,
	cout => \nios2_qsys_0|Add1~41\);

-- Location: LCCOMB_X31_Y16_N0
\nios2_qsys_0|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~48_combout\ = ((\nios2_qsys_0|E_src1\(24) $ (\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|Add1~47\)))) # (GND)
-- \nios2_qsys_0|Add1~49\ = CARRY((\nios2_qsys_0|E_src1\(24) & ((!\nios2_qsys_0|Add1~47\) # (!\nios2_qsys_0|E_src2\(24)))) # (!\nios2_qsys_0|E_src1\(24) & (!\nios2_qsys_0|E_src2\(24) & !\nios2_qsys_0|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(24),
	datab => \nios2_qsys_0|E_src2\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~47\,
	combout => \nios2_qsys_0|Add1~48_combout\,
	cout => \nios2_qsys_0|Add1~49\);

-- Location: LCCOMB_X31_Y16_N2
\nios2_qsys_0|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~50_combout\ = (\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|Add1~49\) # (GND))))) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & 
-- (\nios2_qsys_0|Add1~49\ & VCC)) # (!\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\))))
-- \nios2_qsys_0|Add1~51\ = CARRY((\nios2_qsys_0|E_src2\(25) & ((!\nios2_qsys_0|Add1~49\) # (!\nios2_qsys_0|E_src1\(25)))) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|E_src1\(25) & !\nios2_qsys_0|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(25),
	datab => \nios2_qsys_0|E_src1\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~49\,
	combout => \nios2_qsys_0|Add1~50_combout\,
	cout => \nios2_qsys_0|Add1~51\);

-- Location: LCCOMB_X31_Y16_N4
\nios2_qsys_0|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (\nios2_qsys_0|Add1~51\)))) # (GND)
-- \nios2_qsys_0|Add1~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add1~51\)) # (!\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~51\,
	combout => \nios2_qsys_0|Add1~52_combout\,
	cout => \nios2_qsys_0|Add1~53\);

-- Location: LCCOMB_X33_Y16_N14
\nios2_qsys_0|E_logic_result[27]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[27]~30_combout\ = (\nios2_qsys_0|E_src1\(27) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(27)))))) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(27)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(27),
	datad => \nios2_qsys_0|E_src2\(27),
	combout => \nios2_qsys_0|E_logic_result[27]~30_combout\);

-- Location: LCCOMB_X33_Y16_N22
\nios2_qsys_0|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[27]~29_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(28)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCFF_X33_Y16_N23
\nios2_qsys_0|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \nios2_qsys_0|E_src1\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X33_Y16_N18
\nios2_qsys_0|E_alu_result[27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~59_combout\ = (\nios2_qsys_0|W_alu_result[17]~17_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(27)) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|E_logic_result[27]~30_combout\ & (\nios2_qsys_0|W_alu_result[17]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datab => \nios2_qsys_0|E_logic_result[27]~30_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_alu_result[27]~59_combout\);

-- Location: LCCOMB_X32_Y16_N18
\nios2_qsys_0|E_alu_result[27]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~60_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[27]~59_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[27]~59_combout\ & 
-- ((\nios2_qsys_0|Add1~54_combout\))) # (!\nios2_qsys_0|E_alu_result[27]~59_combout\ & (\nios2_qsys_0|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~54_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|Add1~54_combout\,
	datad => \nios2_qsys_0|E_alu_result[27]~59_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~60_combout\);

-- Location: LCCOMB_X32_Y14_N18
\nios2_qsys_0|E_alu_result[27]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~78_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & \nios2_qsys_0|E_alu_result[27]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios2_qsys_0|E_alu_result[27]~60_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~78_combout\);

-- Location: LCFF_X32_Y14_N19
\nios2_qsys_0|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[27]~78_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(27));

-- Location: LCCOMB_X31_Y14_N18
\nios2_qsys_0|W_rf_wr_data[27]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[27]~31_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(27),
	datac => \nios2_qsys_0|av_ld_byte3_data\(3),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[27]~31_combout\);

-- Location: LCCOMB_X35_Y16_N0
\nios2_qsys_0|R_src1[26]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[26]~54_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\nios2_qsys_0|E_valid~regout\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~37_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios2_qsys_0|E_valid~regout\,
	combout => \nios2_qsys_0|R_src1[26]~54_combout\);

-- Location: LCFF_X35_Y16_N1
\nios2_qsys_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[26]~54_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(26));

-- Location: LCCOMB_X31_Y15_N16
\nios2_qsys_0|E_src2[26]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[26]~13_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[26]~13_combout\);

-- Location: LCFF_X31_Y15_N17
\nios2_qsys_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[26]~13_combout\,
	sdata => \nios2_qsys_0|D_iw\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(26));

-- Location: LCCOMB_X33_Y16_N8
\nios2_qsys_0|E_logic_result[26]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[26]~31_combout\ = (\nios2_qsys_0|E_src1\(26) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(26)))))) # (!\nios2_qsys_0|E_src1\(26) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(26)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(26),
	datad => \nios2_qsys_0|E_src2\(26),
	combout => \nios2_qsys_0|E_logic_result[26]~31_combout\);

-- Location: LCCOMB_X33_Y16_N4
\nios2_qsys_0|E_alu_result[26]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~61_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & (\nios2_qsys_0|E_shift_rot_result\(26))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[26]~31_combout\))))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|E_logic_result[26]~31_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~61_combout\);

-- Location: LCCOMB_X32_Y16_N20
\nios2_qsys_0|E_alu_result[26]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~62_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[26]~61_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[26]~61_combout\ & 
-- (\nios2_qsys_0|Add1~52_combout\)) # (!\nios2_qsys_0|E_alu_result[26]~61_combout\ & ((\nios2_qsys_0|Add2~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|Add1~52_combout\,
	datac => \nios2_qsys_0|Add2~52_combout\,
	datad => \nios2_qsys_0|E_alu_result[26]~61_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~62_combout\);

-- Location: LCCOMB_X32_Y14_N8
\nios2_qsys_0|E_alu_result[26]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~79_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[26]~62_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[26]~62_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[26]~79_combout\);

-- Location: LCFF_X32_Y14_N9
\nios2_qsys_0|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[26]~79_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(26));

-- Location: LCCOMB_X31_Y13_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- \rsp_xbar_demux|src1_valid~combout\)))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & (\rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X32_Y14_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|R_ctrl_ld_signed~regout\ & \nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & 
-- (\nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCFF_X32_Y14_N15
\nios2_qsys_0|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X32_Y14_N20
\nios2_qsys_0|W_rf_wr_data[26]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[26]~32_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(26) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \nios2_qsys_0|W_alu_result\(26),
	datac => \nios2_qsys_0|av_ld_byte3_data\(2),
	datad => \nios2_qsys_0|E_alu_result~32_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[26]~32_combout\);

-- Location: LCCOMB_X37_Y16_N18
\nios2_qsys_0|R_src1[25]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[25]~47_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_qsys_0|R_src1[25]~47_combout\);

-- Location: LCFF_X37_Y16_N19
\nios2_qsys_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[25]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(25));

-- Location: LCCOMB_X34_Y14_N8
\nios2_qsys_0|E_alu_result[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~48_combout\ = (\nios2_qsys_0|E_alu_result[25]~47_combout\ & ((\nios2_qsys_0|Add1~50_combout\) # ((\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|E_alu_result[25]~47_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[17]~16_combout\ & \nios2_qsys_0|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[25]~47_combout\,
	datab => \nios2_qsys_0|Add1~50_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datad => \nios2_qsys_0|Add2~50_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~48_combout\);

-- Location: LCCOMB_X32_Y14_N30
\nios2_qsys_0|E_alu_result[25]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~72_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & \nios2_qsys_0|E_alu_result[25]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios2_qsys_0|E_alu_result[25]~48_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~72_combout\);

-- Location: LCFF_X32_Y14_N31
\nios2_qsys_0|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[25]~72_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(25));

-- Location: LCCOMB_X31_Y14_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & (((\rsp_xbar_demux|src1_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X31_Y14_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (\nios2_qsys_0|av_fill_bit~0_combout\ & ((\nios2_qsys_0|R_ctrl_ld_signed~regout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & 
-- (((\nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|R_ctrl_ld_signed~regout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCFF_X31_Y14_N5
\nios2_qsys_0|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(1));

-- Location: LCCOMB_X31_Y14_N6
\nios2_qsys_0|W_rf_wr_data[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[25]~25_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(25),
	datac => \nios2_qsys_0|av_ld_byte3_data\(1),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[25]~25_combout\);

-- Location: LCCOMB_X35_Y16_N26
\nios2_qsys_0|R_src1[24]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[24]~55_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\nios2_qsys_0|E_valid~regout\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~37_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_qsys_0|E_valid~regout\,
	combout => \nios2_qsys_0|R_src1[24]~55_combout\);

-- Location: LCFF_X35_Y16_N27
\nios2_qsys_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[24]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(24));

-- Location: LCCOMB_X33_Y16_N0
\nios2_qsys_0|E_shift_rot_result_nxt[23]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[23]~20_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(24)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(22),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[23]~20_combout\);

-- Location: LCFF_X33_Y16_N1
\nios2_qsys_0|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[23]~20_combout\,
	sdata => \nios2_qsys_0|E_src1\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X33_Y16_N26
\nios2_qsys_0|E_shift_rot_result_nxt[24]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[24]~31_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[24]~31_combout\);

-- Location: LCFF_X33_Y16_N27
\nios2_qsys_0|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[24]~31_combout\,
	sdata => \nios2_qsys_0|E_src1\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X33_Y16_N30
\nios2_qsys_0|E_alu_result[24]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~63_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|W_alu_result[17]~17_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(24)))) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\ & 
-- (\nios2_qsys_0|E_logic_result[24]~32_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|W_alu_result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[24]~32_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datac => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datad => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~63_combout\);

-- Location: LCCOMB_X32_Y16_N30
\nios2_qsys_0|E_alu_result[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~64_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (((\nios2_qsys_0|E_alu_result[24]~63_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_alu_result[24]~63_combout\ & 
-- ((\nios2_qsys_0|Add1~48_combout\))) # (!\nios2_qsys_0|E_alu_result[24]~63_combout\ & (\nios2_qsys_0|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|Add2~48_combout\,
	datac => \nios2_qsys_0|Add1~48_combout\,
	datad => \nios2_qsys_0|E_alu_result[24]~63_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~64_combout\);

-- Location: LCCOMB_X33_Y14_N22
\nios2_qsys_0|E_alu_result[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~80_combout\ = (\nios2_qsys_0|E_alu_result[24]~64_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_result[24]~64_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[24]~80_combout\);

-- Location: LCFF_X33_Y14_N23
\nios2_qsys_0|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[24]~80_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(24));

-- Location: LCCOMB_X33_Y14_N30
\nios2_qsys_0|W_rf_wr_data[24]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[24]~33_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte3_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & ((\nios2_qsys_0|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(0),
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|W_alu_result\(24),
	combout => \nios2_qsys_0|W_rf_wr_data[24]~33_combout\);

-- Location: LCCOMB_X32_Y15_N24
\nios2_qsys_0|E_src2[23]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[23]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_qsys_0|E_src2[23]~0_combout\);

-- Location: LCFF_X32_Y15_N25
\nios2_qsys_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[23]~0_combout\,
	sdata => \nios2_qsys_0|D_iw\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(23));

-- Location: LCCOMB_X33_Y18_N8
\nios2_qsys_0|E_logic_result[23]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[23]~14_combout\ = (\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(23)))))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(23),
	datac => \nios2_qsys_0|E_src1\(23),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[23]~14_combout\);

-- Location: LCCOMB_X33_Y18_N10
\nios2_qsys_0|E_alu_result[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~34_combout\ = (\nios2_qsys_0|E_alu_result[23]~33_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(23))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\))) # (!\nios2_qsys_0|E_alu_result[23]~33_combout\ & 
-- (\nios2_qsys_0|W_alu_result[17]~16_combout\ & (\nios2_qsys_0|E_logic_result[23]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[23]~33_combout\,
	datab => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datac => \nios2_qsys_0|E_logic_result[23]~14_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_alu_result[23]~34_combout\);

-- Location: LCCOMB_X33_Y14_N20
\nios2_qsys_0|E_alu_result[23]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~65_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[23]~34_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[23]~34_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[23]~65_combout\);

-- Location: LCFF_X33_Y14_N21
\nios2_qsys_0|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[23]~65_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(23));

-- Location: LCCOMB_X25_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23]~2_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23]~2_combout\);

-- Location: LCFF_X25_Y13_N21
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X31_Y13_N12
\rsp_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~13_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (\rsp_xbar_demux|src1_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	combout => \rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X33_Y14_N0
\nios2_qsys_0|av_ld_byte2_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~13_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\);

-- Location: LCFF_X33_Y14_N1
\nios2_qsys_0|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(7));

-- Location: LCCOMB_X33_Y14_N24
\nios2_qsys_0|W_rf_wr_data[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[23]~18_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte2_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|W_alu_result\(23),
	datad => \nios2_qsys_0|av_ld_byte2_data\(7),
	combout => \nios2_qsys_0|W_rf_wr_data[23]~18_combout\);

-- Location: LCCOMB_X25_Y15_N2
\nios2_qsys_0|E_st_data[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[19]~4_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_qsys_0|E_st_data[19]~4_combout\);

-- Location: LCFF_X25_Y15_N3
\nios2_qsys_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[19]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(19));

-- Location: LCCOMB_X25_Y15_N28
\cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~23_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X16_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCFF_X16_Y12_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X16_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCFF_X16_Y12_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X20_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: LCCOMB_X16_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & ((\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X16_Y13_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: LCFF_X15_Y13_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X14_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X14_Y12_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X13_Y12_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X13_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|irf_reg[1][0]~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X13_Y12_N7
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X15_Y13_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: LCFF_X15_Y13_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X12_Y12_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd1~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24_combout\);

-- Location: LCFF_X20_Y12_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X18_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~0_combout\);

-- Location: LCFF_X18_Y13_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~0_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X18_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout\);

-- Location: LCFF_X18_Y13_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X16_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ & (!\auto_hub|irf_reg[1][0]~regout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCFF_X16_Y13_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X15_Y13_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X15_Y13_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X19_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X19_Y13_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X16_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X16_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|irf_reg[1][0]~regout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCFF_X16_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X15_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCFF_X15_Y13_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X18_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout\);

-- Location: LCFF_X18_Y13_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X18_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout\);

-- Location: LCFF_X18_Y13_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X25_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22]~1_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22]~1_combout\);

-- Location: LCFF_X25_Y13_N3
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X33_Y15_N8
\cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~3_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: M4K_X41_Y18
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N30
\rsp_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~14_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \rsp_xbar_demux|src1_valid~combout\)))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & (\rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X30_Y14_N28
\nios2_qsys_0|av_ld_byte2_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[6]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~14_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[6]~2_combout\);

-- Location: LCCOMB_X33_Y15_N20
\cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~30_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: M4K_X41_Y11
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (\rsp_xbar_demux|src1_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X30_Y14_N22
\nios2_qsys_0|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_payload~0_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCFF_X30_Y14_N23
\nios2_qsys_0|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(6));

-- Location: LCFF_X30_Y14_N29
\nios2_qsys_0|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[6]~2_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X30_Y14_N0
\nios2_qsys_0|W_rf_wr_data[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[22]~19_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte2_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(22) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(22),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(6),
	combout => \nios2_qsys_0|W_rf_wr_data[22]~19_combout\);

-- Location: LCCOMB_X37_Y16_N26
\nios2_qsys_0|R_src1[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[20]~43_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|R_src1[20]~43_combout\);

-- Location: LCFF_X37_Y16_N27
\nios2_qsys_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[20]~43_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(20));

-- Location: LCCOMB_X33_Y16_N2
\nios2_qsys_0|E_shift_rot_result_nxt[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(23)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\);

-- Location: LCCOMB_X37_Y16_N6
\nios2_qsys_0|R_src1[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[22]~41_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_qsys_0|R_src1[22]~41_combout\);

-- Location: LCFF_X37_Y16_N7
\nios2_qsys_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[22]~41_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(22));

-- Location: LCFF_X33_Y16_N3
\nios2_qsys_0|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\,
	sdata => \nios2_qsys_0|E_src1\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X33_Y17_N28
\nios2_qsys_0|E_shift_rot_result_nxt[21]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(22))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(22),
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\);

-- Location: LCFF_X33_Y17_N29
\nios2_qsys_0|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\,
	sdata => \nios2_qsys_0|E_src1\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X33_Y17_N6
\nios2_qsys_0|E_shift_rot_result_nxt[20]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(21)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|E_shift_rot_result\(21),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\);

-- Location: LCFF_X33_Y17_N7
\nios2_qsys_0|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\,
	sdata => \nios2_qsys_0|E_src1\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X33_Y17_N22
\nios2_qsys_0|E_alu_result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~40_combout\ = (\nios2_qsys_0|E_alu_result[20]~39_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(20)) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|E_alu_result[20]~39_combout\ & 
-- (\nios2_qsys_0|Add1~40_combout\ & (\nios2_qsys_0|W_alu_result[17]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[20]~39_combout\,
	datab => \nios2_qsys_0|Add1~40_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_alu_result[20]~40_combout\);

-- Location: LCCOMB_X32_Y14_N0
\nios2_qsys_0|E_alu_result[20]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~68_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & \nios2_qsys_0|E_alu_result[20]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios2_qsys_0|E_alu_result[20]~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~68_combout\);

-- Location: LCFF_X32_Y14_N1
\nios2_qsys_0|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[20]~68_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(20));

-- Location: LCCOMB_X30_Y15_N12
\nios2_qsys_0|W_rf_wr_data[20]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[20]~21_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte2_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(4),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|W_alu_result\(20),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[20]~21_combout\);

-- Location: LCCOMB_X32_Y15_N18
\nios2_qsys_0|E_src2[18]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[18]~5_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[18]~5_combout\);

-- Location: LCFF_X32_Y15_N19
\nios2_qsys_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[18]~5_combout\,
	sdata => \nios2_qsys_0|D_iw\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(18));

-- Location: LCCOMB_X33_Y17_N8
\nios2_qsys_0|E_logic_result[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[18]~19_combout\ = (\nios2_qsys_0|E_src1\(18) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(18) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(18) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src2\(18))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(18),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[18]~19_combout\);

-- Location: LCCOMB_X33_Y17_N4
\nios2_qsys_0|E_alu_result[18]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~43_combout\ = (\nios2_qsys_0|W_alu_result[17]~16_combout\ & ((\nios2_qsys_0|E_logic_result[18]~19_combout\) # ((\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[17]~17_combout\ & \nios2_qsys_0|Add2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	datab => \nios2_qsys_0|E_logic_result[18]~19_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|Add2~36_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~43_combout\);

-- Location: LCCOMB_X30_Y17_N12
\nios2_qsys_0|E_shift_rot_result_nxt[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[14]~5_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(15)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(13),
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[14]~5_combout\);

-- Location: LCFF_X30_Y17_N13
\nios2_qsys_0|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[14]~5_combout\,
	sdata => \nios2_qsys_0|E_src1\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X30_Y17_N26
\nios2_qsys_0|E_shift_rot_result_nxt[15]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[15]~4_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(16))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(14),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[15]~4_combout\);

-- Location: LCCOMB_X29_Y16_N24
\nios2_qsys_0|E_src1[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[15]~3_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(19),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[15]~3_combout\);

-- Location: LCCOMB_X30_Y18_N12
\nios2_qsys_0|E_arith_result[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[15]~0_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~30_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~30_combout\,
	datac => \nios2_qsys_0|Add1~30_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[15]~0_combout\);

-- Location: LCCOMB_X30_Y18_N6
\nios2_qsys_0|F_pc_no_crst_nxt[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[13]~1_combout\ = (!\nios2_qsys_0|R_ctrl_exception~regout\ & ((\nios2_qsys_0|F_pc_no_crst_nxt[13]~0_combout\) # ((\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & \nios2_qsys_0|E_arith_result[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_no_crst_nxt[13]~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_exception~regout\,
	datac => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datad => \nios2_qsys_0|E_arith_result[15]~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[13]~1_combout\);

-- Location: LCFF_X30_Y18_N7
\nios2_qsys_0|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc_no_crst_nxt[13]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(13));

-- Location: LCCOMB_X27_Y18_N24
\nios2_qsys_0|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[12]~24_combout\ = (\nios2_qsys_0|F_pc\(12) & (!\nios2_qsys_0|F_pc_plus_one[11]~23\ & VCC)) # (!\nios2_qsys_0|F_pc\(12) & (\nios2_qsys_0|F_pc_plus_one[11]~23\ $ (GND)))
-- \nios2_qsys_0|F_pc_plus_one[12]~25\ = CARRY((!\nios2_qsys_0|F_pc\(12) & !\nios2_qsys_0|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(12),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[11]~23\,
	combout => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X27_Y18_N26
\nios2_qsys_0|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[13]~26_combout\ = \nios2_qsys_0|F_pc_plus_one[12]~25\ $ (\nios2_qsys_0|F_pc\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|F_pc\(13),
	cin => \nios2_qsys_0|F_pc_plus_one[12]~25\,
	combout => \nios2_qsys_0|F_pc_plus_one[13]~26_combout\);

-- Location: LCFF_X29_Y16_N25
\nios2_qsys_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[15]~3_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(15));

-- Location: LCFF_X30_Y17_N27
\nios2_qsys_0|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[15]~4_combout\,
	sdata => \nios2_qsys_0|E_src1\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X30_Y17_N16
\nios2_qsys_0|E_shift_rot_result_nxt[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[16]~15_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(17))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(17),
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[16]~15_combout\);

-- Location: LCCOMB_X37_Y16_N0
\nios2_qsys_0|R_src1[16]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[16]~46_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios2_qsys_0|R_src1[16]~46_combout\);

-- Location: LCFF_X37_Y16_N1
\nios2_qsys_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[16]~46_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(16));

-- Location: LCFF_X30_Y17_N17
\nios2_qsys_0|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[16]~15_combout\,
	sdata => \nios2_qsys_0|E_src1\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X33_Y17_N0
\nios2_qsys_0|E_shift_rot_result_nxt[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[17]~17_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(18)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(16),
	datad => \nios2_qsys_0|E_shift_rot_result\(18),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[17]~17_combout\);

-- Location: LCFF_X33_Y17_N1
\nios2_qsys_0|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[17]~17_combout\,
	sdata => \nios2_qsys_0|E_src1\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(17));

-- Location: LCCOMB_X33_Y17_N10
\nios2_qsys_0|E_shift_rot_result_nxt[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[18]~19_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(19))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[18]~19_combout\);

-- Location: LCCOMB_X37_Y16_N30
\nios2_qsys_0|R_src1[18]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[18]~45_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_src1~37_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1[18]~45_combout\);

-- Location: LCFF_X37_Y16_N31
\nios2_qsys_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[18]~45_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(18));

-- Location: LCFF_X33_Y17_N11
\nios2_qsys_0|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[18]~19_combout\,
	sdata => \nios2_qsys_0|E_src1\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X33_Y17_N30
\nios2_qsys_0|E_alu_result[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~44_combout\ = (\nios2_qsys_0|E_alu_result[18]~43_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(18)) # (!\nios2_qsys_0|W_alu_result[17]~17_combout\)))) # (!\nios2_qsys_0|E_alu_result[18]~43_combout\ & 
-- (\nios2_qsys_0|Add1~36_combout\ & (\nios2_qsys_0|W_alu_result[17]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~36_combout\,
	datab => \nios2_qsys_0|E_alu_result[18]~43_combout\,
	datac => \nios2_qsys_0|W_alu_result[17]~17_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(18),
	combout => \nios2_qsys_0|E_alu_result[18]~44_combout\);

-- Location: LCCOMB_X32_Y14_N2
\nios2_qsys_0|E_alu_result[18]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~70_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[18]~44_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[18]~44_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[18]~70_combout\);

-- Location: LCFF_X32_Y14_N3
\nios2_qsys_0|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[18]~70_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(18));

-- Location: LCCOMB_X27_Y15_N8
\cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~25_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: M4K_X41_Y13
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N24
\rsp_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~21_combout\ = (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))) # (!\rsp_xbar_demux_001|src1_valid~combout\ & (\rsp_xbar_demux|src1_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X32_Y14_N16
\nios2_qsys_0|av_ld_byte2_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[2]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~21_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[2]~6_combout\);

-- Location: LCFF_X32_Y14_N17
\nios2_qsys_0|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[2]~6_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X32_Y14_N12
\nios2_qsys_0|W_rf_wr_data[18]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[18]~23_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte2_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(18) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \nios2_qsys_0|W_alu_result\(18),
	datac => \nios2_qsys_0|av_ld_byte2_data\(2),
	datad => \nios2_qsys_0|E_alu_result~32_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[18]~23_combout\);

-- Location: LCFF_X25_Y17_N27
\nios2_qsys_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(2));

-- Location: LCCOMB_X25_Y17_N4
\cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~4_combout\ = (\nios2_qsys_0|d_writedata\(2) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(2),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X25_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21]~18_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21]~18_combout\);

-- Location: LCFF_X25_Y13_N1
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X30_Y14_N10
\nios2_qsys_0|F_iw[21]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~50_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \nios2_qsys_0|F_iw[21]~50_combout\);

-- Location: LCCOMB_X30_Y13_N28
\nios2_qsys_0|F_iw[21]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~51_combout\ = (\nios2_qsys_0|F_iw[21]~50_combout\) # (((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))) # (!\nios2_qsys_0|D_iw[12]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|F_iw[21]~50_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[21]~51_combout\);

-- Location: LCFF_X30_Y13_N29
\nios2_qsys_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[21]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X32_Y15_N6
\nios2_qsys_0|E_src2[17]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[17]~8_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_qsys_0|E_src2[17]~8_combout\);

-- Location: LCFF_X32_Y15_N7
\nios2_qsys_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[17]~8_combout\,
	sdata => \nios2_qsys_0|D_iw\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(17));

-- Location: LCCOMB_X30_Y16_N0
\nios2_qsys_0|E_logic_result[17]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[17]~25_combout\ = (\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(17)))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(17)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(17),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(17),
	combout => \nios2_qsys_0|E_logic_result[17]~25_combout\);

-- Location: LCCOMB_X30_Y16_N26
\nios2_qsys_0|E_alu_result[17]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~50_combout\ = (\nios2_qsys_0|E_alu_result[17]~49_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(17)) # (!\nios2_qsys_0|W_alu_result[17]~16_combout\)))) # (!\nios2_qsys_0|E_alu_result[17]~49_combout\ & 
-- (\nios2_qsys_0|E_logic_result[17]~25_combout\ & ((\nios2_qsys_0|W_alu_result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[17]~49_combout\,
	datab => \nios2_qsys_0|E_logic_result[17]~25_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|W_alu_result[17]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~50_combout\);

-- Location: LCCOMB_X32_Y14_N22
\nios2_qsys_0|E_alu_result[17]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~73_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\nios2_qsys_0|E_alu_result[17]~50_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datab => \nios2_qsys_0|E_alu_result[17]~50_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios2_qsys_0|E_alu_result[17]~73_combout\);

-- Location: LCFF_X32_Y14_N23
\nios2_qsys_0|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_alu_result[17]~73_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(17));

-- Location: LCCOMB_X29_Y15_N28
\nios2_qsys_0|W_rf_wr_data[17]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[17]~26_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte2_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|W_alu_result\(17) & !\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(1),
	datab => \nios2_qsys_0|W_alu_result\(17),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[17]~26_combout\);

-- Location: LCFF_X21_Y15_N3
\nios2_qsys_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[24]~feeder_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(24));

-- Location: LCCOMB_X21_Y15_N20
\cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~7_combout\ = (\nios2_qsys_0|d_writedata\(24) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(24),
	datac => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X20_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~1_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~1_combout\);

-- Location: LCCOMB_X15_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: LCFF_X15_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCFF_X20_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~1_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X18_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~2_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~2_combout\);

-- Location: LCCOMB_X13_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X13_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X18_Y13_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~2_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X18_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X18_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X18_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X18_Y13_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X16_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(31))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X18_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X18_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: LCFF_X16_Y13_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCFF_X16_Y12_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCFF_X19_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X19_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\) # (GND)))
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\ = CARRY((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCFF_X19_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X19_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\ = \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\ $ 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: LCFF_X19_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X18_Y13_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~5_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~5_combout\);

-- Location: LCFF_X18_Y13_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~5_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X19_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X19_Y13_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X18_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X18_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X18_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X19_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCFF_X19_Y13_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X18_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X18_Y12_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(30)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X18_Y12_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X16_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: LCFF_X16_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCFF_X19_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X16_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X16_Y12_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X18_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X18_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X19_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X19_Y13_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X18_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X18_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(29)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X18_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X18_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\) # 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X18_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X15_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X15_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X15_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X15_Y12_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCFF_X19_Y12_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X16_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|irf_reg[1][0]~regout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X16_Y13_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCFF_X15_Y13_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X19_Y12_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout\);

-- Location: LCFF_X19_Y12_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X24_Y14_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19]~19_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19]~19_combout\);

-- Location: LCFF_X24_Y14_N9
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19]~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X24_Y14_N18
\nios2_qsys_0|F_iw[19]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~52_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & ((\rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[19]~52_combout\);

-- Location: LCCOMB_X30_Y13_N4
\nios2_qsys_0|F_iw[19]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~53_combout\ = ((\nios2_qsys_0|F_iw[19]~52_combout\) # ((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))) # (!\nios2_qsys_0|D_iw[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \nios2_qsys_0|F_iw[19]~52_combout\,
	combout => \nios2_qsys_0|F_iw[19]~53_combout\);

-- Location: LCFF_X30_Y13_N5
\nios2_qsys_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[19]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(19));

-- Location: LCCOMB_X33_Y15_N0
\nios2_qsys_0|R_src2_lo[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[13]~8_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(19))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(19),
	datac => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios2_qsys_0|R_src2_lo[13]~8_combout\);

-- Location: LCFF_X33_Y15_N1
\nios2_qsys_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[13]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(13));

-- Location: LCCOMB_X30_Y17_N10
\nios2_qsys_0|E_logic_result[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[13]~6_combout\ = (\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(13) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(13),
	datab => \nios2_qsys_0|E_src2\(13),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[13]~6_combout\);

-- Location: LCCOMB_X29_Y17_N28
\nios2_qsys_0|W_alu_result[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~5_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[13]~6_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[11]~3_combout\,
	datab => \nios2_qsys_0|E_logic_result[13]~6_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[13]~5_combout\);

-- Location: LCCOMB_X30_Y17_N14
\nios2_qsys_0|E_shift_rot_result_nxt[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(14))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(14),
	datab => \nios2_qsys_0|E_shift_rot_result\(12),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\);

-- Location: LCFF_X30_Y17_N15
\nios2_qsys_0|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\,
	sdata => \nios2_qsys_0|E_src1\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(13));

-- Location: LCFF_X29_Y17_N29
\nios2_qsys_0|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[13]~5_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(13));

-- Location: LCCOMB_X29_Y18_N18
\nios2_qsys_0|F_pc[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[11]~3_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~26_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~26_combout\,
	datab => \nios2_qsys_0|Add1~26_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[11]~3_combout\);

-- Location: LCFF_X29_Y18_N19
\nios2_qsys_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[11]~3_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(11));

-- Location: LCCOMB_X29_Y18_N28
\cmd_xbar_mux_001|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(49) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(11)) # ((\nios2_qsys_0|W_alu_result\(13) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(13) & 
-- (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(11),
	combout => \cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X27_Y16_N30
\nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~5_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (\nios2_qsys_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~5_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~6_combout\,
	combout => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X27_Y16_N31
\nios2_qsys_0|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_byteenable\(1));

-- Location: LCCOMB_X22_Y15_N12
\cmd_xbar_mux_001|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(33) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|d_byteenable\(1),
	combout => \cmd_xbar_mux_001|src_data\(33));

-- Location: M4K_X41_Y7
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15]~10_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15]~10_combout\);

-- Location: LCFF_X25_Y13_N17
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X29_Y14_N16
\rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~1_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X29_Y14_N10
\rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~2_combout\ = (\rsp_xbar_mux_001|src_payload~1_combout\) # ((\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X27_Y14_N10
\nios2_qsys_0|av_ld_byte1_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\);

-- Location: LCCOMB_X30_Y14_N16
\nios2_qsys_0|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data_en~0_combout\ = ((\nios2_qsys_0|av_ld_rshift8~0_combout\) # ((\nios2_qsys_0|D_iw\(4)) # (!\nios2_qsys_0|av_ld_aligning_data~regout\))) # (!\nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X27_Y14_N11
\nios2_qsys_0|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X29_Y17_N2
\nios2_qsys_0|W_rf_wr_data[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[15]~8_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(15) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(15),
	datab => \nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(7),
	combout => \nios2_qsys_0|W_rf_wr_data[15]~8_combout\);

-- Location: LCCOMB_X32_Y15_N30
\nios2_qsys_0|E_st_data[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[21]~3_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_qsys_0|E_st_data[21]~3_combout\);

-- Location: LCFF_X32_Y15_N31
\nios2_qsys_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[21]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(21));

-- Location: LCCOMB_X25_Y15_N0
\cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~22_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(21),
	combout => \cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M4K_X41_Y22
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N14
\rsp_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~15_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X30_Y14_N26
\rsp_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~16_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~15_combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X30_Y14_N18
\nios2_qsys_0|av_ld_byte2_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[5]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~16_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[5]~3_combout\);

-- Location: LCFF_X30_Y14_N19
\nios2_qsys_0|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[5]~3_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(5));

-- Location: LCFF_X27_Y14_N7
\nios2_qsys_0|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X29_Y15_N22
\nios2_qsys_0|W_rf_wr_data[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(13) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(13),
	datab => \nios2_qsys_0|av_ld_byte1_data\(5),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[13]~10_combout\);

-- Location: LCCOMB_X30_Y17_N18
\nios2_qsys_0|R_src2_lo[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[12]~9_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(18))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(18),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_lo[12]~9_combout\);

-- Location: LCFF_X30_Y17_N19
\nios2_qsys_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[12]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(12));

-- Location: LCCOMB_X29_Y18_N12
\nios2_qsys_0|F_pc[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[10]~4_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~24_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~24_combout\,
	datab => \nios2_qsys_0|Add2~24_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[10]~4_combout\);

-- Location: LCCOMB_X30_Y17_N4
\nios2_qsys_0|E_logic_result[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[12]~3_combout\ = (\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(12) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|E_src2\(12) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(12) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[12]~3_combout\);

-- Location: LCCOMB_X29_Y17_N6
\nios2_qsys_0|W_alu_result[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~6_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[12]~3_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|F_pc[10]~4_combout\,
	datad => \nios2_qsys_0|E_logic_result[12]~3_combout\,
	combout => \nios2_qsys_0|W_alu_result[12]~6_combout\);

-- Location: LCFF_X29_Y17_N7
\nios2_qsys_0|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[12]~6_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(12));

-- Location: LCCOMB_X29_Y18_N10
\cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(48) = (\nios2_qsys_0|F_pc\(10) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(12))))) # (!\nios2_qsys_0|F_pc\(10) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- (\nios2_qsys_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(12),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(48));

-- Location: M4K_X41_Y8
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12]~15_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12]~15_combout\);

-- Location: LCFF_X29_Y13_N17
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X29_Y13_N0
\rsp_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~7_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X29_Y13_N26
\rsp_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~8_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~7_combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \rsp_xbar_mux_001|src_payload~7_combout\,
	combout => \rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X27_Y14_N24
\nios2_qsys_0|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[4]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~8_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[4]~4_combout\);

-- Location: LCCOMB_X31_Y14_N8
\nios2_qsys_0|av_ld_byte2_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~18_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\);

-- Location: LCFF_X31_Y14_N9
\nios2_qsys_0|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(4));

-- Location: LCFF_X27_Y14_N25
\nios2_qsys_0|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[4]~4_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X29_Y15_N0
\nios2_qsys_0|W_rf_wr_data[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[12]~11_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(12) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \nios2_qsys_0|av_ld_byte1_data\(4),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[12]~11_combout\);

-- Location: LCCOMB_X34_Y17_N4
\nios2_qsys_0|E_src1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[9]~9_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[9]~9_combout\);

-- Location: LCFF_X34_Y17_N5
\nios2_qsys_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[9]~9_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(9));

-- Location: LCFF_X30_Y17_N29
\nios2_qsys_0|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\,
	sdata => \nios2_qsys_0|E_src1\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(9));

-- Location: LCFF_X29_Y15_N27
\nios2_qsys_0|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[9]~9_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(9));

-- Location: LCCOMB_X26_Y15_N22
\nios2_qsys_0|W_rf_wr_data[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[9]~1_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte1_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(1),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|W_alu_result\(9),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[9]~1_combout\);

-- Location: LCCOMB_X37_Y16_N2
\nios2_qsys_0|R_src1[0]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[0]~39_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_src1~37_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	combout => \nios2_qsys_0|R_src1[0]~39_combout\);

-- Location: LCFF_X37_Y16_N3
\nios2_qsys_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[0]~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(0));

-- Location: LCCOMB_X31_Y18_N18
\nios2_qsys_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~2_combout\ = (\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|Add1~1\ & VCC)))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & 
-- ((\nios2_qsys_0|Add1~1\) # (GND))) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add1~1\))))
-- \nios2_qsys_0|Add1~3\ = CARRY((\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|E_src2\(1) & !\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1)) # (!\nios2_qsys_0|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(1),
	datab => \nios2_qsys_0|E_src2\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~1\,
	combout => \nios2_qsys_0|Add1~2_combout\,
	cout => \nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X31_Y18_N24
\nios2_qsys_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~8_combout\ = ((\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|Add1~7\)))) # (GND)
-- \nios2_qsys_0|Add1~9\ = CARRY((\nios2_qsys_0|E_src1\(4) & ((!\nios2_qsys_0|Add1~7\) # (!\nios2_qsys_0|E_src2\(4)))) # (!\nios2_qsys_0|E_src1\(4) & (!\nios2_qsys_0|E_src2\(4) & !\nios2_qsys_0|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|E_src2\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~7\,
	combout => \nios2_qsys_0|Add1~8_combout\,
	cout => \nios2_qsys_0|Add1~9\);

-- Location: LCCOMB_X31_Y18_N26
\nios2_qsys_0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~10_combout\ = (\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|Add1~9\) # (GND))))) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|E_src1\(5) & 
-- (\nios2_qsys_0|Add1~9\ & VCC)) # (!\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|Add1~9\))))
-- \nios2_qsys_0|Add1~11\ = CARRY((\nios2_qsys_0|E_src2\(5) & ((!\nios2_qsys_0|Add1~9\) # (!\nios2_qsys_0|E_src1\(5)))) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|E_src1\(5) & !\nios2_qsys_0|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(5),
	datab => \nios2_qsys_0|E_src1\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~9\,
	combout => \nios2_qsys_0|Add1~10_combout\,
	cout => \nios2_qsys_0|Add1~11\);

-- Location: LCCOMB_X31_Y18_N28
\nios2_qsys_0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~12_combout\ = ((\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|Add1~11\)))) # (GND)
-- \nios2_qsys_0|Add1~13\ = CARRY((\nios2_qsys_0|E_src1\(6) & ((!\nios2_qsys_0|Add1~11\) # (!\nios2_qsys_0|E_src2\(6)))) # (!\nios2_qsys_0|E_src1\(6) & (!\nios2_qsys_0|E_src2\(6) & !\nios2_qsys_0|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|E_src2\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~11\,
	combout => \nios2_qsys_0|Add1~12_combout\,
	cout => \nios2_qsys_0|Add1~13\);

-- Location: LCCOMB_X31_Y17_N2
\nios2_qsys_0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~18_combout\ = (\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src2\(9) & (\nios2_qsys_0|Add1~17\ & VCC)))) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & 
-- ((\nios2_qsys_0|Add1~17\) # (GND))) # (!\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|Add1~17\))))
-- \nios2_qsys_0|Add1~19\ = CARRY((\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|E_src2\(9) & !\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9)) # (!\nios2_qsys_0|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(9),
	datab => \nios2_qsys_0|E_src2\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~17\,
	combout => \nios2_qsys_0|Add1~18_combout\,
	cout => \nios2_qsys_0|Add1~19\);

-- Location: LCCOMB_X29_Y18_N24
\nios2_qsys_0|F_pc[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[7]~6_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~18_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~18_combout\,
	datab => \nios2_qsys_0|Add1~18_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[7]~6_combout\);

-- Location: LCFF_X29_Y18_N25
\nios2_qsys_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[7]~6_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(7));

-- Location: LCCOMB_X26_Y15_N6
\cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(45) = (\nios2_qsys_0|W_alu_result\(9) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(7))))) # (!\nios2_qsys_0|W_alu_result\(9) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- ((\nios2_qsys_0|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(9),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(7),
	combout => \cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X27_Y16_N22
\nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~5_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~5_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~6_combout\,
	combout => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X27_Y16_N23
\nios2_qsys_0|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_byteenable\(0));

-- Location: LCCOMB_X25_Y15_N18
\cmd_xbar_mux_001|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(32) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \cmd_xbar_mux_001|src_data\(32));

-- Location: M4K_X17_Y23
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y16_N28
\cmd_xbar_mux_003|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~2_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \cmd_xbar_mux_003|src_payload~2_combout\);

-- Location: LCCOMB_X22_Y16_N0
\uart_0|the_nios_uart_0_regs|tx_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[6]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~2_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[6]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N28
\cmd_xbar_mux_003|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_data\(40) = (\cmd_xbar_mux_003|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(2)) # ((\nios2_qsys_0|W_alu_result\(4) & \cmd_xbar_mux_003|saved_grant\(1))))) # (!\cmd_xbar_mux_003|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(4) & 
-- (\cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(2),
	combout => \cmd_xbar_mux_003|src_data\(40));

-- Location: LCCOMB_X32_Y18_N0
\nios2_qsys_0|E_logic_result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[2]~0_combout\ = (\nios2_qsys_0|E_src1\(2) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(2)))))) # (!\nios2_qsys_0|E_src1\(2) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(2)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(2),
	combout => \nios2_qsys_0|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X29_Y17_N16
\nios2_qsys_0|W_alu_result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[2]~0_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|F_pc[0]~0_combout\,
	datad => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	combout => \nios2_qsys_0|W_alu_result[2]~0_combout\);

-- Location: LCCOMB_X34_Y18_N24
\nios2_qsys_0|E_shift_rot_result_nxt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(3)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(1),
	datab => \nios2_qsys_0|E_shift_rot_result\(3),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: LCFF_X34_Y18_N25
\nios2_qsys_0|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\,
	sdata => \nios2_qsys_0|E_src1\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(2));

-- Location: LCFF_X29_Y17_N17
\nios2_qsys_0|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[2]~0_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(2));

-- Location: LCCOMB_X25_Y17_N8
\cmd_xbar_mux_003|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_data\(38) = (\cmd_xbar_mux_003|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(0)) # ((\nios2_qsys_0|W_alu_result\(2) & \cmd_xbar_mux_003|saved_grant\(1))))) # (!\cmd_xbar_mux_003|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(2) & 
-- (\cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(0),
	combout => \cmd_xbar_mux_003|src_data\(38));

-- Location: LCCOMB_X23_Y16_N24
\uart_0|the_nios_uart_0_regs|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(40) & \cmd_xbar_mux_003|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(40),
	datac => \cmd_xbar_mux_003|src_data\(38),
	combout => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y19_N26
\nios2_qsys_0_data_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|read_accepted~1_combout\ = (!\nios2_qsys_0_data_master_translator|read_accepted~regout\ & \nios2_qsys_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datac => \nios2_qsys_0|d_read~regout\,
	combout => \nios2_qsys_0_data_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X24_Y17_N4
\cmd_xbar_mux_003|src_data[55]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_data\(55) = (\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & ((\cmd_xbar_mux_003|saved_grant\(0)) # ((\nios2_qsys_0_data_master_translator|read_accepted~1_combout\ & \cmd_xbar_mux_003|saved_grant\(1))))) # 
-- (!\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & (((\nios2_qsys_0_data_master_translator|read_accepted~1_combout\ & \cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datab => \cmd_xbar_mux_003|saved_grant\(0),
	datac => \nios2_qsys_0_data_master_translator|read_accepted~1_combout\,
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_data\(55));

-- Location: LCCOMB_X23_Y17_N8
\uart_0_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|read_latency_shift_reg~0_combout\ = (\cmd_xbar_demux_001|sink_ready~0_combout\ & (\cmd_xbar_mux_003|WideOr1~combout\ & \cmd_xbar_mux_003|src_data\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \cmd_xbar_mux_003|WideOr1~combout\,
	datac => \cmd_xbar_mux_003|src_data\(55),
	combout => \uart_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\uart_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\uart_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: LCFF_X23_Y17_N17
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X23_Y17_N14
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\cmd_xbar_mux_003|src_data\(55) & (\cmd_xbar_mux_003|WideOr1~combout\ & !\uart_0_s1_translator|uav_waitrequest~0_combout\))) # 
-- (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \cmd_xbar_mux_003|src_data\(55),
	datac => \cmd_xbar_mux_003|WideOr1~combout\,
	datad => \uart_0_s1_translator|uav_waitrequest~0_combout\,
	combout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X24_Y13_N0
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X24_Y13_N1
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y16_N20
\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\ = (\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\ & (\uart_0|the_nios_uart_0_regs|Equal2~0_combout\ & (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cmd_xbar_mux_003|WideOr1~combout\,
	combout => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\);

-- Location: LCFF_X22_Y16_N1
\uart_0|the_nios_uart_0_regs|tx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(6));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\uart0_rxd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_uart0_rxd,
	combout => \uart0_rxd~combout\);

-- Location: LCCOMB_X32_Y20_N0
\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ = \uart0_rxd~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart0_rxd~combout\,
	combout => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X32_Y20_N1
\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X30_Y20_N29
\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X29_Y20_N0
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ = (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datad => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\);

-- Location: LCCOMB_X30_Y20_N22
\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: LCFF_X30_Y20_N23
\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\);

-- Location: LCCOMB_X30_Y20_N28
\uart_0|the_nios_uart_0_rx|rxd_edge\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|rxd_edge~combout\ = \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart_0|the_nios_uart_0_rx|rxd_edge~combout\);

-- Location: LCCOMB_X30_Y20_N26
\uart_0|the_nios_uart_0_rx|baud_rate_counter~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~16_combout\ = (\uart_0|the_nios_uart_0_rx|always2~0_combout\ & ((\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (!\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\)))) # 
-- (!\uart_0|the_nios_uart_0_rx|always2~0_combout\ & (\uart_0|the_nios_uart_0_rx|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|Add0~10_combout\,
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~16_combout\);

-- Location: LCFF_X30_Y20_N27
\uart_0|the_nios_uart_0_rx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X30_Y20_N30
\uart_0|the_nios_uart_0_rx|baud_rate_counter~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~18_combout\ = (\uart_0|the_nios_uart_0_rx|always2~0_combout\ & ((\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (!\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\)))) # 
-- (!\uart_0|the_nios_uart_0_rx|always2~0_combout\ & (\uart_0|the_nios_uart_0_rx|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|Add0~2_combout\,
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~18_combout\);

-- Location: LCFF_X30_Y20_N31
\uart_0|the_nios_uart_0_rx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X30_Y20_N0
\uart_0|the_nios_uart_0_rx|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~1_cout\ = CARRY(\uart_0|the_nios_uart_0_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0),
	datad => VCC,
	cout => \uart_0|the_nios_uart_0_rx|Add0~1_cout\);

-- Location: LCCOMB_X30_Y20_N4
\uart_0|the_nios_uart_0_rx|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~4_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(2) & ((GND) # (!\uart_0|the_nios_uart_0_rx|Add0~3\))) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(2) & (\uart_0|the_nios_uart_0_rx|Add0~3\ $ (GND)))
-- \uart_0|the_nios_uart_0_rx|Add0~5\ = CARRY((\uart_0|the_nios_uart_0_rx|baud_rate_counter\(2)) # (!\uart_0|the_nios_uart_0_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~3\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~4_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~5\);

-- Location: LCCOMB_X30_Y20_N8
\uart_0|the_nios_uart_0_rx|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~8_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(4) & ((GND) # (!\uart_0|the_nios_uart_0_rx|Add0~7\))) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(4) & (\uart_0|the_nios_uart_0_rx|Add0~7\ $ (GND)))
-- \uart_0|the_nios_uart_0_rx|Add0~9\ = CARRY((\uart_0|the_nios_uart_0_rx|baud_rate_counter\(4)) # (!\uart_0|the_nios_uart_0_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~7\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~8_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~9\);

-- Location: LCCOMB_X30_Y20_N12
\uart_0|the_nios_uart_0_rx|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~12_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(6) & ((GND) # (!\uart_0|the_nios_uart_0_rx|Add0~11\))) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(6) & (\uart_0|the_nios_uart_0_rx|Add0~11\ $ (GND)))
-- \uart_0|the_nios_uart_0_rx|Add0~13\ = CARRY((\uart_0|the_nios_uart_0_rx|baud_rate_counter\(6)) # (!\uart_0|the_nios_uart_0_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~11\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~12_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~13\);

-- Location: LCCOMB_X29_Y20_N6
\uart_0|the_nios_uart_0_rx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Equal0~2_combout\ = (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(0) & (\uart_0|the_nios_uart_0_rx|Equal0~1_combout\ & \uart_0|the_nios_uart_0_rx|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0),
	datac => \uart_0|the_nios_uart_0_rx|Equal0~1_combout\,
	datad => \uart_0|the_nios_uart_0_rx|Equal0~0_combout\,
	combout => \uart_0|the_nios_uart_0_rx|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y20_N16
\uart_0|the_nios_uart_0_rx|baud_rate_counter~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~15_combout\ = (\uart_0|the_nios_uart_0_rx|Add0~12_combout\ & ((\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\ $ (\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0))) # 
-- (!\uart_0|the_nios_uart_0_rx|Equal0~2_combout\))) # (!\uart_0|the_nios_uart_0_rx|Add0~12_combout\ & (\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\ $ ((\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|Add0~12_combout\,
	datad => \uart_0|the_nios_uart_0_rx|Equal0~2_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~15_combout\);

-- Location: LCFF_X29_Y20_N17
\uart_0|the_nios_uart_0_rx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X30_Y20_N14
\uart_0|the_nios_uart_0_rx|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~14_combout\ = (\uart_0|the_nios_uart_0_rx|baud_rate_counter\(7) & (\uart_0|the_nios_uart_0_rx|Add0~13\ & VCC)) # (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(7) & (!\uart_0|the_nios_uart_0_rx|Add0~13\))
-- \uart_0|the_nios_uart_0_rx|Add0~15\ = CARRY((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(7) & !\uart_0|the_nios_uart_0_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart_0|the_nios_uart_0_rx|Add0~13\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~14_combout\,
	cout => \uart_0|the_nios_uart_0_rx|Add0~15\);

-- Location: LCCOMB_X31_Y20_N24
\uart_0|the_nios_uart_0_rx|baud_rate_counter~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~10_combout\ = (\uart_0|the_nios_uart_0_rx|always2~0_combout\) # (\uart_0|the_nios_uart_0_rx|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|Add0~14_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~10_combout\);

-- Location: LCFF_X31_Y20_N25
\uart_0|the_nios_uart_0_rx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X30_Y20_N16
\uart_0|the_nios_uart_0_rx|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Add0~16_combout\ = \uart_0|the_nios_uart_0_rx|baud_rate_counter\(8) $ (\uart_0|the_nios_uart_0_rx|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(8),
	cin => \uart_0|the_nios_uart_0_rx|Add0~15\,
	combout => \uart_0|the_nios_uart_0_rx|Add0~16_combout\);

-- Location: LCCOMB_X30_Y20_N24
\uart_0|the_nios_uart_0_rx|baud_rate_counter~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~14_combout\ = (\uart_0|the_nios_uart_0_rx|always2~0_combout\ & (\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (((!\uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\))))) # 
-- (!\uart_0|the_nios_uart_0_rx|always2~0_combout\ & (((\uart_0|the_nios_uart_0_rx|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|Add0~16_combout\,
	datad => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~14_combout\);

-- Location: LCFF_X30_Y20_N25
\uart_0|the_nios_uart_0_rx|baud_rate_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X30_Y20_N20
\uart_0|the_nios_uart_0_rx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Equal0~0_combout\ = (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(6) & (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(5) & (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(8) & 
-- !\uart_0|the_nios_uart_0_rx|baud_rate_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(6),
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(5),
	datac => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(8),
	datad => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(7),
	combout => \uart_0|the_nios_uart_0_rx|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y20_N28
\uart_0|the_nios_uart_0_rx|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|always2~0_combout\ = (\uart_0|the_nios_uart_0_rx|rxd_edge~combout\) # ((!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(0) & (\uart_0|the_nios_uart_0_rx|Equal0~1_combout\ & \uart_0|the_nios_uart_0_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0),
	datab => \uart_0|the_nios_uart_0_rx|Equal0~1_combout\,
	datac => \uart_0|the_nios_uart_0_rx|rxd_edge~combout\,
	datad => \uart_0|the_nios_uart_0_rx|Equal0~0_combout\,
	combout => \uart_0|the_nios_uart_0_rx|always2~0_combout\);

-- Location: LCCOMB_X29_Y20_N30
\uart_0|the_nios_uart_0_rx|baud_rate_counter~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~12_combout\ = (!\uart_0|the_nios_uart_0_rx|always2~0_combout\ & \uart_0|the_nios_uart_0_rx|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|Add0~4_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~12_combout\);

-- Location: LCFF_X29_Y20_N31
\uart_0|the_nios_uart_0_rx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X29_Y20_N2
\uart_0|the_nios_uart_0_rx|baud_rate_counter~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_rate_counter~11_combout\ = (\uart_0|the_nios_uart_0_rx|always2~0_combout\) # (\uart_0|the_nios_uart_0_rx|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|always2~0_combout\,
	datac => \uart_0|the_nios_uart_0_rx|Add0~8_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_rate_counter~11_combout\);

-- Location: LCFF_X29_Y20_N3
\uart_0|the_nios_uart_0_rx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_rate_counter~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X29_Y20_N8
\uart_0|the_nios_uart_0_rx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|Equal0~1_combout\ = (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(3) & (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(2) & (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(4) & 
-- !\uart_0|the_nios_uart_0_rx|baud_rate_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(3),
	datab => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(2),
	datac => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(4),
	datad => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(1),
	combout => \uart_0|the_nios_uart_0_rx|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y20_N20
\uart_0|the_nios_uart_0_rx|baud_clk_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|baud_clk_en~0_combout\ = (!\uart_0|the_nios_uart_0_rx|baud_rate_counter\(0) & (\uart_0|the_nios_uart_0_rx|Equal0~1_combout\ & (!\uart_0|the_nios_uart_0_rx|rxd_edge~combout\ & \uart_0|the_nios_uart_0_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|baud_rate_counter\(0),
	datab => \uart_0|the_nios_uart_0_rx|Equal0~1_combout\,
	datac => \uart_0|the_nios_uart_0_rx|rxd_edge~combout\,
	datad => \uart_0|the_nios_uart_0_rx|Equal0~0_combout\,
	combout => \uart_0|the_nios_uart_0_rx|baud_clk_en~0_combout\);

-- Location: LCFF_X29_Y20_N21
\uart_0|the_nios_uart_0_rx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|baud_clk_en~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|baud_clk_en~regout\);

-- Location: LCCOMB_X29_Y20_N14
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart_0|the_nios_uart_0_rx|baud_clk_en~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart_0|the_nios_uart_0_rx|baud_clk_en~regout\,
	datad => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\);

-- Location: LCFF_X29_Y20_N1
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X25_Y20_N8
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~0_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~0_combout\);

-- Location: LCFF_X25_Y20_N9
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X25_Y20_N14
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: LCFF_X25_Y20_N15
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X25_Y20_N16
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: LCFF_X25_Y20_N17
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X25_Y20_N30
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: LCFF_X25_Y20_N31
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X25_Y20_N4
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: LCFF_X25_Y20_N5
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X25_Y20_N22
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\);

-- Location: LCFF_X25_Y20_N23
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X30_Y20_N18
\uart_0|the_nios_uart_0_rx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|always4~0_combout\ = (!\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0) & (!\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart_0|the_nios_uart_0_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart_0|the_nios_uart_0_rx|always4~0_combout\);

-- Location: LCFF_X30_Y20_N19
\uart_0|the_nios_uart_0_rx|do_start_rx\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|always4~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\);

-- Location: LCCOMB_X29_Y20_N24
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ = (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\) # (\uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	datad => \uart_0|the_nios_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\);

-- Location: LCFF_X29_Y20_N25
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X29_Y20_N18
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ = (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\);

-- Location: LCFF_X29_Y20_N19
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X29_Y20_N4
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ = (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # (\uart_0|the_nios_uart_0_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datad => \uart_0|the_nios_uart_0_rx|do_start_rx~regout\,
	combout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\);

-- Location: LCFF_X29_Y20_N5
\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCFF_X25_Y16_N23
\uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\);

-- Location: LCCOMB_X25_Y16_N22
\uart_0|the_nios_uart_0_rx|got_new_char\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|got_new_char~combout\ = (!\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \uart_0|the_nios_uart_0_rx|got_new_char~combout\);

-- Location: LCFF_X25_Y20_N1
\uart_0|the_nios_uart_0_rx|rx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(6));

-- Location: LCCOMB_X25_Y20_N0
\uart_0|the_nios_uart_0_regs|selected_read_data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~10_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(6) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(6),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~10_combout\);

-- Location: LCCOMB_X23_Y16_N0
\uart_0|the_nios_uart_0_regs|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|Equal3~0_combout\ = (\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(40) & !\cmd_xbar_mux_003|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(40),
	datac => \cmd_xbar_mux_003|src_data\(38),
	combout => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\);

-- Location: LCCOMB_X23_Y16_N6
\uart_0|the_nios_uart_0_regs|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|Equal0~0_combout\ = (\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(40) & \cmd_xbar_mux_003|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(40),
	datac => \cmd_xbar_mux_003|src_data\(38),
	combout => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\uart_0|the_nios_uart_0_regs|control_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\ = (\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\ & (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & 
-- \cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datad => \cmd_xbar_mux_003|WideOr1~combout\,
	combout => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\);

-- Location: LCFF_X26_Y16_N29
\uart_0|the_nios_uart_0_regs|control_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(6));

-- Location: LCCOMB_X23_Y16_N4
\uart_0|the_nios_uart_0_regs|selected_read_data[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[6]~11_combout\ = (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(6)) # ((\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & 
-- !\uart_0|the_nios_uart_0_tx|tx_ready~regout\)))) # (!\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & (\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & ((!\uart_0|the_nios_uart_0_tx|tx_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|control_reg\(6),
	datad => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[6]~11_combout\);

-- Location: LCCOMB_X22_Y16_N20
\uart_0|the_nios_uart_0_regs|selected_read_data[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[6]~12_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data~10_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data[6]~11_combout\) # ((\uart_0|the_nios_uart_0_regs|Equal2~0_combout\ & 
-- \uart_0|the_nios_uart_0_regs|tx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|tx_data\(6),
	datac => \uart_0|the_nios_uart_0_regs|selected_read_data~10_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data[6]~11_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[6]~12_combout\);

-- Location: LCFF_X22_Y16_N21
\uart_0|the_nios_uart_0_regs|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(6));

-- Location: LCFF_X22_Y16_N25
\uart_0_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X22_Y16_N24
\nios2_qsys_0|F_iw[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~19_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)) # ((\uart_0_s1_translator|av_readdata_pre\(6) & \rsp_xbar_demux_003|src0_valid~combout\)))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (((\uart_0_s1_translator|av_readdata_pre\(6) & \rsp_xbar_demux_003|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \uart_0_s1_translator|av_readdata_pre\(6),
	datad => \rsp_xbar_demux_003|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[6]~19_combout\);

-- Location: LCCOMB_X25_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6]~8_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6]~8_combout\);

-- Location: LCFF_X25_Y13_N13
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X26_Y13_N18
\nios2_qsys_0|F_iw[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~18_combout\ = (\rsp_xbar_mux|src_payload~0_combout\ & ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))) # 
-- (!\rsp_xbar_mux|src_payload~0_combout\ & (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \nios2_qsys_0|F_iw[6]~18_combout\);

-- Location: LCCOMB_X27_Y13_N24
\nios2_qsys_0|F_iw[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~20_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[6]~19_combout\) # (\nios2_qsys_0|F_iw[6]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[12]~0_combout\,
	datac => \nios2_qsys_0|F_iw[6]~19_combout\,
	datad => \nios2_qsys_0|F_iw[6]~18_combout\,
	combout => \nios2_qsys_0|F_iw[6]~20_combout\);

-- Location: LCFF_X27_Y13_N25
\nios2_qsys_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[6]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X27_Y15_N0
\nios2_qsys_0|R_src2_lo[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[0]~3_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(6))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_qsys_0|R_src2_lo[0]~3_combout\);

-- Location: LCFF_X27_Y15_N1
\nios2_qsys_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(0));

-- Location: LCFF_X27_Y17_N19
\nios2_qsys_0|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	sdata => \nios2_qsys_0|E_src2\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_cnt\(0));

-- Location: LCFF_X27_Y17_N21
\nios2_qsys_0|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	sdata => \nios2_qsys_0|E_src2\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X26_Y17_N24
\nios2_qsys_0|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~0_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(2)) # ((\nios2_qsys_0|E_shift_rot_cnt\(0)) # ((\nios2_qsys_0|E_new_inst~regout\) # (\nios2_qsys_0|E_shift_rot_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datab => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datac => \nios2_qsys_0|E_new_inst~regout\,
	datad => \nios2_qsys_0|E_shift_rot_cnt\(1),
	combout => \nios2_qsys_0|E_stall~0_combout\);

-- Location: LCCOMB_X26_Y17_N0
\nios2_qsys_0|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~2_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~regout\ & (\nios2_qsys_0|E_valid~regout\ & ((\nios2_qsys_0|E_stall~1_combout\) # (\nios2_qsys_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~1_combout\,
	datab => \nios2_qsys_0|E_stall~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	datad => \nios2_qsys_0|E_valid~regout\,
	combout => \nios2_qsys_0|E_stall~2_combout\);

-- Location: LCCOMB_X26_Y17_N18
\nios2_qsys_0|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~4_combout\ = (\nios2_qsys_0|E_stall~2_combout\) # ((\nios2_qsys_0|R_ctrl_ld~regout\ & ((\nios2_qsys_0|E_new_inst~regout\) # (\nios2_qsys_0|E_stall~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~regout\,
	datab => \nios2_qsys_0|E_stall~3_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|E_stall~2_combout\,
	combout => \nios2_qsys_0|E_stall~4_combout\);

-- Location: LCCOMB_X26_Y17_N20
\nios2_qsys_0|W_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_valid~3_combout\ = (\nios2_qsys_0|E_valid~regout\ & ((!\nios2_qsys_0|R_ctrl_st~regout\) # (!\nios2_qsys_0|E_new_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datac => \nios2_qsys_0|E_new_inst~regout\,
	datad => \nios2_qsys_0|R_ctrl_st~regout\,
	combout => \nios2_qsys_0|W_valid~3_combout\);

-- Location: LCCOMB_X26_Y17_N14
\nios2_qsys_0|W_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_valid~2_combout\ = (!\nios2_qsys_0|E_stall~4_combout\ & (\nios2_qsys_0|W_valid~3_combout\ & ((!\nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datab => \nios2_qsys_0|E_stall~4_combout\,
	datac => \nios2_qsys_0|W_valid~3_combout\,
	datad => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0|W_valid~2_combout\);

-- Location: LCFF_X26_Y17_N15
\nios2_qsys_0|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_valid~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_valid~regout\);

-- Location: LCFF_X29_Y18_N27
\nios2_qsys_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[5]~8_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(5));

-- Location: LCCOMB_X29_Y18_N4
\cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(43) = (\cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(7)) # ((\cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(5))))) # (!\cmd_xbar_mux|saved_grant\(1) & (\cmd_xbar_mux|saved_grant\(0) & 
-- ((\nios2_qsys_0|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(7),
	datad => \nios2_qsys_0|F_pc\(5),
	combout => \cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X25_Y14_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24]~3_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24]~3_combout\);

-- Location: LCFF_X25_Y14_N29
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X25_Y14_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & (((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & \rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X33_Y14_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_payload~0_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCFF_X33_Y14_N9
\nios2_qsys_0|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte3_data\(0));

-- Location: LCFF_X33_Y14_N17
\nios2_qsys_0|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[0]~7_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(0));

-- Location: LCFF_X27_Y14_N31
\nios2_qsys_0|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[0]~7_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X26_Y15_N14
\nios2_qsys_0|W_rf_wr_data[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[8]~14_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(8),
	datac => \nios2_qsys_0|av_ld_byte1_data\(0),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[8]~14_combout\);

-- Location: LCCOMB_X34_Y17_N0
\nios2_qsys_0|E_src1[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[7]~11_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[7]~11_combout\);

-- Location: LCFF_X34_Y17_N1
\nios2_qsys_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[7]~11_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(7));

-- Location: LCCOMB_X29_Y18_N26
\nios2_qsys_0|F_pc[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[5]~8_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~14_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~14_combout\,
	datab => \nios2_qsys_0|Add2~14_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[5]~8_combout\);

-- Location: LCCOMB_X32_Y18_N14
\nios2_qsys_0|E_logic_result[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[7]~11_combout\ = (\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(7)))))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(7)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(7),
	combout => \nios2_qsys_0|E_logic_result[7]~11_combout\);

-- Location: LCCOMB_X29_Y15_N20
\nios2_qsys_0|W_alu_result[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~11_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[7]~11_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|F_pc[5]~8_combout\,
	datad => \nios2_qsys_0|E_logic_result[7]~11_combout\,
	combout => \nios2_qsys_0|W_alu_result[7]~11_combout\);

-- Location: LCCOMB_X34_Y18_N10
\nios2_qsys_0|E_shift_rot_result_nxt[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(7))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(7),
	datad => \nios2_qsys_0|E_shift_rot_result\(5),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\);

-- Location: LCFF_X34_Y18_N11
\nios2_qsys_0|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\,
	sdata => \nios2_qsys_0|E_src1\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X34_Y18_N30
\nios2_qsys_0|E_shift_rot_result_nxt[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[7]~11_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(8))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(8),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(6),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[7]~11_combout\);

-- Location: LCFF_X34_Y18_N31
\nios2_qsys_0|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[7]~11_combout\,
	sdata => \nios2_qsys_0|E_src1\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(7));

-- Location: LCFF_X29_Y15_N21
\nios2_qsys_0|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[7]~11_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(7));

-- Location: LCCOMB_X29_Y18_N8
\cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(43) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(5)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(7))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- (\nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(7),
	datad => \nios2_qsys_0|F_pc\(5),
	combout => \cmd_xbar_mux_001|src_data\(43));

-- Location: M4K_X17_Y16
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N30
\nios2_qsys_0|F_iw[10]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~48_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10))))) # 
-- (!\rsp_xbar_demux|src0_valid~combout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|F_iw[10]~48_combout\);

-- Location: LCCOMB_X30_Y13_N12
\nios2_qsys_0|F_iw[10]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~49_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[10]~48_combout\) # ((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|D_iw[12]~0_combout\,
	datac => \nios2_qsys_0|F_iw[10]~48_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[10]~49_combout\);

-- Location: LCFF_X30_Y13_N13
\nios2_qsys_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[10]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X29_Y16_N8
\nios2_qsys_0|E_src1[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[6]~12_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~36_combout\,
	datab => \nios2_qsys_0|D_iw\(10),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|E_src1[6]~12_combout\);

-- Location: LCFF_X29_Y16_N9
\nios2_qsys_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[6]~12_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(6));

-- Location: LCCOMB_X32_Y18_N2
\nios2_qsys_0|E_logic_result[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[6]~13_combout\ = (\nios2_qsys_0|E_src2\(6) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(6)))))) # (!\nios2_qsys_0|E_src2\(6) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(6)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(6),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(6),
	combout => \nios2_qsys_0|E_logic_result[6]~13_combout\);

-- Location: LCCOMB_X33_Y18_N26
\nios2_qsys_0|W_alu_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[6]~12_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[6]~13_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[4]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[4]~9_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \nios2_qsys_0|E_logic_result[6]~13_combout\,
	combout => \nios2_qsys_0|W_alu_result[6]~12_combout\);

-- Location: LCFF_X33_Y18_N27
\nios2_qsys_0|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[6]~12_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(6));

-- Location: LCCOMB_X26_Y16_N30
\nios2_qsys_0|W_rf_wr_data[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[6]~16_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte0_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((!\nios2_qsys_0|E_alu_result~32_combout\ & \nios2_qsys_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(6),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[6]~16_combout\);

-- Location: LCCOMB_X33_Y15_N4
\nios2_qsys_0|R_src2_lo[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[6]~15_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(12))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|R_src2_lo[6]~15_combout\);

-- Location: LCFF_X33_Y15_N5
\nios2_qsys_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[6]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(6));

-- Location: LCCOMB_X30_Y18_N20
\nios2_qsys_0|F_pc[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[4]~9_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~12_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~12_combout\,
	datab => \nios2_qsys_0|Add1~12_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[4]~9_combout\);

-- Location: LCFF_X30_Y18_N21
\nios2_qsys_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[4]~9_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(4));

-- Location: LCCOMB_X26_Y16_N12
\cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(42) = (\nios2_qsys_0|W_alu_result\(6) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # (!\nios2_qsys_0|W_alu_result\(6) & (((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \nios2_qsys_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \cmd_xbar_mux_001|src_data\(42));

-- Location: M4K_X41_Y20
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N22
\nios2_qsys_0|F_iw[31]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~69_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[31]~68_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[31]~68_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_qsys_0|F_iw[31]~69_combout\);

-- Location: LCFF_X31_Y13_N23
\nios2_qsys_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[31]~69_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X34_Y15_N2
\nios2_qsys_0|E_src1[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[3]~1_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|R_src1~36_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|E_src1[3]~1_combout\);

-- Location: LCFF_X34_Y15_N3
\nios2_qsys_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[3]~1_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(3));

-- Location: LCFF_X34_Y18_N27
\nios2_qsys_0|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[3]~1_combout\,
	sdata => \nios2_qsys_0|E_src1\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X34_Y18_N12
\nios2_qsys_0|E_shift_rot_result_nxt[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(5)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(3),
	datad => \nios2_qsys_0|E_shift_rot_result\(5),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: LCCOMB_X34_Y15_N4
\nios2_qsys_0|E_src1[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[4]~2_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|R_src1~36_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|E_src1[4]~2_combout\);

-- Location: LCFF_X34_Y15_N5
\nios2_qsys_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[4]~2_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(4));

-- Location: LCFF_X34_Y18_N13
\nios2_qsys_0|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\,
	sdata => \nios2_qsys_0|E_src1\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X34_Y18_N0
\nios2_qsys_0|E_shift_rot_result_nxt[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(6))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(6),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(4),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: LCFF_X34_Y18_N1
\nios2_qsys_0|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\,
	sdata => \nios2_qsys_0|E_src1\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(5));

-- Location: LCFF_X33_Y18_N1
\nios2_qsys_0|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[5]~13_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(5));

-- Location: LCCOMB_X26_Y16_N6
\cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(41) = (\nios2_qsys_0|F_pc\(3) & ((\cmd_xbar_mux|saved_grant\(0)) # ((\nios2_qsys_0|W_alu_result\(5) & \cmd_xbar_mux|saved_grant\(1))))) # (!\nios2_qsys_0|F_pc\(3) & (\nios2_qsys_0|W_alu_result\(5) & 
-- ((\cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(3),
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \cmd_xbar_mux|saved_grant\(0),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X25_Y12_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30]~26_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30]~26_combout\);

-- Location: LCFF_X25_Y12_N7
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X30_Y13_N30
\nios2_qsys_0|F_iw[30]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~66_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30))))) # 
-- (!\rsp_xbar_demux|src0_valid~combout\ & (((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|F_iw[30]~66_combout\);

-- Location: LCCOMB_X30_Y13_N10
\nios2_qsys_0|F_iw[30]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~67_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[30]~66_combout\) # ((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|F_iw[30]~66_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[30]~67_combout\);

-- Location: LCFF_X30_Y13_N11
\nios2_qsys_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[30]~67_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X29_Y16_N10
\nios2_qsys_0|E_src1[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[5]~13_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(9),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[5]~13_combout\);

-- Location: LCFF_X29_Y16_N11
\nios2_qsys_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[5]~13_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(5));

-- Location: LCCOMB_X31_Y18_N10
\nios2_qsys_0|E_arith_result[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[5]~3_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~10_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Add1~10_combout\,
	datac => \nios2_qsys_0|Add2~10_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[5]~3_combout\);

-- Location: LCCOMB_X33_Y18_N4
\nios2_qsys_0|F_pc_no_crst_nxt[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\ = (\nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\) # ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\nios2_qsys_0|F_pc_plus_one[3]~6_combout\)) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_qsys_0|E_arith_result[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datad => \nios2_qsys_0|E_arith_result[5]~3_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\);

-- Location: LCFF_X33_Y18_N5
\nios2_qsys_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(3));

-- Location: LCCOMB_X26_Y16_N26
\cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(41) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(3)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(5))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(3),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \cmd_xbar_mux_001|src_data\(41));

-- Location: M4K_X41_Y9
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N22
\rsp_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~10_combout\ = (\rsp_xbar_mux_001|src_payload~9_combout\) # ((\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~9_combout\,
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X27_Y14_N2
\nios2_qsys_0|av_ld_byte1_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~10_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\);

-- Location: LCFF_X27_Y14_N3
\nios2_qsys_0|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(3));

-- Location: LCFF_X25_Y15_N11
\nios2_qsys_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(3));

-- Location: LCCOMB_X25_Y15_N10
\cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(3) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(3),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: M4K_X17_Y18
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~21_combout\ = (\uart_0_s1_translator|av_readdata_pre\(3) & ((\rsp_xbar_demux_003|src1_valid~combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))) # 
-- (!\uart_0_s1_translator|av_readdata_pre\(3) & (((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|av_readdata_pre\(3),
	datab => \rsp_xbar_demux_003|src1_valid~combout\,
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~21_combout\);

-- Location: LCCOMB_X26_Y15_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~22_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~21_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\nios2_qsys_0|av_ld_byte1_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(3),
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~21_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~22_combout\);

-- Location: LCFF_X26_Y15_N31
\nios2_qsys_0|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X26_Y15_N0
\nios2_qsys_0|W_rf_wr_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[3]~6_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte0_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(3) & ((!\nios2_qsys_0|E_alu_result~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|av_ld_byte0_data\(3),
	datac => \nios2_qsys_0|E_alu_result~32_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X27_Y15_N2
\nios2_qsys_0|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_qsys_0|d_writedata[24]~0_combout\);

-- Location: LCFF_X27_Y15_N3
\nios2_qsys_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[24]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(8));

-- Location: LCCOMB_X27_Y15_N18
\cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~11_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X29_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10]~17_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10]~17_combout\);

-- Location: LCFF_X29_Y13_N5
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X29_Y13_N8
\rsp_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~11_combout\ = (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X29_Y13_N10
\rsp_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~12_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_payload~11_combout\) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~combout\,
	datab => \rsp_xbar_mux_001|src_payload~0_combout\,
	datac => \rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X27_Y14_N4
\nios2_qsys_0|av_ld_byte1_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[2]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_payload~12_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[2]~6_combout\);

-- Location: LCFF_X27_Y14_N5
\nios2_qsys_0|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[2]~6_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X26_Y14_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~16_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~16_combout\);

-- Location: LCCOMB_X26_Y15_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~18_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~17_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~16_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\nios2_qsys_0|av_ld_byte1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~17_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(2),
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~16_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~18_combout\);

-- Location: LCFF_X26_Y15_N25
\nios2_qsys_0|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X26_Y15_N18
\nios2_qsys_0|W_rf_wr_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[2]~2_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte0_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|E_alu_result~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|E_alu_result~32_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(2),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[2]~2_combout\);

-- Location: LCCOMB_X27_Y15_N26
\nios2_qsys_0|E_st_data[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[16]~2_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios2_qsys_0|E_st_data[16]~2_combout\);

-- Location: LCFF_X27_Y15_N27
\nios2_qsys_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_st_data[16]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(16));

-- Location: LCCOMB_X27_Y15_N4
\cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~17_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M4K_X41_Y17
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N14
\nios2_qsys_0|F_iw[16]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~38_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & ((\rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[16]~38_combout\);

-- Location: LCCOMB_X30_Y13_N8
\nios2_qsys_0|F_iw[16]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~39_combout\ = ((\nios2_qsys_0|F_iw[16]~38_combout\) # ((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))) # (!\nios2_qsys_0|D_iw[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|D_iw[12]~0_combout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \nios2_qsys_0|F_iw[16]~38_combout\,
	combout => \nios2_qsys_0|F_iw[16]~39_combout\);

-- Location: LCFF_X30_Y13_N9
\nios2_qsys_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[16]~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X30_Y15_N2
\nios2_qsys_0|D_ctrl_logic~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~1_combout\ = (\nios2_qsys_0|D_ctrl_logic~0_combout\) # ((!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_ctrl_logic~0_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_logic~1_combout\);

-- Location: LCFF_X30_Y15_N3
\nios2_qsys_0|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_logic~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_logic~regout\);

-- Location: LCCOMB_X29_Y17_N4
\nios2_qsys_0|W_alu_result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[4]~2_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[4]~2_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|F_pc[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[4]~2_combout\,
	datab => \nios2_qsys_0|F_pc[2]~2_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[4]~2_combout\);

-- Location: LCFF_X29_Y17_N5
\nios2_qsys_0|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[4]~2_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(4));

-- Location: LCCOMB_X25_Y17_N30
\cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(40) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(4)) # ((\nios2_qsys_0|F_pc\(2) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|F_pc\(2) & 
-- ((\cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|F_pc\(2),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(40));

-- Location: M4K_X17_Y8
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y16_N2
\uart_0|the_nios_uart_0_regs|tx_data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[7]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~1_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[7]~feeder_combout\);

-- Location: LCFF_X22_Y16_N3
\uart_0|the_nios_uart_0_regs|tx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[7]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(7));

-- Location: LCFF_X25_Y20_N19
\uart_0|the_nios_uart_0_rx|rx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(7));

-- Location: LCCOMB_X25_Y20_N18
\uart_0|the_nios_uart_0_regs|selected_read_data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~13_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(7) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(7),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~13_combout\);

-- Location: LCCOMB_X22_Y16_N14
\uart_0|the_nios_uart_0_regs|selected_read_data[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[7]~15_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[7]~14_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~13_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(7) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|selected_read_data[7]~14_combout\,
	datab => \uart_0|the_nios_uart_0_regs|tx_data\(7),
	datac => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~13_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[7]~15_combout\);

-- Location: LCFF_X22_Y16_N15
\uart_0|the_nios_uart_0_regs|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[7]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(7));

-- Location: LCFF_X22_Y16_N11
\uart_0_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X22_Y16_N10
\nios2_qsys_0|F_iw[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~22_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)) # ((\uart_0_s1_translator|av_readdata_pre\(7) & \rsp_xbar_demux_003|src0_valid~combout\)))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (((\uart_0_s1_translator|av_readdata_pre\(7) & \rsp_xbar_demux_003|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \uart_0_s1_translator|av_readdata_pre\(7),
	datad => \rsp_xbar_demux_003|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[7]~22_combout\);

-- Location: LCCOMB_X27_Y13_N18
\nios2_qsys_0|F_iw[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~23_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[7]~21_combout\) # (\nios2_qsys_0|F_iw[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[7]~21_combout\,
	datac => \nios2_qsys_0|F_iw[7]~22_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[7]~23_combout\);

-- Location: LCFF_X27_Y13_N19
\nios2_qsys_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[7]~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X32_Y15_N16
\nios2_qsys_0|R_src2_lo[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[1]~2_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(7))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(7),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_qsys_0|R_src2_lo[1]~2_combout\);

-- Location: LCFF_X32_Y15_N17
\nios2_qsys_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(1));

-- Location: LCCOMB_X31_Y18_N6
\nios2_qsys_0|E_arith_result[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[1]~5_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~2_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Add1~2_combout\,
	datac => \nios2_qsys_0|Add2~2_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[1]~5_combout\);

-- Location: LCCOMB_X27_Y16_N16
\nios2_qsys_0|W_alu_result[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[1]~14_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[1]~21_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_arith_result[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[1]~21_combout\,
	datab => \nios2_qsys_0|E_arith_result[1]~5_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[1]~14_combout\);

-- Location: LCCOMB_X34_Y18_N20
\nios2_qsys_0|E_shift_rot_result_nxt[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[1]~14_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(2))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(2),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(0),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[1]~14_combout\);

-- Location: LCCOMB_X37_Y16_N24
\nios2_qsys_0|R_src1[1]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[1]~38_combout\ = (!\nios2_qsys_0|R_src1~37_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~regout\) # (!\nios2_qsys_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datac => \nios2_qsys_0|R_src1~37_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_qsys_0|R_src1[1]~38_combout\);

-- Location: LCFF_X37_Y16_N25
\nios2_qsys_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src1[1]~38_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(1));

-- Location: LCFF_X34_Y18_N21
\nios2_qsys_0|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[1]~14_combout\,
	sdata => \nios2_qsys_0|E_src1\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(1));

-- Location: LCFF_X27_Y16_N17
\nios2_qsys_0|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[1]~14_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(1));

-- Location: LCCOMB_X29_Y20_N26
\uart_0|the_nios_uart_0_rx|framing_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|framing_error~0_combout\ = (!\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9) & (!\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart_0|the_nios_uart_0_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \uart_0|the_nios_uart_0_rx|framing_error~0_combout\);

-- Location: LCCOMB_X29_Y20_N22
\uart_0|the_nios_uart_0_rx|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|WideOr0~0_combout\ = (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)) # 
-- ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # (\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datad => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart_0|the_nios_uart_0_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y20_N2
\uart_0|the_nios_uart_0_rx|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\ = (\uart_0|the_nios_uart_0_rx|WideOr0~1_combout\) # ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- ((\uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\uart_0|the_nios_uart_0_rx|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|WideOr0~1_combout\,
	datab => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datac => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datad => \uart_0|the_nios_uart_0_rx|WideOr0~0_combout\,
	combout => \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X26_Y20_N18
\uart_0|the_nios_uart_0_rx|framing_error~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|framing_error~1_combout\ = (!\uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ & ((\uart_0|the_nios_uart_0_rx|framing_error~regout\) # ((\uart_0|the_nios_uart_0_rx|framing_error~0_combout\ & 
-- \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\,
	datab => \uart_0|the_nios_uart_0_rx|framing_error~0_combout\,
	datac => \uart_0|the_nios_uart_0_rx|framing_error~regout\,
	datad => \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\,
	combout => \uart_0|the_nios_uart_0_rx|framing_error~1_combout\);

-- Location: LCFF_X26_Y20_N19
\uart_0|the_nios_uart_0_rx|framing_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|framing_error~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|framing_error~regout\);

-- Location: LCCOMB_X25_Y16_N12
\uart_0|the_nios_uart_0_regs|selected_read_data[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[1]~7_combout\ = (\uart_0|the_nios_uart_0_regs|control_reg\(1) & ((\uart_0|the_nios_uart_0_regs|Equal0~0_combout\) # ((\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & 
-- \uart_0|the_nios_uart_0_rx|framing_error~regout\)))) # (!\uart_0|the_nios_uart_0_regs|control_reg\(1) & (((\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & \uart_0|the_nios_uart_0_rx|framing_error~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(1),
	datab => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datad => \uart_0|the_nios_uart_0_rx|framing_error~regout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[1]~7_combout\);

-- Location: LCFF_X25_Y20_N25
\uart_0|the_nios_uart_0_rx|rx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(1));

-- Location: LCCOMB_X25_Y20_N24
\uart_0|the_nios_uart_0_regs|selected_read_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~6_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(1) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(1),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~6_combout\);

-- Location: LCCOMB_X24_Y16_N8
\uart_0|the_nios_uart_0_regs|selected_read_data[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[1]~8_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[1]~7_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~6_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(1) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(1),
	datab => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|selected_read_data[1]~7_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~6_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[1]~8_combout\);

-- Location: LCFF_X24_Y16_N9
\uart_0|the_nios_uart_0_regs|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[1]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(1));

-- Location: LCFF_X24_Y16_N5
\uart_0_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y16_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\rsp_xbar_demux_003|src1_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(1))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & (\rsp_xbar_demux_003|src1_valid~combout\ & (\uart_0_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datab => \rsp_xbar_demux_003|src1_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(1),
	datad => \rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\);

-- Location: LCCOMB_X24_Y13_N4
\rsp_xbar_mux_001|src_data[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[9]~2_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & ((\rsp_xbar_demux_001|src1_valid~combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & \rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & ((\rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \rsp_xbar_demux_001|src1_valid~combout\,
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \rsp_xbar_mux_001|src_data[9]~2_combout\);

-- Location: LCCOMB_X23_Y16_N18
\cmd_xbar_mux_003|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~0_combout\ = (\nios2_qsys_0|d_writedata\(9) & \cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(9),
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_payload~0_combout\);

-- Location: LCFF_X23_Y16_N19
\uart_0|the_nios_uart_0_regs|control_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(9));

-- Location: LCCOMB_X23_Y16_N22
\uart_0|the_nios_uart_0_regs|selected_read_data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~9_combout\ = (\cmd_xbar_mux_003|src_data\(39) & (\uart_0|the_nios_uart_0_regs|control_reg\(9) & (\cmd_xbar_mux_003|src_data\(38) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(9),
	datac => \cmd_xbar_mux_003|src_data\(38),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~9_combout\);

-- Location: LCFF_X23_Y16_N23
\uart_0|the_nios_uart_0_regs|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(9));

-- Location: LCFF_X24_Y13_N31
\uart_0_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y13_N30
\rsp_xbar_mux_001|src_data[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[9]~3_combout\ = (\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_data[9]~2_combout\) # ((\uart_0_s1_translator|av_readdata_pre\(9) & \rsp_xbar_demux_003|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \rsp_xbar_mux_001|src_data[9]~2_combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(9),
	datad => \rsp_xbar_demux_003|src1_valid~combout\,
	combout => \rsp_xbar_mux_001|src_data[9]~3_combout\);

-- Location: LCCOMB_X27_Y14_N0
\nios2_qsys_0|av_ld_byte1_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[1]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data[9]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux_001|src_data[9]~3_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[1]~0_combout\);

-- Location: LCCOMB_X31_Y14_N2
\rsp_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~3_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) 
-- # (!\rsp_xbar_demux|src1_valid~combout\ & (\rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \rsp_xbar_demux_001|src1_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X31_Y14_N28
\nios2_qsys_0|av_ld_byte2_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[1]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~regout\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~1_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[1]~0_combout\);

-- Location: LCFF_X31_Y14_N29
\nios2_qsys_0|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte2_data[1]~0_combout\,
	sdata => \nios2_qsys_0|av_ld_byte3_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte2_data\(1));

-- Location: LCFF_X27_Y14_N1
\nios2_qsys_0|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte1_data[1]~0_combout\,
	sdata => \nios2_qsys_0|av_ld_byte2_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X27_Y14_N8
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\)))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\nios2_qsys_0|av_ld_byte1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\);

-- Location: LCFF_X27_Y14_N9
\nios2_qsys_0|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X26_Y15_N12
\nios2_qsys_0|W_rf_wr_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[1]~0_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|av_ld_byte0_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (!\nios2_qsys_0|E_alu_result~32_combout\ & (\nios2_qsys_0|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~32_combout\,
	datab => \nios2_qsys_0|W_alu_result\(1),
	datac => \nios2_qsys_0|av_ld_byte0_data\(1),
	datad => \nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[1]~0_combout\);

-- Location: LCFF_X20_Y15_N17
\nios2_qsys_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[28]~4_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(28));

-- Location: LCCOMB_X21_Y15_N22
\cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~28_combout\ = (\nios2_qsys_0|d_writedata\(28) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(28),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: M4K_X17_Y22
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y14_N30
\nios2_qsys_0|F_iw[28]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~63_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[28]~62_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[28]~62_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[28]~63_combout\);

-- Location: LCFF_X29_Y14_N31
\nios2_qsys_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[28]~63_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X34_Y17_N22
\nios2_qsys_0|E_src1[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[8]~10_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~36_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios2_qsys_0|E_src1[8]~10_combout\);

-- Location: LCFF_X34_Y17_N23
\nios2_qsys_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[8]~10_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(8));

-- Location: LCCOMB_X30_Y15_N4
\nios2_qsys_0|E_logic_result[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[8]~10_combout\ = (\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(8)))))) # (!\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(8)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(8),
	datad => \nios2_qsys_0|E_src2\(8),
	combout => \nios2_qsys_0|E_logic_result[8]~10_combout\);

-- Location: LCCOMB_X30_Y15_N16
\nios2_qsys_0|W_alu_result[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~10_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[8]~10_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|F_pc[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[6]~7_combout\,
	datab => \nios2_qsys_0|E_logic_result[8]~10_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \nios2_qsys_0|W_alu_result[8]~10_combout\);

-- Location: LCFF_X30_Y15_N17
\nios2_qsys_0|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[8]~10_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(8));

-- Location: LCCOMB_X26_Y15_N16
\cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(44) = (\nios2_qsys_0|F_pc\(6) & ((\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8))))) # (!\nios2_qsys_0|F_pc\(6) & (\cmd_xbar_mux|saved_grant\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(6),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cmd_xbar_mux|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X23_Y14_N6
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ = (!\cmd_xbar_mux|src_data\(45) & (!\cmd_xbar_mux|src_data\(44) & (!\cmd_xbar_mux|src_data\(46) & !\cmd_xbar_mux|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(45),
	datab => \cmd_xbar_mux|src_data\(44),
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cmd_xbar_mux|src_data\(43),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y14_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ = (!\cmd_xbar_mux|src_data\(38) & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(38),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y14_N8
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\);

-- Location: LCFF_X23_Y14_N9
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X26_Y13_N10
\nios2_qsys_0|F_iw[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~5_combout\ = (\nios2_qsys_0|F_iw[3]~4_combout\) # (((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))) # (!\nios2_qsys_0|F_iw[20]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[3]~4_combout\,
	datab => \nios2_qsys_0|F_iw[20]~70_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|F_iw[3]~5_combout\);

-- Location: LCFF_X26_Y13_N11
\nios2_qsys_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X27_Y15_N28
\nios2_qsys_0|Equal133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal133~0_combout\ = (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal133~0_combout\);

-- Location: LCCOMB_X27_Y15_N24
\nios2_qsys_0|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~2_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \nios2_qsys_0|d_writedata[26]~2_combout\);

-- Location: LCFF_X27_Y15_N25
\nios2_qsys_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[26]~2_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(26));

-- Location: LCCOMB_X21_Y15_N18
\cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~7_combout\ = (\nios2_qsys_0|d_writedata\(26) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(26),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: M4K_X41_Y10
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N20
\nios2_qsys_0|F_iw[26]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~15_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[26]~14_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[26]~14_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_qsys_0|F_iw[26]~15_combout\);

-- Location: LCFF_X31_Y13_N21
\nios2_qsys_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[26]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X21_Y15_N0
\nios2_qsys_0|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~1_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal133~0_combout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_qsys_0|d_writedata[25]~1_combout\);

-- Location: LCFF_X21_Y15_N1
\nios2_qsys_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|d_writedata[25]~1_combout\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(25));

-- Location: LCCOMB_X21_Y15_N16
\cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~6_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(25),
	combout => \cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M4K_X17_Y19
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y13_N2
\nios2_qsys_0|F_iw[25]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~13_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[25]~12_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[25]~12_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|F_iw[25]~13_combout\);

-- Location: LCFF_X30_Y13_N3
\nios2_qsys_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[25]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X30_Y15_N14
\nios2_qsys_0|R_src2_lo[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[9]~12_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|R_src2_lo[9]~12_combout\);

-- Location: LCFF_X30_Y15_N15
\nios2_qsys_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[9]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(9));

-- Location: LCCOMB_X29_Y18_N22
\nios2_qsys_0|F_pc[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[8]~5_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~20_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~20_combout\,
	datab => \nios2_qsys_0|Add1~20_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[8]~5_combout\);

-- Location: LCFF_X29_Y18_N23
\nios2_qsys_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[8]~5_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(8));

-- Location: LCCOMB_X25_Y15_N22
\cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(46) = (\cmd_xbar_mux|saved_grant\(1) & (!\nios2_qsys_0|W_alu_result\(10) & ((!\nios2_qsys_0|F_pc\(8)) # (!\cmd_xbar_mux|saved_grant\(0))))) # (!\cmd_xbar_mux|saved_grant\(1) & (((!\nios2_qsys_0|F_pc\(8))) # 
-- (!\cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|F_pc\(8),
	combout => \cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X25_Y12_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27]~23_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27]~23_combout\);

-- Location: LCFF_X25_Y12_N25
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27]~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X30_Y13_N26
\nios2_qsys_0|F_iw[27]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~60_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|F_iw[27]~60_combout\);

-- Location: LCCOMB_X21_Y15_N28
\cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~27_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(27),
	combout => \cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M4K_X41_Y12
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y13_N20
\nios2_qsys_0|F_iw[27]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~61_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[27]~60_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[27]~60_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|F_iw[27]~61_combout\);

-- Location: LCFF_X30_Y13_N21
\nios2_qsys_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[27]~61_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X29_Y16_N6
\nios2_qsys_0|E_src1[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[10]~8_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[10]~8_combout\);

-- Location: LCFF_X29_Y16_N7
\nios2_qsys_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[10]~8_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(10));

-- Location: LCCOMB_X30_Y15_N24
\nios2_qsys_0|E_logic_result[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[10]~8_combout\ = (\nios2_qsys_0|E_src2\(10) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(10) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(10) & ((\nios2_qsys_0|E_src1\(10) & 
-- (\nios2_qsys_0|R_logic_op\(1))) # (!\nios2_qsys_0|E_src1\(10) & (!\nios2_qsys_0|R_logic_op\(1) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(10),
	datab => \nios2_qsys_0|E_src1\(10),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[10]~8_combout\);

-- Location: LCCOMB_X29_Y15_N16
\nios2_qsys_0|W_alu_result[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~8_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[10]~8_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|F_pc[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_logic_result[10]~8_combout\,
	datad => \nios2_qsys_0|F_pc[8]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[10]~8_combout\);

-- Location: LCCOMB_X30_Y17_N2
\nios2_qsys_0|E_shift_rot_result_nxt[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(11))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(11),
	datad => \nios2_qsys_0|E_shift_rot_result\(9),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\);

-- Location: LCFF_X30_Y17_N3
\nios2_qsys_0|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\,
	sdata => \nios2_qsys_0|E_src1\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(10));

-- Location: LCFF_X29_Y15_N17
\nios2_qsys_0|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[10]~8_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(10));

-- Location: LCCOMB_X26_Y15_N8
\addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~1_combout\ = (!\nios2_qsys_0|W_alu_result\(11) & (!\nios2_qsys_0|W_alu_result\(10) & (!\nios2_qsys_0|W_alu_result\(9) & !\nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(11),
	datab => \nios2_qsys_0|W_alu_result\(10),
	datac => \nios2_qsys_0|W_alu_result\(9),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y17_N30
\nios2_qsys_0|E_logic_result[15]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[15]~4_combout\ = (\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(15) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(15),
	datab => \nios2_qsys_0|E_src1\(15),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[15]~4_combout\);

-- Location: LCCOMB_X29_Y17_N24
\nios2_qsys_0|W_alu_result[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[15]~3_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[15]~4_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_arith_result[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_logic_result[15]~4_combout\,
	datad => \nios2_qsys_0|E_arith_result[15]~0_combout\,
	combout => \nios2_qsys_0|W_alu_result[15]~3_combout\);

-- Location: LCFF_X29_Y17_N25
\nios2_qsys_0|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[15]~3_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(15));

-- Location: LCCOMB_X29_Y17_N0
\addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~0_combout\ = (\nios2_qsys_0|W_alu_result\(12) & (!\nios2_qsys_0|W_alu_result\(14) & (\nios2_qsys_0|W_alu_result\(15) & !\nios2_qsys_0|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|W_alu_result\(15),
	datad => \nios2_qsys_0|W_alu_result\(13),
	combout => \addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y15_N2
\addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~2_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (\addr_router_001|Equal2~1_combout\ & \addr_router_001|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datac => \addr_router_001|Equal2~1_combout\,
	datad => \addr_router_001|Equal2~0_combout\,
	combout => \addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X33_Y18_N22
\addr_router_001|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~3_combout\ = (!\nios2_qsys_0|W_alu_result\(6) & \nios2_qsys_0|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X24_Y17_N26
\addr_router_001|src_channel[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|src_channel[1]~0_combout\ = (\addr_router_001|Equal1~1_combout\ & (((!\addr_router_001|Equal3~0_combout\ & !\addr_router_001|Equal2~3_combout\)) # (!\addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal1~1_combout\,
	datab => \addr_router_001|Equal3~0_combout\,
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \addr_router_001|Equal2~3_combout\,
	combout => \addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\addr_router|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal2~2_combout\ = (\nios2_qsys_0|F_pc\(3) & !\nios2_qsys_0|F_pc\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(3),
	datac => \nios2_qsys_0|F_pc\(4),
	combout => \addr_router|Equal2~2_combout\);

-- Location: LCCOMB_X24_Y18_N8
\cmd_xbar_demux|src1_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src1_valid~2_combout\ = (\addr_router|Equal1~2_combout\ & (((!\addr_router|Equal2~2_combout\ & !\addr_router|Equal3~0_combout\)) # (!\addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~2_combout\,
	datab => \addr_router|Equal2~2_combout\,
	datac => \addr_router|Equal3~0_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \cmd_xbar_demux|src1_valid~2_combout\);

-- Location: LCCOMB_X24_Y15_N2
\cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & ((\addr_router_001|src_channel[1]~0_combout\) # ((\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & 
-- \cmd_xbar_demux|src1_valid~2_combout\)))) # (!\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & ((\cmd_xbar_demux|src1_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \addr_router_001|src_channel[1]~0_combout\,
	datad => \cmd_xbar_demux|src1_valid~2_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCCOMB_X24_Y15_N20
\cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = (\cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ & ((\cmd_xbar_mux_001|WideOr1~combout\ & ((\cmd_xbar_mux_001|update_grant~0_combout\))) # (!\cmd_xbar_mux_001|WideOr1~combout\ & 
-- (!\cmd_xbar_mux_001|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	datac => \cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X24_Y15_N25
\cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X24_Y15_N4
\cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\cmd_xbar_demux|src1_valid~3_combout\ & (((!\cmd_xbar_demux_001|src1_valid~0_combout\ & \cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \cmd_xbar_demux|src1_valid~3_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: LCFF_X24_Y15_N23
\cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y15_N8
\cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\cmd_xbar_demux_001|src1_valid~0_combout\ & ((\cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\cmd_xbar_mux_001|arb|top_priority_reg\(0) & !\cmd_xbar_demux|src1_valid~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \cmd_xbar_demux|src1_valid~3_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCFF_X24_Y15_N9
\cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X34_Y16_N16
\cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~4_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M4K_X41_Y21
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N2
\nios2_qsys_0|F_iw[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~9_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[23]~8_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[23]~8_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|F_iw[23]~9_combout\);

-- Location: LCFF_X31_Y13_N3
\nios2_qsys_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[23]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(23));

-- Location: LCFF_X26_Y16_N25
\nios2_qsys_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(7));

-- Location: LCCOMB_X25_Y16_N26
\cmd_xbar_mux_003|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(7) & \cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(7),
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_payload~1_combout\);

-- Location: LCFF_X25_Y16_N27
\uart_0|the_nios_uart_0_regs|control_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(7));

-- Location: LCCOMB_X25_Y16_N30
\cmd_xbar_mux_003|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~7_combout\ = (\nios2_qsys_0|d_writedata\(1) & \cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(1),
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_payload~7_combout\);

-- Location: LCFF_X25_Y16_N31
\uart_0|the_nios_uart_0_regs|control_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(1));

-- Location: LCCOMB_X25_Y16_N8
\uart_0|the_nios_uart_0_regs|qualified_irq~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|qualified_irq~3_combout\ = (\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(7)) # ((\uart_0|the_nios_uart_0_regs|control_reg\(1) & 
-- \uart_0|the_nios_uart_0_rx|framing_error~regout\)))) # (!\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ & (((\uart_0|the_nios_uart_0_regs|control_reg\(1) & \uart_0|the_nios_uart_0_rx|framing_error~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\,
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(7),
	datac => \uart_0|the_nios_uart_0_regs|control_reg\(1),
	datad => \uart_0|the_nios_uart_0_rx|framing_error~regout\,
	combout => \uart_0|the_nios_uart_0_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X25_Y16_N0
\uart_0|the_nios_uart_0_regs|status_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ = (\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\ & (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\uart_0|the_nios_uart_0_regs|Equal3~0_combout\ & 
-- \cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	datad => \cmd_xbar_mux_003|WideOr1~combout\,
	combout => \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\);

-- Location: LCCOMB_X25_Y16_N24
\uart_0|the_nios_uart_0_rx|rx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|rx_overrun~0_combout\ = (!\uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ & ((\uart_0|the_nios_uart_0_rx|rx_overrun~regout\) # ((\uart_0|the_nios_uart_0_rx|rx_char_ready~regout\ & 
-- \uart_0|the_nios_uart_0_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_rx|rx_char_ready~regout\,
	datab => \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\,
	datac => \uart_0|the_nios_uart_0_rx|rx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	combout => \uart_0|the_nios_uart_0_rx|rx_overrun~0_combout\);

-- Location: LCFF_X25_Y16_N25
\uart_0|the_nios_uart_0_rx|rx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|rx_overrun~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_overrun~regout\);

-- Location: LCCOMB_X26_Y20_N24
\uart_0|the_nios_uart_0_rx|break_detect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_rx|break_detect~0_combout\ = (!\uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ & ((\uart_0|the_nios_uart_0_rx|break_detect~regout\) # ((\uart_0|the_nios_uart_0_rx|got_new_char~combout\ & 
-- !\uart_0|the_nios_uart_0_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\,
	datab => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	datac => \uart_0|the_nios_uart_0_rx|break_detect~regout\,
	datad => \uart_0|the_nios_uart_0_rx|WideOr0~2_combout\,
	combout => \uart_0|the_nios_uart_0_rx|break_detect~0_combout\);

-- Location: LCFF_X26_Y20_N25
\uart_0|the_nios_uart_0_rx|break_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_rx|break_detect~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|break_detect~regout\);

-- Location: LCCOMB_X25_Y16_N4
\uart_0|the_nios_uart_0_regs|status_reg[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\ = (\uart_0|the_nios_uart_0_tx|tx_overrun~regout\) # ((\uart_0|the_nios_uart_0_rx|framing_error~regout\) # ((\uart_0|the_nios_uart_0_rx|rx_overrun~regout\) # 
-- (\uart_0|the_nios_uart_0_rx|break_detect~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|tx_overrun~regout\,
	datab => \uart_0|the_nios_uart_0_rx|framing_error~regout\,
	datac => \uart_0|the_nios_uart_0_rx|rx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_rx|break_detect~regout\,
	combout => \uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\);

-- Location: LCCOMB_X24_Y16_N14
\uart_0|the_nios_uart_0_tx|tx_overrun~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_overrun~1_combout\ = (!\uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\ & ((\uart_0|the_nios_uart_0_tx|tx_overrun~regout\) # ((\uart_0|the_nios_uart_0_tx|tx_overrun~0_combout\ & 
-- \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|tx_overrun~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|status_wr_strobe~combout\,
	datac => \uart_0|the_nios_uart_0_tx|tx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	combout => \uart_0|the_nios_uart_0_tx|tx_overrun~1_combout\);

-- Location: LCFF_X24_Y16_N15
\uart_0|the_nios_uart_0_tx|tx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|tx_overrun~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|tx_overrun~regout\);

-- Location: LCCOMB_X23_Y16_N28
\uart_0|the_nios_uart_0_tx|tx_shift_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_shift_empty~0_combout\ = (\uart_0|the_nios_uart_0_tx|WideOr0~combout\) # (\uart_0|the_nios_uart_0_tx|tx_ready~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|WideOr0~combout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	combout => \uart_0|the_nios_uart_0_tx|tx_shift_empty~0_combout\);

-- Location: LCFF_X23_Y16_N29
\uart_0|the_nios_uart_0_tx|tx_shift_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|tx_shift_empty~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\);

-- Location: LCCOMB_X23_Y16_N30
\uart_0|the_nios_uart_0_regs|qualified_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|qualified_irq~0_combout\ = (\uart_0|the_nios_uart_0_regs|control_reg\(4) & ((\uart_0|the_nios_uart_0_tx|tx_overrun~regout\) # ((\uart_0|the_nios_uart_0_regs|control_reg\(5) & 
-- !\uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\)))) # (!\uart_0|the_nios_uart_0_regs|control_reg\(4) & (\uart_0|the_nios_uart_0_regs|control_reg\(5) & ((!\uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(4),
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(5),
	datac => \uart_0|the_nios_uart_0_tx|tx_overrun~regout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\,
	combout => \uart_0|the_nios_uart_0_regs|qualified_irq~0_combout\);

-- Location: LCCOMB_X27_Y15_N14
\cmd_xbar_mux_003|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~9_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \cmd_xbar_mux_003|src_payload~9_combout\);

-- Location: LCFF_X27_Y15_N15
\uart_0|the_nios_uart_0_regs|control_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(8));

-- Location: LCCOMB_X24_Y16_N2
\uart_0|the_nios_uart_0_regs|qualified_irq~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|qualified_irq~2_combout\ = (\uart_0|the_nios_uart_0_regs|qualified_irq~1_combout\) # ((\uart_0|the_nios_uart_0_regs|qualified_irq~0_combout\) # ((\uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\ & 
-- \uart_0|the_nios_uart_0_regs|control_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|qualified_irq~1_combout\,
	datab => \uart_0|the_nios_uart_0_regs|status_reg[8]~0_combout\,
	datac => \uart_0|the_nios_uart_0_regs|qualified_irq~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|control_reg\(8),
	combout => \uart_0|the_nios_uart_0_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\uart_0|the_nios_uart_0_regs|qualified_irq\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|qualified_irq~combout\ = (\uart_0|the_nios_uart_0_regs|qualified_irq~3_combout\) # ((\uart_0|the_nios_uart_0_regs|qualified_irq~2_combout\) # ((\uart_0|the_nios_uart_0_regs|control_reg\(6) & 
-- !\uart_0|the_nios_uart_0_tx|tx_ready~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(6),
	datab => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	datac => \uart_0|the_nios_uart_0_regs|qualified_irq~3_combout\,
	datad => \uart_0|the_nios_uart_0_regs|qualified_irq~2_combout\,
	combout => \uart_0|the_nios_uart_0_regs|qualified_irq~combout\);

-- Location: LCFF_X24_Y16_N1
\uart_0|the_nios_uart_0_regs|irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|qualified_irq~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|irq~regout\);

-- Location: LCCOMB_X23_Y14_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\cmd_xbar_mux|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|src_payload~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (\cmd_xbar_mux|src_data\(38) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~combout\);

-- Location: LCFF_X23_Y14_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X30_Y15_N10
\nios2_qsys_0|Equal101~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~9_combout\ = (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|Equal101~1_combout\ & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|Equal101~9_combout\);

-- Location: LCFF_X30_Y15_N11
\nios2_qsys_0|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|Equal101~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X34_Y15_N26
\nios2_qsys_0|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg_nxt~0_combout\ = (\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & !\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X34_Y15_N8
\nios2_qsys_0|W_ienable_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg[0]~0_combout\ = (\nios2_qsys_0|E_valid~regout\ & ((\nios2_qsys_0|W_ienable_reg_nxt~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|W_ienable_reg_nxt~0_combout\ & (\nios2_qsys_0|W_ienable_reg\(0))))) # 
-- (!\nios2_qsys_0|E_valid~regout\ & (((\nios2_qsys_0|W_ienable_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~regout\,
	datab => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	datac => \nios2_qsys_0|W_ienable_reg\(0),
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_ienable_reg[0]~0_combout\);

-- Location: LCFF_X34_Y15_N9
\nios2_qsys_0|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_ienable_reg[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_ienable_reg\(0));

-- Location: LCCOMB_X24_Y16_N30
\nios2_qsys_0|W_ipending_reg_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout\ = (\uart_0|the_nios_uart_0_regs|irq~regout\ & (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0) & \nios2_qsys_0|W_ienable_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_regs|irq~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \nios2_qsys_0|W_ienable_reg\(0),
	combout => \nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout\);

-- Location: LCFF_X24_Y16_N31
\nios2_qsys_0|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_ipending_reg\(0));

-- Location: LCCOMB_X35_Y15_N8
\nios2_qsys_0|Equal101~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~8_combout\ = (\nios2_qsys_0|Equal101~3_combout\ & (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~3_combout\,
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_qsys_0|Equal101~8_combout\);

-- Location: LCCOMB_X34_Y15_N28
\nios2_qsys_0|Equal127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~0_combout\ = (!\nios2_qsys_0|D_iw\(7) & (!\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & !\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|Equal127~0_combout\);

-- Location: LCCOMB_X35_Y15_N14
\nios2_qsys_0|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ = (\nios2_qsys_0|Equal127~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|Equal127~0_combout\ & (\nios2_qsys_0|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_status_reg_pie~regout\,
	datab => \nios2_qsys_0|Equal127~0_combout\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X35_Y15_N26
\nios2_qsys_0|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ = (!\nios2_qsys_0|Equal101~8_combout\ & ((\nios2_qsys_0|Equal101~5_combout\ & (\nios2_qsys_0|W_bstatus_reg~regout\)) # (!\nios2_qsys_0|Equal101~5_combout\ & 
-- ((\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg~regout\,
	datab => \nios2_qsys_0|Equal101~8_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X35_Y15_N28
\nios2_qsys_0|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_crst~regout\ & (!\nios2_qsys_0|R_ctrl_break~regout\ & !\nios2_qsys_0|R_ctrl_exception~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_crst~regout\,
	datac => \nios2_qsys_0|R_ctrl_break~regout\,
	datad => \nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X35_Y15_N10
\nios2_qsys_0|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ = (\nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ & ((\nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\) # ((\nios2_qsys_0|W_estatus_reg~regout\ & \nios2_qsys_0|Equal101~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_estatus_reg~regout\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \nios2_qsys_0|Equal101~8_combout\,
	datad => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCFF_X35_Y15_N11
\nios2_qsys_0|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_status_reg_pie~regout\);

-- Location: LCCOMB_X34_Y15_N16
\nios2_qsys_0|D_iw[12]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_iw[12]~0_combout\ = (\nios2_qsys_0|hbreak_req~0_combout\ & (((!\nios2_qsys_0|W_status_reg_pie~regout\)) # (!\nios2_qsys_0|W_ipending_reg\(0)))) # (!\nios2_qsys_0|hbreak_req~0_combout\ & (\nios2_qsys_0|hbreak_enabled~regout\ & 
-- ((!\nios2_qsys_0|W_status_reg_pie~regout\) # (!\nios2_qsys_0|W_ipending_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|W_ipending_reg\(0),
	datac => \nios2_qsys_0|W_status_reg_pie~regout\,
	datad => \nios2_qsys_0|hbreak_enabled~regout\,
	combout => \nios2_qsys_0|D_iw[12]~0_combout\);

-- Location: LCCOMB_X31_Y13_N0
\nios2_qsys_0|F_iw[22]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~7_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[22]~6_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[22]~6_combout\,
	datab => \nios2_qsys_0|D_iw[12]~0_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_qsys_0|F_iw[22]~7_combout\);

-- Location: LCFF_X31_Y13_N1
\nios2_qsys_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[22]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X29_Y16_N28
\nios2_qsys_0|R_src2_lo[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[3]~4_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(9)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \nios2_qsys_0|D_iw\(9),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[3]~4_combout\);

-- Location: LCFF_X29_Y16_N29
\nios2_qsys_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[3]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(3));

-- Location: LCCOMB_X31_Y18_N0
\nios2_qsys_0|F_pc[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[1]~1_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~6_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~6_combout\,
	datab => \nios2_qsys_0|Add2~6_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[1]~1_combout\);

-- Location: LCFF_X31_Y18_N1
\nios2_qsys_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[1]~1_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X25_Y17_N16
\cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(39) = (\cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)) # ((\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(3))))) # (!\cmd_xbar_mux|saved_grant\(0) & (\cmd_xbar_mux|saved_grant\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(0),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X25_Y13_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18]~21_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18]~21_combout\);

-- Location: LCFF_X25_Y13_N11
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18]~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X31_Y13_N8
\nios2_qsys_0|F_iw[18]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~56_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\rsp_xbar_demux|src0_valid~combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_qsys_0|F_iw[18]~56_combout\);

-- Location: LCCOMB_X31_Y13_N6
\nios2_qsys_0|F_iw[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~57_combout\ = (\nios2_qsys_0|hbreak_enabled~regout\ & (\nios2_qsys_0|F_iw[18]~56_combout\ & (\nios2_qsys_0|D_iw[12]~0_combout\))) # (!\nios2_qsys_0|hbreak_enabled~regout\ & (((\nios2_qsys_0|F_iw[18]~56_combout\ & 
-- \nios2_qsys_0|D_iw[12]~0_combout\)) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~regout\,
	datab => \nios2_qsys_0|F_iw[18]~56_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[18]~57_combout\);

-- Location: LCFF_X31_Y13_N7
\nios2_qsys_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[18]~57_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X29_Y16_N2
\nios2_qsys_0|E_src1[14]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[14]~4_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~36_combout\,
	datab => \nios2_qsys_0|D_iw\(18),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios2_qsys_0|E_src1[14]~4_combout\);

-- Location: LCFF_X29_Y16_N3
\nios2_qsys_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[14]~4_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(14));

-- Location: LCCOMB_X30_Y18_N16
\nios2_qsys_0|E_arith_result[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[14]~1_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~28_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~28_combout\,
	datac => \nios2_qsys_0|Add1~28_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[14]~1_combout\);

-- Location: LCCOMB_X30_Y17_N24
\nios2_qsys_0|E_logic_result[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[14]~5_combout\ = (\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(14)))))) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(14) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(14),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[14]~5_combout\);

-- Location: LCCOMB_X29_Y17_N26
\nios2_qsys_0|W_alu_result[14]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[14]~4_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|E_logic_result[14]~5_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_arith_result[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_arith_result[14]~1_combout\,
	datad => \nios2_qsys_0|E_logic_result[14]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[14]~4_combout\);

-- Location: LCFF_X29_Y17_N27
\nios2_qsys_0|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[14]~4_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(14));

-- Location: LCCOMB_X29_Y17_N10
\addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal1~0_combout\ = (\nios2_qsys_0|W_alu_result\(12)) # ((\nios2_qsys_0|W_alu_result\(14)) # ((\nios2_qsys_0|W_alu_result\(13)) # (!\nios2_qsys_0|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|W_alu_result\(15),
	datad => \nios2_qsys_0|W_alu_result\(13),
	combout => \addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y18_N16
\cmd_xbar_demux_001|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~3_combout\ = (\cmd_xbar_demux_001|WideOr0~2_combout\ & (\nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\ & !\addr_router_001|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux_001|WideOr0~2_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\,
	datad => \addr_router_001|Equal1~0_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X24_Y17_N8
\cmd_xbar_demux_001|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~0_combout\ = (\cmd_xbar_demux_001|sink_ready~0_combout\ & (\cmd_xbar_mux_003|saved_grant\(1) & (\addr_router_001|Equal2~2_combout\ & \addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \cmd_xbar_mux_003|saved_grant\(1),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \addr_router_001|Equal2~3_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X26_Y17_N28
\cmd_xbar_demux_001|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~4_combout\ = (\cmd_xbar_demux_001|WideOr0~0_combout\) # ((\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & ((\cmd_xbar_demux_001|WideOr0~1_combout\) # (\cmd_xbar_demux_001|WideOr0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X26_Y17_N2
\nios2_qsys_0_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ = (!\cmd_xbar_demux_001|sink_ready~2_combout\ & (!\cmd_xbar_demux_001|WideOr0~4_combout\ & ((\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\) # 
-- (\nios2_qsys_0_data_master_translator|end_begintransfer~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datab => \cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \nios2_qsys_0_data_master_translator|end_begintransfer~regout\,
	datad => \cmd_xbar_demux_001|WideOr0~4_combout\,
	combout => \nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X26_Y17_N3
\nios2_qsys_0_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X26_Y17_N22
\nios2_qsys_0_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ = (\nios2_qsys_0_data_master_translator|end_begintransfer~regout\ & ((\cmd_xbar_demux_001|WideOr0~4_combout\) # (\cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \nios2_qsys_0_data_master_translator|end_begintransfer~regout\,
	combout => \nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X26_Y17_N8
\nios2_qsys_0_data_master_translator|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ & ((\nios2_qsys_0_data_master_translator|write_accepted~regout\) # 
-- (\nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X27_Y16_N0
\nios2_qsys_0_data_master_translator|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ = (\nios2_qsys_0|d_read~regout\ & (\rsp_xbar_mux_001|WideOr1~1_combout\ & ((\rsp_xbar_mux_001|WideOr1~0_combout\)))) # (!\nios2_qsys_0|d_read~regout\ & 
-- (((!\nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datac => \rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \nios2_qsys_0|d_read~regout\,
	combout => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X26_Y17_N12
\nios2_qsys_0_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|write_accepted~0_combout\ = (\nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ & ((\nios2_qsys_0_data_master_translator|write_accepted~regout\) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ & \cmd_xbar_demux_001|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datab => \cmd_xbar_demux_001|WideOr0~combout\,
	datac => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datad => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X26_Y17_N13
\nios2_qsys_0_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X26_Y18_N6
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_qsys_0_data_master_translator|write_accepted~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\ & \cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X26_Y18_N8
\cmd_xbar_mux|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_valid~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(11) & !\addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \addr_router_001|Equal1~0_combout\,
	combout => \cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0_combout\ & 
-- (\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & ((\cmd_xbar_mux|src_valid~1_combout\) # (\cmd_xbar_mux|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~0_combout\,
	datab => \cmd_xbar_mux|src_valid~1_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \cmd_xbar_mux|src_valid~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\);

-- Location: LCCOMB_X23_Y14_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (!\cmd_xbar_mux|src_data\(38) & \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|write_strobe~1_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X22_Y14_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\ = (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\) # ((\nios2_qsys_0|d_writedata\(0) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \nios2_qsys_0|d_writedata\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\);

-- Location: LCFF_X22_Y14_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X24_Y14_N24
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\);

-- Location: LCFF_X24_Y14_N25
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X26_Y13_N6
\nios2_qsys_0|F_iw[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~25_combout\ = (\nios2_qsys_0|F_iw[1]~24_combout\) # (((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1) & \rsp_xbar_demux|src0_valid~combout\)) # (!\nios2_qsys_0|F_iw[20]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[1]~24_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0|F_iw[20]~70_combout\,
	combout => \nios2_qsys_0|F_iw[1]~25_combout\);

-- Location: LCFF_X26_Y13_N7
\nios2_qsys_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[1]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X35_Y17_N2
\nios2_qsys_0|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~2_combout\ = (\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~2_combout\);

-- Location: LCCOMB_X34_Y17_N28
\nios2_qsys_0|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~6_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~6_combout\);

-- Location: LCCOMB_X36_Y16_N2
\nios2_qsys_0|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~7_combout\ = (\nios2_qsys_0|Equal101~3_combout\ & (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|Equal101~6_combout\ & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~3_combout\,
	datab => \nios2_qsys_0|Equal2~2_combout\,
	datac => \nios2_qsys_0|Equal101~6_combout\,
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|Equal101~7_combout\);

-- Location: LCCOMB_X36_Y15_N20
\nios2_qsys_0|D_dst_regnum[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[3]~10_combout\ = (\nios2_qsys_0|D_dst_regnum[3]~9_combout\) # (((\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\nios2_qsys_0|Equal101~7_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[3]~9_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|Equal101~7_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[3]~10_combout\);

-- Location: LCFF_X36_Y15_N21
\nios2_qsys_0|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_dst_regnum[3]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_dst_regnum\(3));

-- Location: LCCOMB_X33_Y15_N2
\nios2_qsys_0|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~5_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[29]~5_combout\);

-- Location: LCFF_X22_Y15_N15
\nios2_qsys_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|d_writedata[29]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(13));

-- Location: LCCOMB_X22_Y15_N14
\cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~20_combout\ = (\nios2_qsys_0|d_writedata\(13) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(13),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M4K_X17_Y15
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2049,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y14_N16
\rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~1_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & (\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & !\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	combout => \rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X26_Y14_N26
\nios2_qsys_0|F_iw[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~44_combout\ = (\rsp_xbar_mux|src_payload~1_combout\) # (((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13) & \rsp_xbar_demux|src0_valid~combout\)) # (!\nios2_qsys_0|D_iw[12]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \rsp_xbar_mux|src_payload~1_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[13]~44_combout\);

-- Location: LCFF_X26_Y14_N27
\nios2_qsys_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[13]~44_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X34_Y18_N18
\nios2_qsys_0|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(12) & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X34_Y18_N22
\nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ = (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X34_Y18_N23
\nios2_qsys_0|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X30_Y17_N0
\nios2_qsys_0|E_shift_rot_result_nxt[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(13))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(13),
	datab => \nios2_qsys_0|E_shift_rot_result\(11),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\);

-- Location: LCCOMB_X34_Y17_N8
\nios2_qsys_0|E_src1[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[12]~6_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~36_combout\,
	datab => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \nios2_qsys_0|E_src1[12]~6_combout\);

-- Location: LCFF_X34_Y17_N9
\nios2_qsys_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[12]~6_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(12));

-- Location: LCFF_X30_Y17_N1
\nios2_qsys_0|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\,
	sdata => \nios2_qsys_0|E_src1\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X30_Y17_N8
\nios2_qsys_0|E_shift_rot_result_nxt[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\nios2_qsys_0|E_shift_rot_result\(12)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\nios2_qsys_0|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(10),
	datab => \nios2_qsys_0|E_shift_rot_result\(12),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\);

-- Location: LCFF_X30_Y17_N9
\nios2_qsys_0|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\,
	sdata => \nios2_qsys_0|E_src1\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_shift_rot_result\(11));

-- Location: LCFF_X29_Y17_N15
\nios2_qsys_0|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[11]~7_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(11));

-- Location: LCCOMB_X26_Y18_N4
\cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src0_valid~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\nios2_qsys_0|W_alu_result\(11) & !\addr_router_001|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \addr_router_001|Equal1~0_combout\,
	combout => \cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X26_Y18_N20
\cmd_xbar_mux|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|grant[1]~0_combout\ = (\cmd_xbar_demux_001|src0_valid~0_combout\ & ((\cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\cmd_xbar_mux|arb|top_priority_reg\(0) & !\cmd_xbar_mux|src_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \cmd_xbar_mux|src_valid~2_combout\,
	combout => \cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X24_Y18_N22
\cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|update_grant~0_combout\ = (\cmd_xbar_mux|saved_grant\(1)) # (\cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y18_N24
\cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|WideOr1~combout\ = (\cmd_xbar_mux|src_valid~0_combout\) # ((!\addr_router|Equal1~2_combout\ & (\cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~2_combout\,
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datad => \cmd_xbar_mux|src_valid~0_combout\,
	combout => \cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X24_Y18_N12
\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1))) # (!\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\)) # (!\nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\,
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	combout => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X24_Y18_N26
\cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|update_grant~1_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & (((\cmd_xbar_mux|update_grant~0_combout\ & !\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))) # (!\cmd_xbar_mux|WideOr1~combout\ & 
-- (!\cmd_xbar_mux|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|packet_in_progress~regout\,
	datab => \cmd_xbar_mux|update_grant~0_combout\,
	datac => \cmd_xbar_mux|WideOr1~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCFF_X26_Y18_N21
\cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|grant[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X25_Y17_N18
\cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(40) = (\cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(2)) # ((\cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(4))))) # (!\cmd_xbar_mux|saved_grant\(0) & (\cmd_xbar_mux|saved_grant\(1) & 
-- (\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(0),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|F_pc\(2),
	combout => \cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X23_Y14_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ = (!\cmd_xbar_mux|src_data\(42) & (!\cmd_xbar_mux|src_data\(40) & (!\cmd_xbar_mux|src_data\(39) & !\cmd_xbar_mux|src_data\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(42),
	datab => \cmd_xbar_mux|src_data\(40),
	datac => \cmd_xbar_mux|src_data\(39),
	datad => \cmd_xbar_mux|src_data\(41),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y14_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]~feeder_combout\);

-- Location: LCFF_X23_Y14_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(18));

-- Location: LCCOMB_X23_Y14_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(18) & \cmd_xbar_mux|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(18),
	datad => \cmd_xbar_mux|src_data\(38),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X26_Y14_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8]~7_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8]~7_combout\);

-- Location: LCFF_X26_Y14_N31
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N12
\nios2_qsys_0|F_iw[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~17_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[8]~16_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & \rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[8]~16_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[8]~17_combout\);

-- Location: LCFF_X26_Y14_N13
\nios2_qsys_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[8]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X27_Y15_N22
\nios2_qsys_0|R_src2_lo[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[2]~1_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(8))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|D_iw\(8),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_qsys_0|R_src2_lo[2]~1_combout\);

-- Location: LCFF_X27_Y15_N23
\nios2_qsys_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[2]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(2));

-- Location: LCCOMB_X29_Y18_N16
\nios2_qsys_0|F_pc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[0]~0_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~4_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~4_combout\,
	datab => \nios2_qsys_0|Add2~4_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[0]~0_combout\);

-- Location: LCFF_X29_Y18_N17
\nios2_qsys_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[0]~0_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(0));

-- Location: LCCOMB_X22_Y15_N16
\cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(38) = (\nios2_qsys_0|W_alu_result\(2) & ((\cmd_xbar_mux|saved_grant\(1)) # ((\cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(0))))) # (!\nios2_qsys_0|W_alu_result\(2) & (\cmd_xbar_mux|saved_grant\(0) & 
-- (\nios2_qsys_0|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(0),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X16_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X16_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X15_Y12_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X15_Y12_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(25)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X15_Y12_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X15_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X15_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X19_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X19_Y13_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X15_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X15_Y12_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(26)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X15_Y12_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: LCFF_X15_Y12_N3
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X15_Y12_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\) # ((\nios2_qsys_0|d_writedata\(1) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(1),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X22_Y14_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X23_Y14_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (\cmd_xbar_mux|src_data\(38) & !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: LCCOMB_X23_Y14_N26
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~3_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\)) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~3_combout\);

-- Location: LCFF_X23_Y14_N27
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~3_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y13_N30
\nios2_qsys_0|F_iw[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~26_combout\ = (\rsp_xbar_mux|src_payload~0_combout\ & ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # 
-- (!\rsp_xbar_mux|src_payload~0_combout\ & (\rsp_xbar_demux|src0_valid~combout\ & ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \rsp_xbar_demux|src0_valid~combout\,
	datac => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \nios2_qsys_0|F_iw[0]~26_combout\);

-- Location: LCFF_X25_Y20_N11
\uart_0|the_nios_uart_0_rx|rx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(0));

-- Location: LCCOMB_X22_Y16_N28
\cmd_xbar_mux_003|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~8_combout\ = (\nios2_qsys_0|d_writedata\(0) & \cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(0),
	datac => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_payload~8_combout\);

-- Location: LCFF_X22_Y16_N29
\uart_0|the_nios_uart_0_regs|tx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(0));

-- Location: LCCOMB_X25_Y20_N10
\uart_0|the_nios_uart_0_regs|selected_read_data[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[0]~16_combout\ = (\cmd_xbar_mux_003|src_data\(39) & (\cmd_xbar_mux_003|src_data\(38))) # (!\cmd_xbar_mux_003|src_data\(39) & ((\cmd_xbar_mux_003|src_data\(38) & ((\uart_0|the_nios_uart_0_regs|tx_data\(0)))) 
-- # (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(0),
	datad => \uart_0|the_nios_uart_0_regs|tx_data\(0),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[0]~16_combout\);

-- Location: LCCOMB_X25_Y17_N2
\cmd_xbar_mux_003|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_data\(39) = (\cmd_xbar_mux_003|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)) # ((\nios2_qsys_0|W_alu_result\(3) & \cmd_xbar_mux_003|saved_grant\(1))))) # (!\cmd_xbar_mux_003|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(3) & 
-- ((\cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_data\(39));

-- Location: LCCOMB_X25_Y17_N10
\uart_0|the_nios_uart_0_regs|selected_read_data[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[0]~17_combout\ = (!\cmd_xbar_mux_003|src_data\(40) & (\uart_0|the_nios_uart_0_regs|selected_read_data[0]~16_combout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(0)) # (!\cmd_xbar_mux_003|src_data\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|control_reg\(0),
	datab => \cmd_xbar_mux_003|src_data\(40),
	datac => \uart_0|the_nios_uart_0_regs|selected_read_data[0]~16_combout\,
	datad => \cmd_xbar_mux_003|src_data\(39),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[0]~17_combout\);

-- Location: LCFF_X25_Y17_N11
\uart_0|the_nios_uart_0_regs|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[0]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(0));

-- Location: LCFF_X26_Y13_N9
\uart_0_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y13_N8
\nios2_qsys_0|F_iw[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~27_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\rsp_xbar_demux_003|src0_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(0))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & (\rsp_xbar_demux_003|src0_valid~combout\ & (\uart_0_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(0),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[0]~27_combout\);

-- Location: LCCOMB_X26_Y13_N16
\nios2_qsys_0|F_iw[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~28_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[0]~26_combout\) # (\nios2_qsys_0|F_iw[0]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_iw[0]~26_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \nios2_qsys_0|F_iw[0]~27_combout\,
	combout => \nios2_qsys_0|F_iw[0]~28_combout\);

-- Location: LCFF_X26_Y13_N17
\nios2_qsys_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[0]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X36_Y16_N30
\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X36_Y15_N10
\nios2_qsys_0|D_dst_regnum[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~12_combout\ = (\nios2_qsys_0|D_dst_regnum[2]~11_combout\) # (((\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\nios2_qsys_0|Equal101~7_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[2]~11_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|Equal101~7_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[2]~12_combout\);

-- Location: LCFF_X36_Y15_N11
\nios2_qsys_0|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_dst_regnum[2]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_dst_regnum\(2));

-- Location: LCFF_X22_Y16_N27
\nios2_qsys_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(0));

-- Location: LCCOMB_X22_Y16_N26
\cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~0_combout\ = (\nios2_qsys_0|d_writedata\(0) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(0),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\);

-- Location: LCFF_X25_Y13_N25
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y13_N24
\nios2_qsys_0|F_iw[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~3_combout\ = (\nios2_qsys_0|F_iw[4]~2_combout\) # (((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4) & \rsp_xbar_demux|src0_valid~combout\)) # (!\nios2_qsys_0|F_iw[20]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[4]~2_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0|F_iw[20]~70_combout\,
	combout => \nios2_qsys_0|F_iw[4]~3_combout\);

-- Location: LCFF_X26_Y13_N25
\nios2_qsys_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[4]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X35_Y17_N28
\nios2_qsys_0|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~4_combout\ = (!\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~4_combout\);

-- Location: LCCOMB_X36_Y17_N14
\nios2_qsys_0|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~5_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|Equal2~5_combout\);

-- Location: LCCOMB_X36_Y17_N28
\nios2_qsys_0|D_dst_regnum[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14) & ((\nios2_qsys_0|D_iw\(11)) # (!\nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_dst_regnum[4]~0_combout\);

-- Location: LCCOMB_X36_Y17_N22
\nios2_qsys_0|D_dst_regnum[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~1_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|D_dst_regnum[4]~0_combout\ & (\nios2_qsys_0|Equal101~1_combout\ & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datac => \nios2_qsys_0|Equal101~1_combout\,
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~1_combout\);

-- Location: LCCOMB_X36_Y15_N2
\nios2_qsys_0|D_dst_regnum[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~3_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~2_combout\) # ((\nios2_qsys_0|Equal2~5_combout\) # ((\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\nios2_qsys_0|D_dst_regnum[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[4]~2_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[4]~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~3_combout\);

-- Location: LCCOMB_X31_Y15_N2
\nios2_qsys_0|D_dst_regnum[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~4_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(23)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(18),
	datad => \nios2_qsys_0|D_iw\(23),
	combout => \nios2_qsys_0|D_dst_regnum[1]~4_combout\);

-- Location: LCCOMB_X35_Y16_N6
\nios2_qsys_0|D_dst_regnum[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~13_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\nios2_qsys_0|D_dst_regnum[4]~3_combout\ & \nios2_qsys_0|D_dst_regnum[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[1]~4_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~13_combout\);

-- Location: LCFF_X35_Y16_N7
\nios2_qsys_0|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_dst_regnum[1]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_dst_regnum\(1));

-- Location: LCFF_X22_Y16_N19
\nios2_qsys_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|d_writedata\(5));

-- Location: LCCOMB_X23_Y16_N2
\cmd_xbar_mux_003|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~3_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & \nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(5),
	combout => \cmd_xbar_mux_003|src_payload~3_combout\);

-- Location: LCFF_X23_Y16_N3
\uart_0|the_nios_uart_0_regs|control_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|src_payload~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|control_reg\(5));

-- Location: LCCOMB_X23_Y16_N14
\uart_0|the_nios_uart_0_regs|selected_read_data[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[5]~22_combout\ = (\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & ((\uart_0|the_nios_uart_0_regs|control_reg\(5)) # ((!\uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\ & 
-- \uart_0|the_nios_uart_0_regs|Equal3~0_combout\)))) # (!\uart_0|the_nios_uart_0_regs|Equal0~0_combout\ & (((!\uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\ & \uart_0|the_nios_uart_0_regs|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|Equal0~0_combout\,
	datab => \uart_0|the_nios_uart_0_regs|control_reg\(5),
	datac => \uart_0|the_nios_uart_0_tx|tx_shift_empty~regout\,
	datad => \uart_0|the_nios_uart_0_regs|Equal3~0_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[5]~22_combout\);

-- Location: LCFF_X25_Y20_N13
\uart_0|the_nios_uart_0_rx|rx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_0|the_nios_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_rx|rx_data\(5));

-- Location: LCCOMB_X25_Y20_N12
\uart_0|the_nios_uart_0_regs|selected_read_data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data~21_combout\ = (!\cmd_xbar_mux_003|src_data\(39) & (!\cmd_xbar_mux_003|src_data\(38) & (\uart_0|the_nios_uart_0_rx|rx_data\(5) & !\cmd_xbar_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_data\(39),
	datab => \cmd_xbar_mux_003|src_data\(38),
	datac => \uart_0|the_nios_uart_0_rx|rx_data\(5),
	datad => \cmd_xbar_mux_003|src_data\(40),
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data~21_combout\);

-- Location: LCCOMB_X22_Y16_N22
\uart_0|the_nios_uart_0_regs|selected_read_data[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|selected_read_data[5]~23_combout\ = (\uart_0|the_nios_uart_0_regs|selected_read_data[5]~22_combout\) # ((\uart_0|the_nios_uart_0_regs|selected_read_data~21_combout\) # ((\uart_0|the_nios_uart_0_regs|tx_data\(5) & 
-- \uart_0|the_nios_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(5),
	datab => \uart_0|the_nios_uart_0_regs|selected_read_data[5]~22_combout\,
	datac => \uart_0|the_nios_uart_0_regs|Equal2~0_combout\,
	datad => \uart_0|the_nios_uart_0_regs|selected_read_data~21_combout\,
	combout => \uart_0|the_nios_uart_0_regs|selected_read_data[5]~23_combout\);

-- Location: LCFF_X22_Y16_N23
\uart_0|the_nios_uart_0_regs|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|selected_read_data[5]~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|readdata\(5));

-- Location: LCFF_X26_Y14_N3
\uart_0_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_0|the_nios_uart_0_regs|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y14_N2
\nios2_qsys_0|F_iw[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~40_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\rsp_xbar_demux_003|src0_valid~combout\ & \uart_0_s1_translator|av_readdata_pre\(5))))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\rsp_xbar_demux_003|src0_valid~combout\ & (\uart_0_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \uart_0_s1_translator|av_readdata_pre\(5),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[5]~40_combout\);

-- Location: LCCOMB_X25_Y13_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5]~14_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5]~14_combout\);

-- Location: LCFF_X25_Y13_N5
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y14_N24
\nios2_qsys_0|F_iw[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~41_combout\ = ((\nios2_qsys_0|F_iw[5]~40_combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5)))) # (!\nios2_qsys_0|D_iw[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[12]~0_combout\,
	datab => \nios2_qsys_0|F_iw[5]~40_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|F_iw[5]~41_combout\);

-- Location: LCFF_X26_Y14_N25
\nios2_qsys_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[5]~41_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X36_Y16_N12
\nios2_qsys_0|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ = (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X35_Y15_N4
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(16) & ((\nios2_qsys_0|D_iw\(13)) # (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X35_Y15_N16
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~2_combout\ = ((\nios2_qsys_0|D_ctrl_jmp_direct~0_combout\) # ((\nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ & \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\))) # 
-- (!\nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~2_combout\);

-- Location: LCFF_X35_Y15_N17
\nios2_qsys_0|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X36_Y17_N26
\nios2_qsys_0|D_logic_op_raw[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[1]~1_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & ((\nios2_qsys_0|Equal2~3_combout\ & (\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal2~3_combout\ & ((\nios2_qsys_0|D_iw\(4)))))) # (!\nios2_qsys_0|Equal2~2_combout\ & 
-- (((\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_logic_op_raw[1]~1_combout\);

-- Location: LCFF_X36_Y17_N27
\nios2_qsys_0|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_logic_op_raw[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_compare_op\(1));

-- Location: LCCOMB_X34_Y16_N12
\nios2_qsys_0|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~1_combout\ = (\nios2_qsys_0|R_ctrl_hi_imm16~regout\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_ctrl_hi_imm16~regout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(21))) # 
-- (!\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(21),
	datab => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	datac => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X34_Y16_N18
\nios2_qsys_0|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~2_combout\ = (!\nios2_qsys_0|R_ctrl_force_src2_zero~regout\ & (!\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\ & \nios2_qsys_0|R_src2_hi[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	datac => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \nios2_qsys_0|R_src2_hi[15]~1_combout\,
	combout => \nios2_qsys_0|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X34_Y16_N19
\nios2_qsys_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_hi[15]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(31));

-- Location: LCCOMB_X36_Y16_N6
\nios2_qsys_0|E_invert_arith_src_msb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~2_combout\ = (\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(3) $ (\nios2_qsys_0|D_iw\(4))))) # (!\nios2_qsys_0|D_iw\(1) & (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(3) $ 
-- (\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|E_invert_arith_src_msb~2_combout\);

-- Location: LCCOMB_X35_Y15_N22
\nios2_qsys_0|E_invert_arith_src_msb~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~4_combout\ = (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|E_invert_arith_src_msb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|E_invert_arith_src_msb~2_combout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~4_combout\);

-- Location: LCCOMB_X35_Y15_N0
\nios2_qsys_0|E_invert_arith_src_msb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~3_combout\ = (\nios2_qsys_0|R_valid~regout\ & (((\nios2_qsys_0|E_invert_arith_src_msb~4_combout\ & !\nios2_qsys_0|D_iw\(5))) # (!\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	datab => \nios2_qsys_0|E_invert_arith_src_msb~4_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|R_valid~regout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~3_combout\);

-- Location: LCFF_X35_Y15_N1
\nios2_qsys_0|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_invert_arith_src_msb~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X32_Y16_N28
\nios2_qsys_0|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src2\(31) = \nios2_qsys_0|E_src2\(31) $ (\nios2_qsys_0|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_src2\(31),
	datac => \nios2_qsys_0|E_invert_arith_src_msb~regout\,
	combout => \nios2_qsys_0|E_arith_src2\(31));

-- Location: LCCOMB_X31_Y16_N16
\nios2_qsys_0|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~64_combout\ = \nios2_qsys_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add1~63\,
	combout => \nios2_qsys_0|Add1~64_combout\);

-- Location: LCCOMB_X36_Y17_N8
\nios2_qsys_0|E_arith_result[32]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[32]~4_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~64_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~64_combout\,
	datac => \nios2_qsys_0|Add1~64_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[32]~4_combout\);

-- Location: LCCOMB_X33_Y16_N28
\nios2_qsys_0|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~8_combout\ = (!\nios2_qsys_0|E_logic_result[24]~32_combout\ & (!\nios2_qsys_0|E_logic_result[26]~31_combout\ & (!\nios2_qsys_0|E_logic_result[27]~30_combout\ & !\nios2_qsys_0|E_logic_result[28]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[24]~32_combout\,
	datab => \nios2_qsys_0|E_logic_result[26]~31_combout\,
	datac => \nios2_qsys_0|E_logic_result[27]~30_combout\,
	datad => \nios2_qsys_0|E_logic_result[28]~29_combout\,
	combout => \nios2_qsys_0|Equal122~8_combout\);

-- Location: LCCOMB_X30_Y17_N6
\nios2_qsys_0|E_logic_result[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[16]~20_combout\ = (\nios2_qsys_0|E_src2\(16) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(16)))))) # (!\nios2_qsys_0|E_src2\(16) & ((\nios2_qsys_0|E_src1\(16) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(16) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(16),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(16),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[16]~20_combout\);

-- Location: LCCOMB_X33_Y16_N12
\nios2_qsys_0|E_logic_result[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[25]~24_combout\ = (\nios2_qsys_0|E_src1\(25) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(25)))))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(25)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(25),
	datad => \nios2_qsys_0|E_src2\(25),
	combout => \nios2_qsys_0|E_logic_result[25]~24_combout\);

-- Location: LCCOMB_X27_Y16_N18
\nios2_qsys_0|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~6_combout\ = (!\nios2_qsys_0|E_logic_result[1]~21_combout\ & (!\nios2_qsys_0|E_logic_result[0]~23_combout\ & (!\nios2_qsys_0|E_logic_result[16]~20_combout\ & !\nios2_qsys_0|E_logic_result[25]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[1]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[0]~23_combout\,
	datac => \nios2_qsys_0|E_logic_result[16]~20_combout\,
	datad => \nios2_qsys_0|E_logic_result[25]~24_combout\,
	combout => \nios2_qsys_0|Equal122~6_combout\);

-- Location: LCCOMB_X33_Y17_N14
\nios2_qsys_0|E_logic_result[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[19]~18_combout\ = (\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(19) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(19))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(19) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(19),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(19),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[19]~18_combout\);

-- Location: LCCOMB_X32_Y15_N20
\nios2_qsys_0|E_src2[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[21]~2_combout\ = (\nios2_qsys_0|R_src2_use_imm~regout\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[21]~2_combout\);

-- Location: LCFF_X32_Y15_N21
\nios2_qsys_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src2[21]~2_combout\,
	sdata => \nios2_qsys_0|D_iw\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(21));

-- Location: LCCOMB_X33_Y17_N2
\nios2_qsys_0|E_logic_result[21]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[21]~16_combout\ = (\nios2_qsys_0|E_src1\(21) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(21)))))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(21),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src2\(21),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[21]~16_combout\);

-- Location: LCCOMB_X33_Y17_N26
\nios2_qsys_0|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~5_combout\ = (!\nios2_qsys_0|E_logic_result[20]~17_combout\ & (!\nios2_qsys_0|E_logic_result[19]~18_combout\ & (!\nios2_qsys_0|E_logic_result[18]~19_combout\ & !\nios2_qsys_0|E_logic_result[21]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[20]~17_combout\,
	datab => \nios2_qsys_0|E_logic_result[19]~18_combout\,
	datac => \nios2_qsys_0|E_logic_result[18]~19_combout\,
	datad => \nios2_qsys_0|E_logic_result[21]~16_combout\,
	combout => \nios2_qsys_0|Equal122~5_combout\);

-- Location: LCCOMB_X30_Y16_N6
\nios2_qsys_0|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~9_combout\ = (\nios2_qsys_0|Equal122~7_combout\ & (\nios2_qsys_0|Equal122~8_combout\ & (\nios2_qsys_0|Equal122~6_combout\ & \nios2_qsys_0|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~7_combout\,
	datab => \nios2_qsys_0|Equal122~8_combout\,
	datac => \nios2_qsys_0|Equal122~6_combout\,
	datad => \nios2_qsys_0|Equal122~5_combout\,
	combout => \nios2_qsys_0|Equal122~9_combout\);

-- Location: LCCOMB_X30_Y15_N26
\nios2_qsys_0|E_logic_result[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[9]~9_combout\ = (\nios2_qsys_0|E_src2\(9) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(9)))))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(9)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src2\(9),
	datad => \nios2_qsys_0|E_src1\(9),
	combout => \nios2_qsys_0|E_logic_result[9]~9_combout\);

-- Location: LCCOMB_X29_Y15_N6
\nios2_qsys_0|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~2_combout\ = (!\nios2_qsys_0|E_logic_result[8]~10_combout\ & (!\nios2_qsys_0|E_logic_result[10]~8_combout\ & (!\nios2_qsys_0|E_logic_result[9]~9_combout\ & !\nios2_qsys_0|E_logic_result[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[8]~10_combout\,
	datab => \nios2_qsys_0|E_logic_result[10]~8_combout\,
	datac => \nios2_qsys_0|E_logic_result[9]~9_combout\,
	datad => \nios2_qsys_0|E_logic_result[7]~11_combout\,
	combout => \nios2_qsys_0|Equal122~2_combout\);

-- Location: LCCOMB_X29_Y17_N8
\nios2_qsys_0|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~1_combout\ = (!\nios2_qsys_0|E_logic_result[12]~3_combout\ & (!\nios2_qsys_0|E_logic_result[11]~7_combout\ & (!\nios2_qsys_0|E_logic_result[13]~6_combout\ & !\nios2_qsys_0|E_logic_result[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[12]~3_combout\,
	datab => \nios2_qsys_0|E_logic_result[11]~7_combout\,
	datac => \nios2_qsys_0|E_logic_result[13]~6_combout\,
	datad => \nios2_qsys_0|E_logic_result[14]~5_combout\,
	combout => \nios2_qsys_0|Equal122~1_combout\);

-- Location: LCCOMB_X33_Y18_N2
\nios2_qsys_0|E_logic_result[22]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[22]~15_combout\ = (\nios2_qsys_0|E_src1\(22) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(22)))))) # (!\nios2_qsys_0|E_src1\(22) & ((\nios2_qsys_0|E_src2\(22) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(22) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(22),
	datac => \nios2_qsys_0|E_src2\(22),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[22]~15_combout\);

-- Location: LCCOMB_X33_Y18_N20
\nios2_qsys_0|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~3_combout\ = (!\nios2_qsys_0|E_logic_result[6]~13_combout\ & (!\nios2_qsys_0|E_logic_result[5]~12_combout\ & (!\nios2_qsys_0|E_logic_result[23]~14_combout\ & !\nios2_qsys_0|E_logic_result[22]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[6]~13_combout\,
	datab => \nios2_qsys_0|E_logic_result[5]~12_combout\,
	datac => \nios2_qsys_0|E_logic_result[23]~14_combout\,
	datad => \nios2_qsys_0|E_logic_result[22]~15_combout\,
	combout => \nios2_qsys_0|Equal122~3_combout\);

-- Location: LCCOMB_X36_Y17_N4
\nios2_qsys_0|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~4_combout\ = (\nios2_qsys_0|Equal122~0_combout\ & (\nios2_qsys_0|Equal122~2_combout\ & (\nios2_qsys_0|Equal122~1_combout\ & \nios2_qsys_0|Equal122~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~0_combout\,
	datab => \nios2_qsys_0|Equal122~2_combout\,
	datac => \nios2_qsys_0|Equal122~1_combout\,
	datad => \nios2_qsys_0|Equal122~3_combout\,
	combout => \nios2_qsys_0|Equal122~4_combout\);

-- Location: LCCOMB_X36_Y17_N30
\nios2_qsys_0|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~0_combout\ = (\nios2_qsys_0|R_compare_op\(0) & (\nios2_qsys_0|R_compare_op\(1) & ((!\nios2_qsys_0|Equal122~4_combout\) # (!\nios2_qsys_0|Equal122~9_combout\)))) # (!\nios2_qsys_0|R_compare_op\(0) & 
-- (\nios2_qsys_0|Equal122~9_combout\ & (\nios2_qsys_0|Equal122~4_combout\ & !\nios2_qsys_0|R_compare_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_compare_op\(0),
	datab => \nios2_qsys_0|Equal122~9_combout\,
	datac => \nios2_qsys_0|Equal122~4_combout\,
	datad => \nios2_qsys_0|R_compare_op\(1),
	combout => \nios2_qsys_0|E_cmp_result~0_combout\);

-- Location: LCCOMB_X36_Y17_N0
\nios2_qsys_0|E_cmp_result~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~1_combout\ = (\nios2_qsys_0|E_cmp_result~0_combout\) # ((\nios2_qsys_0|R_compare_op\(0) & (!\nios2_qsys_0|R_compare_op\(1) & !\nios2_qsys_0|E_arith_result[32]~4_combout\)) # (!\nios2_qsys_0|R_compare_op\(0) & 
-- (\nios2_qsys_0|R_compare_op\(1) & \nios2_qsys_0|E_arith_result[32]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_compare_op\(0),
	datab => \nios2_qsys_0|R_compare_op\(1),
	datac => \nios2_qsys_0|E_arith_result[32]~4_combout\,
	datad => \nios2_qsys_0|E_cmp_result~0_combout\,
	combout => \nios2_qsys_0|E_cmp_result~1_combout\);

-- Location: LCFF_X36_Y17_N1
\nios2_qsys_0|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_cmp_result~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_cmp_result~regout\);

-- Location: LCCOMB_X30_Y18_N14
\nios2_qsys_0|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt~0_combout\ = (\nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\) # ((\nios2_qsys_0|R_ctrl_br~regout\ & \nios2_qsys_0|W_cmp_result~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\,
	datac => \nios2_qsys_0|R_ctrl_br~regout\,
	datad => \nios2_qsys_0|W_cmp_result~regout\,
	combout => \nios2_qsys_0|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X30_Y18_N30
\nios2_qsys_0|F_pc_no_crst_nxt[12]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ = (\nios2_qsys_0|F_pc_plus_one[12]~24_combout\ & (!\nios2_qsys_0|R_ctrl_break~regout\ & ((\nios2_qsys_0|R_ctrl_exception~regout\) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	datab => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \nios2_qsys_0|R_ctrl_break~regout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\);

-- Location: LCCOMB_X30_Y18_N24
\nios2_qsys_0|F_pc_no_crst_nxt[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\ = (!\nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ & (!\nios2_qsys_0|R_ctrl_exception~regout\ & ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\) # (!\nios2_qsys_0|E_arith_result[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[14]~1_combout\,
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\);

-- Location: LCFF_X30_Y18_N25
\nios2_qsys_0|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(12));

-- Location: LCCOMB_X27_Y18_N28
\addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~0_combout\ = (\nios2_qsys_0|F_pc\(12) & (!\nios2_qsys_0|F_pc\(11) & \nios2_qsys_0|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(12),
	datac => \nios2_qsys_0|F_pc\(11),
	datad => \nios2_qsys_0|F_pc\(13),
	combout => \addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\cmd_xbar_mux|src_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_valid~2_combout\ = (!\nios2_qsys_0|F_pc\(10) & (\addr_router|Equal1~0_combout\ & (\nios2_qsys_0|F_pc\(9) & \nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \addr_router|Equal1~0_combout\,
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \cmd_xbar_mux|src_valid~2_combout\);

-- Location: LCCOMB_X26_Y18_N14
\cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\cmd_xbar_mux|update_grant~1_combout\ & ((\cmd_xbar_mux|src_valid~2_combout\) # (\cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|update_grant~1_combout\,
	datab => \cmd_xbar_mux|src_valid~2_combout\,
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X26_Y18_N31
\cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X26_Y18_N18
\cmd_xbar_mux|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|grant[0]~1_combout\ = (\cmd_xbar_mux|src_valid~2_combout\ & (((\cmd_xbar_mux|arb|top_priority_reg\(1) & !\cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \cmd_xbar_mux|src_valid~2_combout\,
	combout => \cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: LCFF_X26_Y18_N19
\cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X27_Y18_N30
\addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~1_combout\ = (\nios2_qsys_0|F_pc\(11)) # (((!\nios2_qsys_0|F_pc\(13)) # (!\nios2_qsys_0|F_pc\(9))) # (!\nios2_qsys_0|F_pc\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(11),
	datab => \nios2_qsys_0|F_pc\(12),
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|F_pc\(13),
	combout => \addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y18_N12
\cmd_xbar_mux|src_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_valid~1_combout\ = (!\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & (\cmd_xbar_mux|saved_grant\(0) & !\addr_router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \cmd_xbar_mux|saved_grant\(0),
	datad => \addr_router|Equal1~1_combout\,
	combout => \cmd_xbar_mux|src_valid~1_combout\);

-- Location: LCCOMB_X23_Y14_N28
\nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\ = \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) $ (((\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- ((\cmd_xbar_mux|src_valid~1_combout\) # (\cmd_xbar_mux|src_valid~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datac => \cmd_xbar_mux|src_valid~1_combout\,
	datad => \cmd_xbar_mux|src_valid~0_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X25_Y15_N20
\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0_combout\ = (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & ((\cmd_xbar_mux|saved_grant\(1)) # ((\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & 
-- \cmd_xbar_mux|saved_grant\(0))))) # (!\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\nios2_qsys_0_instruction_master_translator|uav_read~combout\ & ((\cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X23_Y14_N16
\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0_combout\ & 
-- ((\cmd_xbar_mux|src_valid~1_combout\) # (\cmd_xbar_mux|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~0_combout\,
	datac => \cmd_xbar_mux|src_valid~1_combout\,
	datad => \cmd_xbar_mux|src_valid~0_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\);

-- Location: LCCOMB_X24_Y14_N2
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\ & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- ((\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1)) # (!\nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_waitrequest_generated~0_combout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datad => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X24_Y14_N28
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~3_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) & \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~1_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X24_Y14_N29
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y14_N14
\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ = (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) & (\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) $ 
-- (((\cmd_xbar_mux|WideOr1~combout\ & \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datac => \nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	combout => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (!\nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & 
-- ((\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\) # (\nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\)))) # (!\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- (((\nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datad => \nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X24_Y14_N21
\nios2_qsys_0_jtag_debug_module_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X15_Y12_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ & 
-- (((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCFF_X15_Y12_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X15_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23) & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCFF_X15_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X12_Y12_N4
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: LCFF_X12_Y12_N5
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCFF_X16_Y14_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\);

-- Location: LCCOMB_X16_Y14_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\ & (!\nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\);

-- Location: LCCOMB_X12_Y12_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\) # (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))))) 
-- # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ & (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\);

-- Location: LCFF_X12_Y12_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonWr~regout\);

-- Location: LCCOMB_X18_Y12_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X18_Y12_N15
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X14_Y13_N14
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(17))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X14_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(19)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCFF_X14_Y13_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X18_Y13_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCFF_X18_Y13_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X14_Y12_N22
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X14_Y12_N23
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X14_Y13_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(18))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X14_Y13_N8
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(20)) # 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCFF_X14_Y13_N9
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X18_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X18_Y13_N27
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X16_Y14_N16
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCFF_X16_Y14_N17
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\);

-- Location: LCCOMB_X15_Y13_N26
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X15_Y13_N12
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ = (\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\)))) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|probepresent~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X15_Y13_N13
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X31_Y15_N8
\nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\ & ((\nios2_qsys_0|hbreak_enabled~regout\) # ((!\nios2_qsys_0|F_valid~0_combout\ & 
-- \nios2_qsys_0|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~regout\,
	datab => \nios2_qsys_0|F_valid~0_combout\,
	datac => \nios2_qsys_0|wait_for_one_post_bret_inst~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCFF_X31_Y15_N9
\nios2_qsys_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X34_Y15_N22
\nios2_qsys_0|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_pending_nxt~0_combout\ = (!\nios2_qsys_0|hbreak_enabled~regout\ & ((\nios2_qsys_0|hbreak_pending~regout\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_pending~regout\,
	datad => \nios2_qsys_0|hbreak_enabled~regout\,
	combout => \nios2_qsys_0|hbreak_pending_nxt~0_combout\);

-- Location: LCFF_X34_Y15_N23
\nios2_qsys_0|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|hbreak_pending_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|hbreak_pending~regout\);

-- Location: LCCOMB_X31_Y15_N26
\nios2_qsys_0|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_req~0_combout\ = (\nios2_qsys_0|W_valid~regout\ & (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ & ((!\nios2_qsys_0|hbreak_pending~regout\)))) # (!\nios2_qsys_0|W_valid~regout\ 
-- & ((\nios2_qsys_0|wait_for_one_post_bret_inst~regout\) # ((!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ & !\nios2_qsys_0|hbreak_pending~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_valid~regout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\,
	datac => \nios2_qsys_0|wait_for_one_post_bret_inst~regout\,
	datad => \nios2_qsys_0|hbreak_pending~regout\,
	combout => \nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X29_Y14_N22
\nios2_qsys_0|F_iw[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~34_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[14]~33_combout\) # ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[14]~33_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[14]~34_combout\);

-- Location: LCCOMB_X31_Y15_N14
\nios2_qsys_0|F_iw[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~35_combout\ = (\nios2_qsys_0|F_iw[14]~34_combout\) # ((!\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|hbreak_enabled~regout\) # (\nios2_qsys_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~regout\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \nios2_qsys_0|F_iw[14]~34_combout\,
	combout => \nios2_qsys_0|F_iw[14]~35_combout\);

-- Location: LCFF_X31_Y15_N15
\nios2_qsys_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[14]~35_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X35_Y15_N30
\nios2_qsys_0|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~0_combout\ = (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_qsys_0|Equal101~0_combout\);

-- Location: LCCOMB_X35_Y15_N18
\nios2_qsys_0|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~5_combout\ = (\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|Equal101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|Equal101~5_combout\);

-- Location: LCCOMB_X30_Y18_N22
\nios2_qsys_0|hbreak_enabled~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_enabled~0_combout\ = (\nios2_qsys_0|R_ctrl_break~regout\) # ((!\nios2_qsys_0|Equal101~5_combout\ & \nios2_qsys_0|hbreak_enabled~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Equal101~5_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~regout\,
	datad => \nios2_qsys_0|R_ctrl_break~regout\,
	combout => \nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: LCFF_X30_Y18_N23
\nios2_qsys_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|hbreak_enabled~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|hbreak_enabled~regout\);

-- Location: LCCOMB_X14_Y14_N20
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ = \nios2_qsys_0|hbreak_enabled~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|hbreak_enabled~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X14_Y14_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X14_Y14_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X14_Y14_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X14_Y14_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X13_Y14_N0
\auto_hub|irsr_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|irsr_reg~6_combout\);

-- Location: LCFF_X13_Y14_N1
\auto_hub|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X13_Y14_N4
\auto_hub|irsr_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irsr_reg~2_combout\);

-- Location: LCFF_X13_Y14_N5
\auto_hub|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~2_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X14_Y13_N24
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCFF_X14_Y13_N25
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X13_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(1))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ & ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCFF_X12_Y13_N21
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X12_Y13_N19
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X12_Y13_N18
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0))))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X13_Y13_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X12_Y15_N8
\auto_hub|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|irsr_reg\(0),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X12_Y15_N18
\auto_hub|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X12_Y15_N0
\auto_hub|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~2_combout\,
	datab => \auto_hub|tdo~3_combout\,
	datac => \auto_hub|tdo~regout\,
	datad => \auto_hub|tdo~4_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: LCFF_X12_Y15_N1
\auto_hub|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo~5_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LCCOMB_X12_Y15_N22
\auto_hub|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~regout\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X13_Y15_N16
\auto_hub|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: LCFF_X13_Y15_N17
\auto_hub|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X12_Y14_N8
\auto_hub|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCFF_X12_Y14_N9
\auto_hub|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X12_Y14_N0
\auto_hub|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][0]~regout\,
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCFF_X12_Y14_N1
\auto_hub|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X14_Y13_N2
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & !\auto_hub|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X15_Y12_N10
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\)))) # 
-- (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X15_Y12_N11
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X15_Y12_N29
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X15_Y12_N28
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- !\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X15_Y12_N30
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: LCFF_X15_Y12_N31
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X15_Y13_N0
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ = (\auto_hub|shadow_jsm|state\(1) & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23))))) # (!\auto_hub|shadow_jsm|state\(1) & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\) # 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X15_Y13_N1
\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X24_Y14_N26
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ = (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\))) # (!\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\);

-- Location: LCFF_X24_Y14_N27
\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\,
	sdata => \nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X26_Y14_N22
\nios2_qsys_0|F_iw[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~30_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[2]~29_combout\) # ((\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[2]~29_combout\,
	datab => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \nios2_qsys_0|D_iw[12]~0_combout\,
	combout => \nios2_qsys_0|F_iw[2]~30_combout\);

-- Location: LCFF_X26_Y14_N23
\nios2_qsys_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[2]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X36_Y17_N18
\nios2_qsys_0|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~7_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~7_combout\);

-- Location: LCCOMB_X34_Y17_N12
\nios2_qsys_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[0]~1_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios2_qsys_0|Equal2~7_combout\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \nios2_qsys_0|Equal2~7_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_logic_op[0]~1_combout\);

-- Location: LCFF_X34_Y17_N13
\nios2_qsys_0|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_logic_op[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_logic_op\(0));

-- Location: LCCOMB_X32_Y18_N10
\nios2_qsys_0|E_logic_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[3]~1_combout\ = (\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(3)))))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(3)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(3),
	combout => \nios2_qsys_0|E_logic_result[3]~1_combout\);

-- Location: LCCOMB_X29_Y17_N18
\nios2_qsys_0|W_alu_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[3]~1_combout\ = (\nios2_qsys_0|R_ctrl_logic~regout\ & (\nios2_qsys_0|E_logic_result[3]~1_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~regout\ & ((\nios2_qsys_0|F_pc[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \nios2_qsys_0|E_logic_result[3]~1_combout\,
	datad => \nios2_qsys_0|F_pc[1]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[3]~1_combout\);

-- Location: LCFF_X29_Y17_N19
\nios2_qsys_0|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_alu_result[3]~1_combout\,
	sdata => \nios2_qsys_0|E_shift_rot_result\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~32_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_alu_result\(3));

-- Location: LCCOMB_X25_Y17_N24
\addr_router_001|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal3~0_combout\ = (\nios2_qsys_0|W_alu_result\(6) & (\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y19_N16
\cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~1_combout\ = (\addr_router_001|Equal3~0_combout\ & (\cmd_xbar_mux_002|saved_grant\(1) & \addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr_router_001|Equal3~0_combout\,
	datac => \cmd_xbar_mux_002|saved_grant\(1),
	datad => \addr_router_001|Equal2~2_combout\,
	combout => \cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X25_Y19_N2
\cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~2_combout\ = (!\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- (\cmd_xbar_demux_001|sink_ready~1_combout\ & \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	combout => \cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X26_Y17_N26
\cmd_xbar_demux_001|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~combout\ = (\cmd_xbar_demux_001|sink_ready~2_combout\) # (\cmd_xbar_demux_001|WideOr0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \cmd_xbar_demux_001|WideOr0~4_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~combout\);

-- Location: LCCOMB_X24_Y19_N0
\nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\rsp_xbar_mux_001|WideOr1~0_combout\ & (\rsp_xbar_mux_001|WideOr1~1_combout\ & \nios2_qsys_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datad => \nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X26_Y17_N10
\nios2_qsys_0_data_master_translator|read_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_data_master_translator|read_accepted~2_combout\ = (\nios2_qsys_0_data_master_translator|read_accepted~0_combout\) # ((\nios2_qsys_0_data_master_translator|read_accepted~1_combout\ & (\cmd_xbar_demux_001|WideOr0~combout\ & 
-- \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|read_accepted~1_combout\,
	datab => \cmd_xbar_demux_001|WideOr0~combout\,
	datac => \nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	datad => \nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0_data_master_translator|read_accepted~2_combout\);

-- Location: LCFF_X26_Y17_N11
\nios2_qsys_0_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_data_master_translator|read_accepted~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X24_Y19_N24
\sysid_qsys_0_control_slave_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ = (\nios2_qsys_0_data_master_translator|write_accepted~regout\ & (!\nios2_qsys_0_data_master_translator|read_accepted~regout\ & (\nios2_qsys_0|d_read~regout\))) # 
-- (!\nios2_qsys_0_data_master_translator|write_accepted~regout\ & ((\nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\) # ((!\nios2_qsys_0_data_master_translator|read_accepted~regout\ & \nios2_qsys_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datab => \nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datac => \nios2_qsys_0|d_read~regout\,
	datad => \nios2_qsys_0|the_nios_nios2_qsys_0_test_bench|d_write~regout\,
	combout => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X26_Y16_N22
\cmd_xbar_demux_001|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src3_valid~0_combout\ = (!\nios2_qsys_0|W_alu_result\(6) & (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (\addr_router_001|Equal2~2_combout\ & \nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \cmd_xbar_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X23_Y17_N26
\cmd_xbar_mux_003|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ = (\cmd_xbar_mux_003|update_grant~1_combout\ & ((\cmd_xbar_mux_003|src_valid~0_combout\) # (\cmd_xbar_demux_001|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_valid~0_combout\,
	datab => \cmd_xbar_mux_003|update_grant~1_combout\,
	datad => \cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X22_Y17_N19
\cmd_xbar_mux_003|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X23_Y17_N18
\cmd_xbar_mux_003|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|arb|grant[0]~1_combout\ = (\cmd_xbar_mux_003|src_valid~0_combout\ & (((\cmd_xbar_mux_003|arb|top_priority_reg\(1) & !\cmd_xbar_demux_001|src3_valid~0_combout\)) # (!\cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_valid~0_combout\,
	datab => \cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datac => \cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datad => \cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \cmd_xbar_mux_003|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X22_Y17_N16
\cmd_xbar_mux_003|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|arb|top_priority_reg[1]~feeder_combout\ = \cmd_xbar_mux_003|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|arb|grant[0]~1_combout\,
	combout => \cmd_xbar_mux_003|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCFF_X22_Y17_N17
\cmd_xbar_mux_003|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X23_Y17_N24
\cmd_xbar_mux_003|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|arb|grant[1]~0_combout\ = (\cmd_xbar_demux_001|src3_valid~0_combout\ & ((\cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\cmd_xbar_mux_003|src_valid~0_combout\ & !\cmd_xbar_mux_003|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|src_valid~0_combout\,
	datab => \cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datac => \cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datad => \cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \cmd_xbar_mux_003|arb|grant[1]~0_combout\);

-- Location: LCFF_X23_Y17_N25
\cmd_xbar_mux_003|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_003|saved_grant\(1));

-- Location: LCFF_X24_Y13_N15
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X24_Y13_N14
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # 
-- (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_003|saved_grant\(1),
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X24_Y13_N18
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~3_combout\ = (\uart_0_s1_translator|read_latency_shift_reg\(0) & (\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # 
-- (!\uart_0_s1_translator|read_latency_shift_reg\(0) & ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\))) # 
-- (!\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datac => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~3_combout\);

-- Location: LCFF_X24_Y13_N19
\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X24_Y13_N6
\rsp_xbar_demux_003|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_003|src0_valid~combout\ = (\uart_0_s1_translator|read_latency_shift_reg\(0) & !\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|read_latency_shift_reg\(0),
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	combout => \rsp_xbar_demux_003|src0_valid~combout\);

-- Location: LCCOMB_X26_Y14_N0
\rsp_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|WideOr1~combout\ = (\rsp_xbar_mux|src_payload~0_combout\) # ((\rsp_xbar_demux_003|src0_valid~combout\) # ((\rsp_xbar_demux|src0_valid~combout\) # (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \rsp_xbar_demux_003|src0_valid~combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \rsp_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X31_Y15_N20
\nios2_qsys_0|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|i_read_nxt~0_combout\ = (!\nios2_qsys_0|W_valid~regout\ & ((\rsp_xbar_mux|WideOr1~combout\) # (\nios2_qsys_0|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux|WideOr1~combout\,
	datac => \nios2_qsys_0|i_read~regout\,
	datad => \nios2_qsys_0|W_valid~regout\,
	combout => \nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: LCFF_X31_Y15_N21
\nios2_qsys_0|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|i_read_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|i_read~regout\);

-- Location: LCCOMB_X24_Y15_N30
\cmd_xbar_demux|src1_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src1_valid~3_combout\ = (\cmd_xbar_demux|src1_valid~2_combout\ & (!\nios2_qsys_0_instruction_master_translator|read_accepted~regout\ & !\nios2_qsys_0|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~2_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datac => \nios2_qsys_0|i_read~regout\,
	combout => \cmd_xbar_demux|src1_valid~3_combout\);

-- Location: LCCOMB_X24_Y15_N16
\cmd_xbar_mux_001|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_valid~0_combout\ = (\addr_router_001|src_channel[1]~0_combout\ & (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & \cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|src_channel[1]~0_combout\,
	datac => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X24_Y15_N10
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & ((\cmd_xbar_mux_001|src_valid~0_combout\) # 
-- ((\cmd_xbar_demux|src1_valid~3_combout\ & \cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \cmd_xbar_demux|src1_valid~3_combout\,
	datac => \cmd_xbar_mux_001|src_valid~0_combout\,
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X25_Y14_N24
\onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- !\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X25_Y14_N25
\onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X25_Y14_N18
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X25_Y14_N4
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # 
-- ((\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & !\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X25_Y14_N5
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X25_Y14_N11
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X25_Y14_N10
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X25_Y14_N2
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\ = (\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # 
-- (!\onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\)) # 
-- (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\);

-- Location: LCFF_X25_Y14_N3
\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X25_Y14_N0
\rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src0_valid~combout\ = (!\onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X29_Y13_N18
\nios2_qsys_0|F_iw[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~42_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & ((\rsp_xbar_demux|src0_valid~combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))) # 
-- (!\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & (\rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[12]~42_combout\);

-- Location: LCCOMB_X30_Y13_N6
\nios2_qsys_0|F_iw[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~43_combout\ = (\nios2_qsys_0|D_iw[12]~0_combout\ & ((\nios2_qsys_0|F_iw[12]~42_combout\) # ((\rsp_xbar_mux|src_payload~0_combout\ & \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~0_combout\,
	datab => \nios2_qsys_0|F_iw[12]~42_combout\,
	datac => \nios2_qsys_0|D_iw[12]~0_combout\,
	datad => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[12]~43_combout\);

-- Location: LCFF_X30_Y13_N7
\nios2_qsys_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[12]~43_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X36_Y17_N12
\nios2_qsys_0|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~0_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X30_Y15_N0
\nios2_qsys_0|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~2_combout\ = (\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(15) & !\nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~2_combout\);

-- Location: LCCOMB_X36_Y15_N0
\nios2_qsys_0|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~2_combout\ = (!\nios2_qsys_0|Equal2~5_combout\ & ((!\nios2_qsys_0|Equal101~2_combout\) # (!\nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datac => \nios2_qsys_0|Equal101~2_combout\,
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X36_Y15_N8
\nios2_qsys_0|D_dst_regnum[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~8_combout\ = (\nios2_qsys_0|D_dst_regnum[0]~7_combout\) # (((\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\nios2_qsys_0|Equal101~7_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[0]~7_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|Equal101~7_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[0]~8_combout\);

-- Location: LCFF_X36_Y15_N9
\nios2_qsys_0|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_dst_regnum[0]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_dst_regnum\(0));

-- Location: LCCOMB_X32_Y15_N26
\nios2_qsys_0|R_src2_lo[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[4]~5_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~regout\ & (\nios2_qsys_0|D_iw\(10))) # (!\nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(10),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \nios2_qsys_0|R_src2_lo[4]~5_combout\);

-- Location: LCFF_X32_Y15_N27
\nios2_qsys_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|R_src2_lo[4]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src2\(4));

-- Location: LCCOMB_X30_Y18_N8
\nios2_qsys_0|F_pc[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[2]~2_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add1~8_combout\))) # (!\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~8_combout\,
	datab => \nios2_qsys_0|Add1~8_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|F_pc[2]~2_combout\);

-- Location: LCFF_X30_Y18_N9
\nios2_qsys_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc[2]~2_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X25_Y17_N22
\addr_router|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal3~0_combout\ = (\nios2_qsys_0|F_pc\(4) & (!\nios2_qsys_0|F_pc\(2) & (\nios2_qsys_0|F_pc\(1) & !\nios2_qsys_0|F_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(4),
	datab => \nios2_qsys_0|F_pc\(2),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \nios2_qsys_0|F_pc\(3),
	combout => \addr_router|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y19_N20
\nios2_qsys_0_instruction_master_translator|read_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ = (\cmd_xbar_mux_002|saved_grant\(0) & (\addr_router|Equal3~0_combout\ & (\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\ & 
-- !\sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|saved_grant\(0),
	datab => \addr_router|Equal3~0_combout\,
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X25_Y18_N2
\nios2_qsys_0_instruction_master_translator|read_accepted~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~6_combout\ = (\nios2_qsys_0_instruction_master_translator|read_accepted~5_combout\) # ((\nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ & 
-- (\sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\ & \addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_instruction_master_translator|read_accepted~5_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\,
	datac => \sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~4_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~6_combout\);

-- Location: LCCOMB_X25_Y18_N24
\nios2_qsys_0_instruction_master_translator|read_accepted~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0_instruction_master_translator|read_accepted~7_combout\ = (!\rsp_xbar_mux|WideOr1~combout\ & ((\nios2_qsys_0_instruction_master_translator|read_accepted~regout\) # ((\nios2_qsys_0_instruction_master_translator|read_accepted~6_combout\ & 
-- !\nios2_qsys_0|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|WideOr1~combout\,
	datab => \nios2_qsys_0_instruction_master_translator|read_accepted~6_combout\,
	datac => \nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datad => \nios2_qsys_0|i_read~regout\,
	combout => \nios2_qsys_0_instruction_master_translator|read_accepted~7_combout\);

-- Location: LCFF_X25_Y18_N25
\nios2_qsys_0_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0_instruction_master_translator|read_accepted~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X24_Y19_N22
\cmd_xbar_mux_002|src_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|src_valid~2_combout\ = (\addr_router|Equal2~1_combout\ & (!\nios2_qsys_0_instruction_master_translator|read_accepted~regout\ & (!\nios2_qsys_0|i_read~regout\ & \addr_router|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datac => \nios2_qsys_0|i_read~regout\,
	datad => \addr_router|Equal3~0_combout\,
	combout => \cmd_xbar_mux_002|src_valid~2_combout\);

-- Location: LCCOMB_X24_Y19_N30
\cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\cmd_xbar_demux_001|src2_valid~0_combout\ & ((\cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\cmd_xbar_mux_002|arb|top_priority_reg\(0) & !\cmd_xbar_mux_002|src_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \cmd_xbar_mux_002|src_valid~2_combout\,
	datac => \cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: LCFF_X24_Y19_N31
\cmd_xbar_mux_002|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_002|saved_grant\(1));

-- Location: LCCOMB_X24_Y19_N20
\cmd_xbar_mux_002|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_002|src_data\(38) = (\nios2_qsys_0|W_alu_result\(2) & ((\cmd_xbar_mux_002|saved_grant\(1)) # ((\cmd_xbar_mux_002|saved_grant\(0) & \nios2_qsys_0|F_pc\(0))))) # (!\nios2_qsys_0|W_alu_result\(2) & (((\cmd_xbar_mux_002|saved_grant\(0) & 
-- \nios2_qsys_0|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \cmd_xbar_mux_002|saved_grant\(1),
	datac => \cmd_xbar_mux_002|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(0),
	combout => \cmd_xbar_mux_002|src_data\(38));

-- Location: LCFF_X24_Y19_N21
\sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_002|src_data\(38),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X29_Y14_N2
\nios2_qsys_0|F_iw[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~31_combout\ = (\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & ((\rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & \rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[15]~31_combout\);

-- Location: LCCOMB_X29_Y14_N18
\nios2_qsys_0|F_iw[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~32_combout\ = ((\nios2_qsys_0|F_iw[15]~31_combout\) # ((\sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \rsp_xbar_mux|src_payload~0_combout\))) # (!\nios2_qsys_0|D_iw[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[12]~0_combout\,
	datab => \sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \nios2_qsys_0|F_iw[15]~31_combout\,
	combout => \nios2_qsys_0|F_iw[15]~32_combout\);

-- Location: LCFF_X29_Y14_N19
\nios2_qsys_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_iw[15]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X30_Y15_N30
\nios2_qsys_0|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~1_combout\ = (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~1_combout\);

-- Location: LCCOMB_X30_Y15_N20
\nios2_qsys_0|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~4_combout\ = (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|Equal101~1_combout\ & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|Equal101~4_combout\);

-- Location: LCFF_X30_Y15_N21
\nios2_qsys_0|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|Equal101~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X34_Y18_N8
\nios2_qsys_0|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~1_combout\ = (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_ctrl_crst~0_combout\ & (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: LCFF_X34_Y18_N9
\nios2_qsys_0|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|D_ctrl_crst~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|R_ctrl_crst~regout\);

-- Location: LCCOMB_X34_Y15_N14
\nios2_qsys_0|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_crst~regout\ & ((\nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|W_status_reg_pie~regout\ & \nios2_qsys_0|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie~regout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \nios2_qsys_0|R_ctrl_crst~regout\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X34_Y15_N15
\nios2_qsys_0|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_estatus_reg~regout\);

-- Location: LCCOMB_X35_Y15_N12
\nios2_qsys_0|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_break~regout\ & ((\nios2_qsys_0|Equal127~1_combout\ & (\nios2_qsys_0|E_src1\(0))) # (!\nios2_qsys_0|Equal127~1_combout\ & ((\nios2_qsys_0|W_bstatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal127~1_combout\,
	datab => \nios2_qsys_0|E_src1\(0),
	datac => \nios2_qsys_0|R_ctrl_break~regout\,
	datad => \nios2_qsys_0|W_bstatus_reg~regout\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X34_Y15_N10
\nios2_qsys_0|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|R_ctrl_break~regout\ & \nios2_qsys_0|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~regout\,
	datab => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie~regout\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X34_Y15_N11
\nios2_qsys_0|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_bstatus_reg~regout\);

-- Location: LCCOMB_X34_Y15_N20
\nios2_qsys_0|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~0_combout\ = (\nios2_qsys_0|D_iw\(7) & ((\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|W_ienable_reg\(0))) # (!\nios2_qsys_0|D_iw\(6) & ((\nios2_qsys_0|W_bstatus_reg~regout\))))) # (!\nios2_qsys_0|D_iw\(7) & 
-- (\nios2_qsys_0|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|W_ienable_reg\(0),
	datad => \nios2_qsys_0|W_bstatus_reg~regout\,
	combout => \nios2_qsys_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X34_Y15_N6
\nios2_qsys_0|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~1_combout\ = (\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (((\nios2_qsys_0|D_iw\(8))))) # (!\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & ((\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|W_ipending_reg\(0))) # 
-- (!\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|W_status_reg_pie~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datab => \nios2_qsys_0|W_ipending_reg\(0),
	datac => \nios2_qsys_0|W_status_reg_pie~regout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X34_Y15_N18
\nios2_qsys_0|E_control_rd_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~2_combout\ = (\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (!\nios2_qsys_0|E_control_rd_data[0]~1_combout\ & ((\nios2_qsys_0|D_iw\(7)) # (\nios2_qsys_0|W_estatus_reg~regout\)))) # 
-- (!\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (!\nios2_qsys_0|D_iw\(7) & ((\nios2_qsys_0|E_control_rd_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|W_estatus_reg~regout\,
	datac => \nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datad => \nios2_qsys_0|E_control_rd_data[0]~1_combout\,
	combout => \nios2_qsys_0|E_control_rd_data[0]~2_combout\);

-- Location: LCFF_X34_Y15_N19
\nios2_qsys_0|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_control_rd_data[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|W_control_rd_data\(0));

-- Location: LCCOMB_X33_Y14_N4
\nios2_qsys_0|W_rf_wr_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~4_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~regout\ & ((\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & ((\nios2_qsys_0|W_control_rd_data\(0)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & (\nios2_qsys_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(0),
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \nios2_qsys_0|W_control_rd_data\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[0]~4_combout\);

-- Location: LCCOMB_X33_Y14_N12
\nios2_qsys_0|W_rf_wr_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ = (\nios2_qsys_0|W_cmp_result~regout\ & \nios2_qsys_0|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_cmp_result~regout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~regout\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~3_combout\);

-- Location: LCCOMB_X33_Y14_N2
\nios2_qsys_0|W_rf_wr_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~5_combout\ = (\nios2_qsys_0|R_ctrl_ld~regout\ & (\nios2_qsys_0|av_ld_byte0_data\(0))) # (!\nios2_qsys_0|R_ctrl_ld~regout\ & (((\nios2_qsys_0|W_rf_wr_data[0]~4_combout\) # (\nios2_qsys_0|W_rf_wr_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(0),
	datab => \nios2_qsys_0|W_rf_wr_data[0]~4_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \nios2_qsys_0|W_rf_wr_data[0]~3_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

-- Location: LCCOMB_X34_Y17_N26
\nios2_qsys_0|E_src1[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[11]~7_combout\ = (\nios2_qsys_0|R_src1~36_combout\ & ((\nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\nios2_qsys_0|R_src1~36_combout\ & (\nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_qsys_0|R_src1~36_combout\,
	combout => \nios2_qsys_0|E_src1[11]~7_combout\);

-- Location: LCFF_X34_Y17_N27
\nios2_qsys_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|E_src1[11]~7_combout\,
	sdata => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|E_src1\(11));

-- Location: LCCOMB_X30_Y18_N2
\nios2_qsys_0|E_arith_result[11]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[11]~2_combout\ = (\nios2_qsys_0|E_alu_sub~regout\ & (\nios2_qsys_0|Add1~22_combout\)) # (!\nios2_qsys_0|E_alu_sub~regout\ & ((\nios2_qsys_0|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~22_combout\,
	datab => \nios2_qsys_0|Add2~22_combout\,
	datad => \nios2_qsys_0|E_alu_sub~regout\,
	combout => \nios2_qsys_0|E_arith_result[11]~2_combout\);

-- Location: LCCOMB_X30_Y18_N28
\nios2_qsys_0|F_pc_no_crst_nxt[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ = (\nios2_qsys_0|R_ctrl_break~regout\) # ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\nios2_qsys_0|F_pc_plus_one[9]~18_combout\))) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_qsys_0|E_arith_result[11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_qsys_0|E_arith_result[11]~2_combout\,
	datac => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datad => \nios2_qsys_0|R_ctrl_break~regout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\);

-- Location: LCCOMB_X30_Y18_N18
\nios2_qsys_0|F_pc_no_crst_nxt[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ = (\nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ & !\nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: LCFF_X30_Y18_N19
\nios2_qsys_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X26_Y18_N24
\addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal2~0_combout\ = (\nios2_qsys_0|F_pc\(10) & (!\nios2_qsys_0|F_pc\(8) & (!\nios2_qsys_0|F_pc\(7) & !\nios2_qsys_0|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \nios2_qsys_0|F_pc\(8),
	datac => \nios2_qsys_0|F_pc\(7),
	datad => \nios2_qsys_0|F_pc\(6),
	combout => \addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y18_N2
\addr_router|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal2~1_combout\ = (\addr_router|Equal1~0_combout\ & (!\nios2_qsys_0|F_pc\(9) & (\addr_router|Equal2~0_combout\ & !\nios2_qsys_0|F_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~0_combout\,
	datab => \nios2_qsys_0|F_pc\(9),
	datac => \addr_router|Equal2~0_combout\,
	datad => \nios2_qsys_0|F_pc\(5),
	combout => \addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y18_N0
\cmd_xbar_mux_003|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|WideOr1~1_combout\ = (\cmd_xbar_mux_003|saved_grant\(0) & (!\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc\(3) & \nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(0),
	datab => \nios2_qsys_0|F_pc\(4),
	datac => \nios2_qsys_0|F_pc\(3),
	datad => \nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \cmd_xbar_mux_003|WideOr1~1_combout\);

-- Location: LCCOMB_X26_Y16_N0
\cmd_xbar_mux_003|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|WideOr1~0_combout\ = (\cmd_xbar_mux_003|saved_grant\(1) & (\sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\ & (!\nios2_qsys_0|W_alu_result\(6) & \nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_003|saved_grant\(1),
	datab => \sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout\,
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \cmd_xbar_mux_003|WideOr1~0_combout\);

-- Location: LCCOMB_X26_Y16_N2
\cmd_xbar_mux_003|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|WideOr1~combout\ = (\addr_router_001|Equal2~2_combout\ & ((\cmd_xbar_mux_003|WideOr1~0_combout\) # ((\addr_router|Equal2~1_combout\ & \cmd_xbar_mux_003|WideOr1~1_combout\)))) # (!\addr_router_001|Equal2~2_combout\ & 
-- (\addr_router|Equal2~1_combout\ & (\cmd_xbar_mux_003|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal2~2_combout\,
	datab => \addr_router|Equal2~1_combout\,
	datac => \cmd_xbar_mux_003|WideOr1~1_combout\,
	datad => \cmd_xbar_mux_003|WideOr1~0_combout\,
	combout => \cmd_xbar_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X23_Y17_N0
\uart_0_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|wait_latency_counter~4_combout\ = (\uart_0_s1_translator|wait_latency_counter~2_combout\ & (\cmd_xbar_mux_003|WideOr1~combout\ & (!\uart_0_s1_translator|wait_latency_counter\(0) & 
-- !\uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|wait_latency_counter~2_combout\,
	datab => \cmd_xbar_mux_003|WideOr1~combout\,
	datac => \uart_0_s1_translator|wait_latency_counter\(0),
	datad => \uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_0_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X23_Y17_N1
\uart_0_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator|wait_latency_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y17_N2
\uart_0_s1_translator|uav_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|uav_waitrequest~0_combout\ = ((\uart_0_s1_translator|wait_latency_counter\(1)) # (!\sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\)) # (!\uart_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0_s1_translator|wait_latency_counter\(0),
	datac => \sysid_qsys_0_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \uart_0_s1_translator|wait_latency_counter\(1),
	combout => \uart_0_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X23_Y17_N4
\uart_0_s1_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0_s1_translator|end_begintransfer~0_combout\ = (\uart_0_s1_translator|uav_waitrequest~0_combout\ & ((\uart_0_s1_translator|wait_latency_counter~3_combout\) # (\uart_0_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0_s1_translator|wait_latency_counter~3_combout\,
	datac => \uart_0_s1_translator|end_begintransfer~regout\,
	datad => \uart_0_s1_translator|uav_waitrequest~0_combout\,
	combout => \uart_0_s1_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X23_Y17_N5
\uart_0_s1_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0_s1_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0_s1_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X24_Y16_N22
\uart_0|the_nios_uart_0_tx|tx_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|tx_ready~0_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (!\uart_0_s1_translator|end_begintransfer~regout\ & ((\uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\)))) # 
-- (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & ((\uart_0|the_nios_uart_0_tx|tx_ready~regout\) # ((!\uart_0_s1_translator|end_begintransfer~regout\ & \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	datab => \uart_0_s1_translator|end_begintransfer~regout\,
	datac => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	combout => \uart_0|the_nios_uart_0_tx|tx_ready~0_combout\);

-- Location: LCFF_X24_Y16_N23
\uart_0|the_nios_uart_0_tx|tx_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|tx_ready~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|tx_ready~regout\);

-- Location: LCCOMB_X24_Y16_N20
\uart_0|the_nios_uart_0_tx|do_load_shifter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|do_load_shifter~0_combout\ = (!\uart_0|the_nios_uart_0_tx|WideOr0~combout\ & \uart_0|the_nios_uart_0_tx|tx_ready~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|WideOr0~combout\,
	datad => \uart_0|the_nios_uart_0_tx|tx_ready~regout\,
	combout => \uart_0|the_nios_uart_0_tx|do_load_shifter~0_combout\);

-- Location: LCFF_X24_Y16_N21
\uart_0|the_nios_uart_0_tx|do_load_shifter\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|do_load_shifter~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\);

-- Location: LCCOMB_X21_Y16_N4
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\) # ((!\uart_0|the_nios_uart_0_tx|baud_clk_en~regout\ & 
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_clk_en~regout\,
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: LCFF_X21_Y16_N5
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X21_Y16_N30
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_regs|tx_data\(7))) # (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ 
-- & ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(7),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCFF_X21_Y16_N31
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X21_Y16_N16
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & ((\uart_0|the_nios_uart_0_regs|tx_data\(6)))) # 
-- (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datac => \uart_0|the_nios_uart_0_regs|tx_data\(6),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: LCFF_X21_Y16_N17
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X21_Y16_N2
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_regs|tx_data\(5))) # (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ 
-- & ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(5),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: LCFF_X21_Y16_N3
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X21_Y16_N20
\uart_0|the_nios_uart_0_tx|pre_txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|pre_txd~0_combout\ = (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & 
-- (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9) & !\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	combout => \uart_0|the_nios_uart_0_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X23_Y16_N12
\cmd_xbar_mux_003|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_003|src_payload~4_combout\ = (\nios2_qsys_0|d_writedata\(4) & \cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(4),
	datad => \cmd_xbar_mux_003|saved_grant\(1),
	combout => \cmd_xbar_mux_003|src_payload~4_combout\);

-- Location: LCCOMB_X22_Y16_N30
\uart_0|the_nios_uart_0_regs|tx_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[4]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~4_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[4]~feeder_combout\);

-- Location: LCFF_X22_Y16_N31
\uart_0|the_nios_uart_0_regs|tx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[4]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(4));

-- Location: LCCOMB_X21_Y16_N14
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & ((\uart_0|the_nios_uart_0_regs|tx_data\(4)))) # 
-- (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \uart_0|the_nios_uart_0_regs|tx_data\(4),
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: LCFF_X21_Y16_N15
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X21_Y16_N24
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_regs|tx_data\(3))) # (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ 
-- & ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(3),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: LCFF_X21_Y16_N25
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X21_Y16_N26
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_regs|tx_data\(2))) # (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ 
-- & ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_regs|tx_data\(2),
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: LCFF_X21_Y16_N27
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCCOMB_X24_Y16_N10
\uart_0|the_nios_uart_0_regs|tx_data[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_regs|tx_data[1]~feeder_combout\ = \cmd_xbar_mux_003|src_payload~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_003|src_payload~7_combout\,
	combout => \uart_0|the_nios_uart_0_regs|tx_data[1]~feeder_combout\);

-- Location: LCFF_X24_Y16_N11
\uart_0|the_nios_uart_0_regs|tx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_regs|tx_data[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_regs|tx_data\(1));

-- Location: LCCOMB_X20_Y16_N8
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & ((\uart_0|the_nios_uart_0_regs|tx_data\(1)))) # 
-- (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datad => \uart_0|the_nios_uart_0_regs|tx_data\(1),
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: LCFF_X20_Y16_N9
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X21_Y16_N22
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & ((\uart_0|the_nios_uart_0_regs|tx_data\(0)))) # 
-- (!\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\ & (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	datad => \uart_0|the_nios_uart_0_regs|tx_data\(0),
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: LCFF_X21_Y16_N23
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X21_Y16_N28
\uart_0|the_nios_uart_0_tx|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|WideOr0~combout\ = ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # 
-- (!\uart_0|the_nios_uart_0_tx|pre_txd~0_combout\))) # (!\uart_0|the_nios_uart_0_tx|pre_txd~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|pre_txd~1_combout\,
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datac => \uart_0|the_nios_uart_0_tx|pre_txd~0_combout\,
	datad => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \uart_0|the_nios_uart_0_tx|WideOr0~combout\);

-- Location: LCCOMB_X21_Y16_N6
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\ = (\uart_0|the_nios_uart_0_tx|do_load_shifter~regout\) # ((\uart_0|the_nios_uart_0_tx|baud_clk_en~regout\ & \uart_0|the_nios_uart_0_tx|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|baud_clk_en~regout\,
	datab => \uart_0|the_nios_uart_0_tx|WideOr0~combout\,
	datad => \uart_0|the_nios_uart_0_tx|do_load_shifter~regout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\);

-- Location: LCCOMB_X21_Y16_N18
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	datac => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	combout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: LCFF_X21_Y16_N19
\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X21_Y16_N8
\uart_0|the_nios_uart_0_tx|pre_txd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|pre_txd~2_combout\ = (\uart_0|the_nios_uart_0_tx|pre_txd~1_combout\ & (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\uart_0|the_nios_uart_0_tx|pre_txd~0_combout\ & 
-- !\uart_0|the_nios_uart_0_tx|pre_txd~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_0|the_nios_uart_0_tx|pre_txd~1_combout\,
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datac => \uart_0|the_nios_uart_0_tx|pre_txd~0_combout\,
	datad => \uart_0|the_nios_uart_0_tx|pre_txd~regout\,
	combout => \uart_0|the_nios_uart_0_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X21_Y16_N0
\uart_0|the_nios_uart_0_tx|pre_txd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|pre_txd~3_combout\ = (!\uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart_0|the_nios_uart_0_tx|pre_txd~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_0|the_nios_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datac => \uart_0|the_nios_uart_0_tx|pre_txd~2_combout\,
	combout => \uart_0|the_nios_uart_0_tx|pre_txd~3_combout\);

-- Location: LCFF_X21_Y16_N1
\uart_0|the_nios_uart_0_tx|pre_txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|pre_txd~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|pre_txd~regout\);

-- Location: LCCOMB_X23_Y16_N16
\uart_0|the_nios_uart_0_tx|txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_0|the_nios_uart_0_tx|txd~0_combout\ = (\uart_0|the_nios_uart_0_tx|pre_txd~regout\) # (\uart_0|the_nios_uart_0_regs|control_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_0|the_nios_uart_0_tx|pre_txd~regout\,
	datad => \uart_0|the_nios_uart_0_regs|control_reg\(9),
	combout => \uart_0|the_nios_uart_0_tx|txd~0_combout\);

-- Location: LCFF_X23_Y16_N17
\uart_0|the_nios_uart_0_tx|txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_0|the_nios_uart_0_tx|txd~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_0|the_nios_uart_0_tx|txd~regout\);

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X14_Y15_N14
\auto_hub|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|clr_reg~regout\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X13_Y15_N30
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\uart0_txd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uart_0|the_nios_uart_0_tx|ALT_INV_txd~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_uart0_txd);

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


