







.version 5.0
.target sm_61
.address_size 64


.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN69_INTERNAL_47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.global .align 1 .b8 __T29[149] = {118, 111, 105, 100, 32, 98, 99, 101, 95, 117, 112, 100, 97, 116, 101, 79, 117, 116, 112, 117, 116, 95, 110, 111, 95, 114, 101, 100, 117, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 68, 116, 121, 112, 101, 32, 42, 41, 32, 91, 119, 105, 116, 104, 32, 68, 116, 121, 112, 101, 32, 61, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T213[294] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 95, 119, 101, 105, 103, 104, 116, 115, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T214[294] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 99, 49, 48, 58, 58, 72, 97, 108, 102, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T218[145] = {118, 111, 105, 100, 32, 98, 99, 101, 95, 117, 112, 100, 97, 116, 101, 79, 117, 116, 112, 117, 116, 95, 110, 111, 95, 114, 101, 100, 117, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 68, 116, 121, 112, 101, 32, 42, 41, 32, 91, 119, 105, 116, 104, 32, 68, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T222[278] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 95, 119, 101, 105, 103, 104, 116, 115, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 102, 108, 111, 97, 116, 44, 32, 102, 108, 111, 97, 116, 44, 32, 102, 108, 111, 97, 116, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T223[282] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 102, 108, 111, 97, 116, 44, 32, 102, 108, 111, 97, 116, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 102, 108, 111, 97, 116, 93, 0};
.global .align 1 .b8 __T227[147] = {118, 111, 105, 100, 32, 98, 99, 101, 95, 117, 112, 100, 97, 116, 101, 79, 117, 116, 112, 117, 116, 95, 110, 111, 95, 114, 101, 100, 117, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 99, 111, 110, 115, 116, 32, 68, 116, 121, 112, 101, 32, 42, 44, 32, 68, 116, 121, 112, 101, 32, 42, 41, 32, 91, 119, 105, 116, 104, 32, 68, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 93, 0};
.global .align 1 .b8 __T231[283] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 95, 119, 101, 105, 103, 104, 116, 115, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 100, 111, 117, 98, 108, 101, 44, 32, 100, 111, 117, 98, 108, 101, 44, 32, 100, 111, 117, 98, 108, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 93, 0};
.global .align 1 .b8 __T232[286] = {65, 99, 99, 116, 121, 112, 101, 32, 98, 99, 101, 95, 102, 117, 110, 99, 116, 111, 114, 60, 68, 116, 121, 112, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 40, 41, 40, 84, 117, 112, 108, 101, 41, 32, 91, 119, 105, 116, 104, 32, 84, 117, 112, 108, 101, 32, 61, 32, 116, 104, 114, 117, 115, 116, 58, 58, 116, 117, 112, 108, 101, 60, 100, 111, 117, 98, 108, 101, 44, 32, 100, 111, 117, 98, 108, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 44, 32, 116, 104, 114, 117, 115, 116, 58, 58, 110, 117, 108, 108, 95, 116, 121, 112, 101, 62, 44, 32, 68, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 44, 32, 65, 99, 99, 116, 121, 112, 101, 32, 61, 32, 100, 111, 117, 98, 108, 101, 93, 0};
.global .align 1 .b8 $str[29] = {42, 105, 110, 112, 117, 116, 32, 62, 61, 32, 48, 46, 32, 38, 38, 32, 42, 105, 110, 112, 117, 116, 32, 60, 61, 32, 49, 46, 0};
.global .align 1 .b8 $str1[46] = {47, 114, 111, 111, 116, 47, 112, 121, 116, 111, 114, 99, 104, 47, 97, 116, 101, 110, 47, 115, 114, 99, 47, 84, 72, 67, 85, 78, 78, 47, 66, 67, 69, 67, 114, 105, 116, 101, 114, 105, 111, 110, 46, 99, 117, 0};
.global .align 1 .b8 $str2[27] = {105, 110, 112, 117, 116, 32, 62, 61, 32, 48, 46, 32, 38, 38, 32, 105, 110, 112, 117, 116, 32, 60, 61, 32, 49, 46, 0};
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result;

.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<33>;
.reg .f32 %f<140>;
.reg .b32 %r<30>;
.reg .b64 %rd<22>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r9, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd6;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r29, %r11, %r12, %r13;
setp.ge.u32	%p1, %r29, %r10;
@%p1 bra BB0_16;

cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB0_2:
mul.lo.s32 %r14, %r29, %r7;
mul.wide.u32 %rd8, %r14, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs26, [%rd4];

	{ cvt.f32.f16 %f19, %rs26;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB0_4;

ld.global.u16 %rs27, [%rd4];

	{ cvt.f32.f16 %f20, %rs27;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB0_5;

BB0_4:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T29;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r15, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB0_5:
mul.lo.s32 %r16, %r29, %r8;
mul.wide.u32 %rd16, %r16, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs1, [%rd17];
ld.global.u16 %rs28, [%rd4];

	{ cvt.f32.f16 %f21, %rs28;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB0_9;
bra.uni BB0_6;

BB0_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB0_10;

BB0_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r17, %f2;
add.s32 %r18, %r17, -1059760811;
and.b32 %r19, %r18, -8388608;
sub.s32 %r20, %r17, %r19;
mov.b32 %f24, %r20;
cvt.rn.f32.s32	%f25, %r19;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r17, 2139095040;
@%p6 bra BB0_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB0_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB0_10:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs30, [%rd17];

	{ cvt.f32.f16 %f76, %rs30;}


	ld.global.u16 %rs31, [%rd4];

	{ cvt.f32.f16 %f77, %rs31;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB0_14;
bra.uni BB0_11;

BB0_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB0_15;

BB0_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r22, %f12;
add.s32 %r23, %r22, -1059760811;
and.b32 %r24, %r23, -8388608;
sub.s32 %r25, %r22, %r24;
mov.b32 %f81, %r25;
cvt.rn.f32.s32	%f82, %r24;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r22, 2139095040;
@%p10 bra BB0_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB0_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB0_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs32, %f132;}


	mul.lo.s32 %r26, %r29, %r9;
mul.wide.u32 %rd20, %r26, 2;
add.s64 %rd21, %rd3, %rd20;
st.global.u16 [%rd21], %rs32;
mov.u32 %r28, %nctaid.x;
mad.lo.s32 %r29, %r28, %r11, %r29;
setp.lt.u32	%p12, %r29, %r10;
@%p12 bra BB0_2;

BB0_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<55>;
.reg .b64 %rd<23>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r54, %r31, %r32, %r33;
setp.ge.u32	%p1, %r54, %r22;
@%p1 bra BB1_16;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;

BB1_2:
mul.hi.u32 %r10, %r54, %r25;
mul.lo.s32 %r34, %r54, %r12;
mul.wide.u32 %rd9, %r34, 2;
add.s64 %rd4, %rd2, %rd9;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB1_4;

ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB1_5;

BB1_4:
mov.u64 %rd10, $str;
cvta.global.u64 %rd11, %rd10;
mov.u64 %rd12, $str1;
cvta.global.u64 %rd13, %rd12;
mov.u64 %rd14, __T29;
cvta.global.u64 %rd15, %rd14;
mov.u32 %r35, 57;
mov.u64 %rd16, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd11;
.param .b64 param1;
st.param.b64	[param1+0], %rd13;
.param .b32 param2;
st.param.b32	[param2+0], %r35;
.param .b64 param3;
st.param.b64	[param3+0], %rd15;
.param .b64 param4;
st.param.b64	[param4+0], %rd16;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_5:
mul.lo.s32 %r36, %r54, %r13;
mul.wide.u32 %rd17, %r36, 2;
add.s64 %rd18, %rd1, %rd17;
ld.global.u16 %rs1, [%rd18];
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB1_9;
bra.uni BB1_6;

BB1_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB1_10;

BB1_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r37, %f2;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f24, %r40;
cvt.rn.f32.s32	%f25, %r39;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r37, 2139095040;
@%p6 bra BB1_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB1_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB1_10:
add.s32 %r41, %r10, %r54;
shr.u32 %r42, %r41, %r26;
mul.lo.s32 %r43, %r42, %r28;
sub.s32 %r44, %r54, %r43;
mul.lo.s32 %r45, %r44, %r24;
mad.lo.s32 %r46, %r23, %r42, %r45;
cvt.u64.u32	%rd5, %r46;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs22, [%rd18];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.global.u16 %rs23, [%rd4];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB1_14;
bra.uni BB1_11;

BB1_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB1_15;

BB1_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r48, %f12;
add.s32 %r49, %r48, -1059760811;
and.b32 %r50, %r49, -8388608;
sub.s32 %r51, %r48, %r50;
mov.b32 %f81, %r51;
cvt.rn.f32.s32	%f82, %r50;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r48, 2139095040;
@%p10 bra BB1_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB1_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB1_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	shl.b64 %rd21, %rd5, 1;
add.s64 %rd22, %rd3, %rd21;
st.global.u16 [%rd22], %rs24;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r54, %r53, %r31, %r54;
setp.lt.u32	%p12, %r54, %r22;
@%p12 bra BB1_2;

BB1_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<60>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot2;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd12;
cvta.to.global.u64 %rd3, %rd13;
mov.u32 %r49, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd15, %r49, 8;
add.s64 %rd16, %rd4, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p2, %r49, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r56, %r22, %r23, %r24;
setp.ge.u32	%p3, %r56, %r20;
@%p3 bra BB2_20;

ld.local.u32 %r25, [%rd1+208];
add.s32 %r6, %r25, -1;
mul.wide.s32 %rd19, %r25, 4;
add.s64 %rd6, %rd1, %rd19;

BB2_4:
mov.u32 %r51, %r56;
mov.u32 %r7, %r51;
mov.u64 %rd41, %rd6;
mov.u32 %r58, 0;
mov.u32 %r59, %r58;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r50, %r6;
mov.u32 %r54, %r7;
mov.u32 %r55, %r7;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r9, %r55;
mov.u32 %r8, %r50;
ld.local.u32 %r28, [%rd41+4];
rem.u32 %r29, %r9, %r28;
ld.local.u32 %r30, [%rd41+104];
mad.lo.s32 %r59, %r30, %r29, %r59;
div.u32 %r12, %r9, %r28;
add.s64 %rd41, %rd41, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r50, %r13;
mov.u32 %r54, %r12;
mov.u32 %r55, %r12;
mov.u32 %r58, %r59;
@%p5 bra BB2_5;

BB2_6:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r16, %r31, %r54, %r58;
ld.local.u64 %rd10, [%rd1];
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.u16 %rs18, [%rd21];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB2_8;

ld.global.u16 %rs19, [%rd21];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB2_9;

BB2_8:
mov.u64 %rd24, $str;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, $str1;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, __T29;
cvta.global.u64 %rd29, %rd28;
mov.u32 %r34, 57;
mov.u64 %rd30, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd25;
.param .b64 param1;
st.param.b64	[param1+0], %rd27;
.param .b32 param2;
st.param.b32	[param2+0], %r34;
.param .b64 param3;
st.param.b64	[param3+0], %rd29;
.param .b64 param4;
st.param.b64	[param4+0], %rd30;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB2_9:
mul.lo.s32 %r35, %r7, %r19;
mul.wide.u32 %rd31, %r35, 2;
add.s64 %rd32, %rd3, %rd31;
ld.global.u16 %rs1, [%rd32];
ld.global.u16 %rs20, [%rd21];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB2_13;
bra.uni BB2_10;

BB2_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB2_14;

BB2_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r37, %f2;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f24, %r40;
cvt.rn.f32.s32	%f25, %r39;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r37, 2139095040;
@%p10 bra BB2_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB2_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB2_14:
cvt.u64.u32	%rd11, %r16;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs22, [%rd32];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.global.u16 %rs23, [%rd21];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB2_18;
bra.uni BB2_15;

BB2_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB2_19;

BB2_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r43, %f12;
add.s32 %r44, %r43, -1059760811;
and.b32 %r45, %r44, -8388608;
sub.s32 %r46, %r43, %r45;
mov.b32 %f81, %r46;
cvt.rn.f32.s32	%f82, %r45;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r43, 2139095040;
@%p14 bra BB2_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB2_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB2_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	shl.b64 %rd39, %rd11, 1;
add.s64 %rd40, %rd10, %rd39;
st.u16 [%rd40], %rs24;
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r56, %r48, %r22, %r7;
setp.lt.u32	%p16, %r56, %r20;
@%p16 bra BB2_4;

BB2_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<54>;
.reg .b64 %rd<20>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r53, %r31, %r32, %r33;
setp.ge.u32	%p1, %r53, %r22;
@%p1 bra BB3_16;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd7;

BB3_2:
mul.hi.u32 %r10, %r53, %r25;
mul.lo.s32 %r34, %r53, %r12;
mul.wide.u32 %rd9, %r34, 2;
add.s64 %rd4, %rd1, %rd9;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB3_4;

ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB3_5;

BB3_4:
mov.u64 %rd10, $str;
cvta.global.u64 %rd11, %rd10;
mov.u64 %rd12, $str1;
cvta.global.u64 %rd13, %rd12;
mov.u64 %rd14, __T29;
cvta.global.u64 %rd15, %rd14;
mov.u32 %r35, 57;
mov.u64 %rd16, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd11;
.param .b64 param1;
st.param.b64	[param1+0], %rd13;
.param .b32 param2;
st.param.b32	[param2+0], %r35;
.param .b64 param3;
st.param.b64	[param3+0], %rd15;
.param .b64 param4;
st.param.b64	[param4+0], %rd16;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_5:
add.s32 %r36, %r10, %r53;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r53, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd17, %r41, 2;
add.s64 %rd5, %rd3, %rd17;
ld.global.u16 %rs1, [%rd5];
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB3_9;
bra.uni BB3_6;

BB3_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB3_10;

BB3_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r42, %f2;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f24, %r45;
cvt.rn.f32.s32	%f25, %r44;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r42, 2139095040;
@%p6 bra BB3_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB3_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB3_10:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs22, [%rd5];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.global.u16 %rs23, [%rd4];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB3_14;
bra.uni BB3_11;

BB3_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB3_15;

BB3_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r46, %f12;
add.s32 %r47, %r46, -1059760811;
and.b32 %r48, %r47, -8388608;
sub.s32 %r49, %r46, %r48;
mov.b32 %f81, %r49;
cvt.rn.f32.s32	%f82, %r48;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r46, 2139095040;
@%p10 bra BB3_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB3_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB3_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	mul.lo.s32 %r50, %r53, %r21;
mul.wide.u32 %rd18, %r50, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs24;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r31, %r53;
setp.lt.u32	%p12, %r53, %r22;
@%p12 bra BB3_2;

BB3_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<79>;
.reg .b64 %rd<21>;


ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r78, %r51, %r52, %r53;
setp.ge.u32	%p1, %r78, %r34;
@%p1 bra BB4_16;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd9;

BB4_2:
mul.hi.u32 %r14, %r78, %r37;
mul.hi.u32 %r15, %r78, %r45;
mul.lo.s32 %r54, %r78, %r17;
mul.wide.u32 %rd10, %r54, 2;
add.s64 %rd4, %rd1, %rd10;
ld.global.u16 %rs10, [%rd4];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB4_4;

ld.global.u16 %rs11, [%rd4];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB4_5;

BB4_4:
mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T29;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r55, 57;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r55;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB4_5:
add.s32 %r56, %r14, %r78;
shr.u32 %r57, %r56, %r38;
mul.lo.s32 %r58, %r57, %r40;
sub.s32 %r59, %r78, %r58;
mul.lo.s32 %r60, %r59, %r36;
mad.lo.s32 %r61, %r35, %r57, %r60;
mul.wide.u32 %rd18, %r61, 2;
add.s64 %rd5, %rd2, %rd18;
ld.global.u16 %rs1, [%rd5];
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB4_9;
bra.uni BB4_6;

BB4_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB4_10;

BB4_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r62, %f2;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f24, %r65;
cvt.rn.f32.s32	%f25, %r64;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r62, 2139095040;
@%p6 bra BB4_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB4_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB4_10:
add.s32 %r66, %r15, %r78;
shr.u32 %r67, %r66, %r46;
mul.lo.s32 %r68, %r67, %r48;
sub.s32 %r69, %r78, %r68;
mul.lo.s32 %r70, %r69, %r44;
mad.lo.s32 %r71, %r43, %r67, %r70;
cvt.u64.u32	%rd6, %r71;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd5];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd4];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB4_14;
bra.uni BB4_11;

BB4_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB4_15;

BB4_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r72, %f12;
add.s32 %r73, %r72, -1059760811;
and.b32 %r74, %r73, -8388608;
sub.s32 %r75, %r72, %r74;
mov.b32 %f81, %r75;
cvt.rn.f32.s32	%f82, %r74;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r72, 2139095040;
@%p10 bra BB4_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB4_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB4_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd19, %rd6, 1;
add.s64 %rd20, %rd3, %rd19;
st.global.u16 [%rd20], %rs16;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r51, %r78;
setp.lt.u32	%p12, %r78, %r34;
@%p12 bra BB4_2;

BB4_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<84>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot5;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
cvta.to.global.u64 %rd2, %rd14;
mov.u32 %r73, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd17, %r73, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p2, %r73, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r80, %r42, %r43, %r44;
setp.ge.u32	%p3, %r80, %r32;
@%p3 bra BB5_20;

cvta.to.global.u64 %rd5, %rd15;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd21, %r45, 4;
add.s64 %rd6, %rd1, %rd21;

BB5_4:
mov.u32 %r75, %r80;
mov.u32 %r11, %r75;
mov.u64 %rd40, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r82, 0;
mov.u32 %r83, %r82;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r78, %r11;
mov.u32 %r79, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r79;
mov.u32 %r13, %r74;
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r83, %r50, %r49, %r83;
div.u32 %r17, %r14, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r74, %r18;
mov.u32 %r78, %r17;
mov.u32 %r79, %r17;
mov.u32 %r82, %r83;
@%p5 bra BB5_5;

BB5_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
cvt.u64.u32	%rd10, %r56;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r21, %r57, %r78, %r82;
ld.local.u64 %rd11, [%rd1];
mul.lo.s32 %r58, %r11, %r23;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u16 %rs10, [%rd23];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB5_8;

ld.global.u16 %rs11, [%rd23];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB5_9;

BB5_8:
mov.u64 %rd26, $str;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, $str1;
cvta.global.u64 %rd29, %rd28;
mov.u64 %rd30, __T29;
cvta.global.u64 %rd31, %rd30;
mov.u32 %r60, 57;
mov.u64 %rd32, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd27;
.param .b64 param1;
st.param.b64	[param1+0], %rd29;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd31;
.param .b64 param4;
st.param.b64	[param4+0], %rd32;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB5_9:
shl.b64 %rd33, %rd10, 1;
add.s64 %rd12, %rd5, %rd33;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs12, [%rd23];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB5_13;
bra.uni BB5_10;

BB5_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB5_14;

BB5_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r62, %f2;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f24, %r65;
cvt.rn.f32.s32	%f25, %r64;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r62, 2139095040;
@%p10 bra BB5_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB5_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB5_14:
cvt.u64.u32	%rd13, %r21;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd12];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd23];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB5_18;
bra.uni BB5_15;

BB5_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB5_19;

BB5_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r67, %f12;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f81, %r70;
cvt.rn.f32.s32	%f82, %r69;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r67, 2139095040;
@%p14 bra BB5_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB5_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB5_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd38, %rd13, 1;
add.s64 %rd39, %rd11, %rd38;
st.u16 [%rd39], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r80, %r72, %r42, %r11;
setp.lt.u32	%p16, %r80, %r32;
@%p16 bra BB5_4;

BB5_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<59>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot6;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r48, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd15, %r48, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p2, %r48, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r55, %r22, %r23, %r24;
setp.ge.u32	%p3, %r55, %r20;
@%p3 bra BB6_20;

cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r6, %r25, -1;
mul.wide.s32 %rd19, %r25, 4;
add.s64 %rd6, %rd1, %rd19;

BB6_4:
mov.u32 %r50, %r55;
mov.u32 %r7, %r50;
mov.u64 %rd38, %rd6;
mov.u32 %r57, 0;
mov.u32 %r58, %r57;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r49, %r6;
mov.u32 %r53, %r7;
mov.u32 %r54, %r7;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r9, %r54;
mov.u32 %r8, %r49;
ld.local.u32 %r28, [%rd38+4];
rem.u32 %r29, %r9, %r28;
ld.local.u32 %r30, [%rd38+104];
mad.lo.s32 %r58, %r30, %r29, %r58;
div.u32 %r12, %r9, %r28;
add.s64 %rd38, %rd38, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r49, %r13;
mov.u32 %r53, %r12;
mov.u32 %r54, %r12;
mov.u32 %r57, %r58;
@%p5 bra BB6_5;

BB6_6:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r16, %r31, %r53, %r57;
ld.local.u64 %rd10, [%rd1];
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.u16 %rs18, [%rd21];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB6_8;

ld.global.u16 %rs19, [%rd21];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB6_9;

BB6_8:
mov.u64 %rd24, $str;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, $str1;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, __T29;
cvta.global.u64 %rd29, %rd28;
mov.u32 %r34, 57;
mov.u64 %rd30, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd25;
.param .b64 param1;
st.param.b64	[param1+0], %rd27;
.param .b32 param2;
st.param.b32	[param2+0], %r34;
.param .b64 param3;
st.param.b64	[param3+0], %rd29;
.param .b64 param4;
st.param.b64	[param4+0], %rd30;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB6_9:
mul.wide.u32 %rd31, %r16, 2;
add.s64 %rd11, %rd10, %rd31;
ld.u16 %rs1, [%rd11];
ld.global.u16 %rs20, [%rd21];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB6_13;
bra.uni BB6_10;

BB6_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB6_14;

BB6_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r36, %f2;
add.s32 %r37, %r36, -1059760811;
and.b32 %r38, %r37, -8388608;
sub.s32 %r39, %r36, %r38;
mov.b32 %f24, %r39;
cvt.rn.f32.s32	%f25, %r38;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r36, 2139095040;
@%p10 bra BB6_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB6_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB6_14:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs22, [%rd11];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.global.u16 %rs23, [%rd21];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB6_18;
bra.uni BB6_15;

BB6_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB6_19;

BB6_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r41, %f12;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f81, %r44;
cvt.rn.f32.s32	%f82, %r43;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r41, 2139095040;
@%p14 bra BB6_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB6_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB6_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	mul.lo.s32 %r45, %r7, %r19;
mul.wide.u32 %rd36, %r45, 2;
add.s64 %rd37, %rd5, %rd36;
st.global.u16 [%rd37], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r55, %r47, %r22, %r7;
setp.lt.u32	%p16, %r55, %r20;
@%p16 bra BB6_4;

BB6_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<82>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot7;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r73, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd15, %r73, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p2, %r73, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r80, %r43, %r44, %r45;
setp.ge.u32	%p3, %r80, %r33;
@%p3 bra BB7_21;

cvta.to.global.u64 %rd5, %rd13;

BB7_4:
mov.u32 %r75, %r80;
mov.u32 %r10, %r75;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r74, %r11, -1;
mov.u32 %r81, 0;
setp.lt.s32	%p4, %r74, 1;
mov.u32 %r78, %r10;
@%p4 bra BB7_7;

mul.wide.s32 %rd19, %r11, 4;
add.s64 %rd38, %rd1, %rd19;
mov.u32 %r81, 0;
mov.u32 %r79, %r10;

BB7_6:
ld.local.u32 %r48, [%rd38+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd38+104];
mad.lo.s32 %r81, %r50, %r49, %r81;
div.u32 %r79, %r79, %r48;
add.s64 %rd38, %rd38, -4;
add.s32 %r74, %r74, -1;
setp.gt.s32	%p5, %r74, 0;
mov.u32 %r77, %r79;
mov.u32 %r78, %r77;
@%p5 bra BB7_6;

BB7_7:
mov.u32 %r19, %r78;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r21, %r51, %r19, %r81;
ld.local.u64 %rd9, [%rd1];
mul.hi.u32 %r22, %r10, %r37;
mul.lo.s32 %r52, %r10, %r24;
mul.wide.u32 %rd20, %r52, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB7_9;

ld.global.u16 %rs11, [%rd21];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB7_10;

BB7_9:
mov.u64 %rd24, $str;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, $str1;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, __T29;
cvta.global.u64 %rd29, %rd28;
mov.u32 %r54, 57;
mov.u64 %rd30, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd25;
.param .b64 param1;
st.param.b64	[param1+0], %rd27;
.param .b32 param2;
st.param.b32	[param2+0], %r54;
.param .b64 param3;
st.param.b64	[param3+0], %rd29;
.param .b64 param4;
st.param.b64	[param4+0], %rd30;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB7_10:
mul.wide.u32 %rd31, %r21, 2;
add.s64 %rd10, %rd9, %rd31;
ld.u16 %rs1, [%rd10];
ld.global.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB7_14;
bra.uni BB7_11;

BB7_14:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB7_15;

BB7_11:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r56, %f2;
add.s32 %r57, %r56, -1059760811;
and.b32 %r58, %r57, -8388608;
sub.s32 %r59, %r56, %r58;
mov.b32 %f24, %r59;
cvt.rn.f32.s32	%f25, %r58;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r56, 2139095040;
@%p10 bra BB7_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB7_13:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB7_15:
add.s32 %r60, %r22, %r10;
shr.u32 %r61, %r60, %r38;
mul.lo.s32 %r62, %r61, %r40;
sub.s32 %r63, %r10, %r62;
mul.lo.s32 %r64, %r63, %r36;
mad.lo.s32 %r65, %r35, %r61, %r64;
cvt.u64.u32	%rd11, %r65;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd21];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB7_19;
bra.uni BB7_16;

BB7_19:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB7_20;

BB7_16:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r67, %f12;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f81, %r70;
cvt.rn.f32.s32	%f82, %r69;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r67, 2139095040;
@%p14 bra BB7_18;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB7_18:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB7_20:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd36, %rd11, 1;
add.s64 %rd37, %rd5, %rd36;
st.global.u16 [%rd37], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r80, %r72, %r43, %r10;
setp.lt.u32	%p16, %r80, %r33;
@%p16 bra BB7_4;

BB7_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<87>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot8;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd5, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 216;
cvta.to.local.u64 %rd3, %rd23;
cvta.to.global.u64 %rd4, %rd21;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd24, %r65, 8;
add.s64 %rd25, %rd5, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r66, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd28, %r66, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p4, %r66, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r79, %r34, %r35, %r36;
setp.ge.u32	%p5, %r79, %r31;
@%p5 bra BB8_25;

ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd32, %r37, 4;
add.s64 %rd9, %rd2, %rd32;

BB8_6:
mov.u32 %r69, %r79;
mov.u32 %r8, %r69;
mov.u64 %rd52, %rd9;
mov.u32 %r39, 0;
mov.u32 %r86, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r67, %r7;
mov.u32 %r77, %r8;
mov.u32 %r78, %r8;
mov.u32 %r85, %r39;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r10, %r78;
mov.u32 %r9, %r67;
ld.local.u32 %r40, [%rd52+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd52+104];
mad.lo.s32 %r86, %r42, %r41, %r86;
div.u32 %r13, %r10, %r40;
add.s64 %rd52, %rd52, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r67, %r14;
mov.u32 %r77, %r13;
mov.u32 %r78, %r13;
mov.u32 %r80, %r86;
mov.u32 %r85, %r80;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r16, %r85;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r77, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r68, %r18, -1;
setp.lt.s32	%p8, %r68, 1;
mov.u32 %r75, %r8;
mov.u32 %r83, %r39;
@%p8 bra BB8_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd53, %rd3, %rd33;
mov.u32 %r84, 0;
mov.u32 %r76, %r8;

BB8_10:
ld.local.u32 %r46, [%rd53+4];
rem.u32 %r47, %r76, %r46;
ld.local.u32 %r48, [%rd53+104];
mad.lo.s32 %r84, %r48, %r47, %r84;
div.u32 %r76, %r76, %r46;
add.s64 %rd53, %rd53, -4;
add.s32 %r68, %r68, -1;
setp.gt.s32	%p9, %r68, 0;
mov.u32 %r75, %r76;
mov.u32 %r83, %r84;
@%p9 bra BB8_10;

BB8_11:
cvt.u64.u32	%rd17, %r17;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r28, %r49, %r75, %r83;
ld.local.u64 %rd18, [%rd3];
mul.lo.s32 %r50, %r8, %r30;
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd35, %rd4, %rd34;
ld.global.u16 %rs10, [%rd35];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB8_13;

ld.global.u16 %rs11, [%rd35];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB8_14;

BB8_13:
mov.u64 %rd38, $str;
cvta.global.u64 %rd39, %rd38;
mov.u64 %rd40, $str1;
cvta.global.u64 %rd41, %rd40;
mov.u64 %rd42, __T29;
cvta.global.u64 %rd43, %rd42;
mov.u32 %r52, 57;
mov.u64 %rd44, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd39;
.param .b64 param1;
st.param.b64	[param1+0], %rd41;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd43;
.param .b64 param4;
st.param.b64	[param4+0], %rd44;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB8_14:
shl.b64 %rd45, %rd17, 1;
add.s64 %rd19, %rd13, %rd45;
ld.u16 %rs1, [%rd19];
ld.global.u16 %rs12, [%rd35];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB8_18;
bra.uni BB8_15;

BB8_18:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB8_19;

BB8_15:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r54, %f2;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f24, %r57;
cvt.rn.f32.s32	%f25, %r56;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r54, 2139095040;
@%p14 bra BB8_17;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB8_17:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB8_19:
cvt.u64.u32	%rd20, %r28;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd35];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB8_23;
bra.uni BB8_20;

BB8_23:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB8_24;

BB8_20:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r59, %f12;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f81, %r62;
cvt.rn.f32.s32	%f82, %r61;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r59, 2139095040;
@%p18 bra BB8_22;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB8_22:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB8_24:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd50, %rd20, 1;
add.s64 %rd51, %rd18, %rd50;
st.u16 [%rd51], %rs16;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r79, %r64, %r34, %r8;
setp.lt.u32	%p20, %r79, %r31;
@%p20 bra BB8_6;

BB8_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<55>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd6;
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r54, %r30, %r31, %r32;
setp.ge.u32	%p1, %r54, %r21;
@%p1 bra BB9_16;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB9_2:
mul.hi.u32 %r33, %r54, %r24;
add.s32 %r34, %r33, %r54;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r54, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd8, %r39, 2;
add.s64 %rd4, %rd3, %rd8;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB9_4;

ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB9_5;

BB9_4:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T29;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r40, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r40;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB9_5:
mul.lo.s32 %r41, %r54, %r19;
mul.wide.u32 %rd16, %r41, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs1, [%rd17];
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB9_9;
bra.uni BB9_6;

BB9_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB9_10;

BB9_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r42, %f2;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f24, %r45;
cvt.rn.f32.s32	%f25, %r44;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r42, 2139095040;
@%p6 bra BB9_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB9_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB9_10:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs22, [%rd17];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.global.u16 %rs23, [%rd4];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB9_14;
bra.uni BB9_11;

BB9_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB9_15;

BB9_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r47, %f12;
add.s32 %r48, %r47, -1059760811;
and.b32 %r49, %r48, -8388608;
sub.s32 %r50, %r47, %r49;
mov.b32 %f81, %r50;
cvt.rn.f32.s32	%f82, %r49;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r47, 2139095040;
@%p10 bra BB9_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB9_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB9_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	mul.lo.s32 %r51, %r54, %r20;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd2, %rd20;
st.global.u16 [%rd21], %rs24;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r54, %r53, %r30, %r54;
setp.lt.u32	%p12, %r54, %r21;
@%p12 bra BB9_2;

BB9_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<80>;
.reg .b64 %rd<23>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r79, %r50, %r51, %r52;
setp.ge.u32	%p1, %r79, %r33;
@%p1 bra BB10_16;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;

BB10_2:
mul.hi.u32 %r53, %r79, %r36;
add.s32 %r54, %r53, %r79;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r79, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r79, %r44;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd4, %rd2, %rd9;
ld.global.u16 %rs10, [%rd4];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB10_4;

ld.global.u16 %rs11, [%rd4];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB10_5;

BB10_4:
mov.u64 %rd10, $str;
cvta.global.u64 %rd11, %rd10;
mov.u64 %rd12, $str1;
cvta.global.u64 %rd13, %rd12;
mov.u64 %rd14, __T29;
cvta.global.u64 %rd15, %rd14;
mov.u32 %r60, 57;
mov.u64 %rd16, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd11;
.param .b64 param1;
st.param.b64	[param1+0], %rd13;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd15;
.param .b64 param4;
st.param.b64	[param4+0], %rd16;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB10_5:
mul.lo.s32 %r61, %r79, %r24;
mul.wide.u32 %rd17, %r61, 2;
add.s64 %rd18, %rd1, %rd17;
ld.global.u16 %rs1, [%rd18];
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB10_9;
bra.uni BB10_6;

BB10_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB10_10;

BB10_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r62, %f2;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f24, %r65;
cvt.rn.f32.s32	%f25, %r64;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r62, 2139095040;
@%p6 bra BB10_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB10_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB10_10:
add.s32 %r66, %r14, %r79;
shr.u32 %r67, %r66, %r45;
mul.lo.s32 %r68, %r67, %r47;
sub.s32 %r69, %r79, %r68;
mul.lo.s32 %r70, %r69, %r43;
mad.lo.s32 %r71, %r42, %r67, %r70;
cvt.u64.u32	%rd5, %r71;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd18];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd4];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB10_14;
bra.uni BB10_11;

BB10_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB10_15;

BB10_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r73, %f12;
add.s32 %r74, %r73, -1059760811;
and.b32 %r75, %r74, -8388608;
sub.s32 %r76, %r73, %r75;
mov.b32 %f81, %r76;
cvt.rn.f32.s32	%f82, %r75;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r73, 2139095040;
@%p10 bra BB10_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB10_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB10_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd21, %rd5, 1;
add.s64 %rd22, %rd3, %rd21;
st.global.u16 [%rd22], %rs16;
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r79, %r78, %r50, %r79;
setp.lt.u32	%p12, %r79, %r33;
@%p12 bra BB10_2;

BB10_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<82>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot11;
cvta.local.u64 %SP, %rd36;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
cvta.to.global.u64 %rd2, %rd14;
mov.u32 %r71, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd16, %r71, 8;
add.s64 %rd17, %rd3, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p2, %r71, 27;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r78, %r42, %r43, %r44;
setp.ge.u32	%p3, %r78, %r32;
@%p3 bra BB11_20;

cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd20, %r45, 4;
add.s64 %rd6, %rd1, %rd20;

BB11_4:
mov.u32 %r73, %r78;
mov.u32 %r11, %r73;
mov.u64 %rd35, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r80, 0;
mov.u32 %r81, %r80;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r72, %r10;
mov.u32 %r76, %r11;
mov.u32 %r77, %r11;
@%p4 bra BB11_6;

BB11_5:
mov.u32 %r14, %r77;
mov.u32 %r13, %r72;
ld.local.u32 %r48, [%rd35+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd35+104];
mad.lo.s32 %r81, %r50, %r49, %r81;
div.u32 %r17, %r14, %r48;
add.s64 %rd35, %rd35, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r72, %r18;
mov.u32 %r76, %r17;
mov.u32 %r77, %r17;
mov.u32 %r80, %r81;
@%p5 bra BB11_5;

BB11_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r21, %r57, %r76, %r80;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd21, %r56, 2;
add.s64 %rd11, %rd5, %rd21;
ld.global.u16 %rs10, [%rd11];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB11_8;

ld.global.u16 %rs11, [%rd11];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB11_9;

BB11_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r58, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB11_9:
mul.lo.s32 %r59, %r11, %r31;
mul.wide.u32 %rd29, %r59, 2;
add.s64 %rd30, %rd2, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs12, [%rd11];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB11_13;
bra.uni BB11_10;

BB11_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB11_14;

BB11_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r60, %f2;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f24, %r63;
cvt.rn.f32.s32	%f25, %r62;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r60, 2139095040;
@%p10 bra BB11_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB11_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB11_14:
cvt.u64.u32	%rd12, %r21;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd30];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd11];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB11_18;
bra.uni BB11_15;

BB11_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB11_19;

BB11_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r65, %f12;
add.s32 %r66, %r65, -1059760811;
and.b32 %r67, %r66, -8388608;
sub.s32 %r68, %r65, %r67;
mov.b32 %f81, %r68;
cvt.rn.f32.s32	%f82, %r67;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r65, 2139095040;
@%p14 bra BB11_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB11_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB11_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd33, %rd12, 1;
add.s64 %rd34, %rd10, %rd33;
st.u16 [%rd34], %rs16;
mov.u32 %r70, %nctaid.x;
mad.lo.s32 %r78, %r70, %r42, %r11;
setp.lt.u32	%p16, %r78, %r32;
@%p16 bra BB11_4;

BB11_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<79>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r78, %r50, %r51, %r52;
setp.ge.u32	%p1, %r78, %r33;
@%p1 bra BB12_16;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB12_2:
mul.hi.u32 %r53, %r78, %r36;
add.s32 %r54, %r53, %r78;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r78, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r78, %r44;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd4, %rd2, %rd9;
ld.global.u16 %rs10, [%rd4];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB12_4;

ld.global.u16 %rs11, [%rd4];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB12_5;

BB12_4:
mov.u64 %rd10, $str;
cvta.global.u64 %rd11, %rd10;
mov.u64 %rd12, $str1;
cvta.global.u64 %rd13, %rd12;
mov.u64 %rd14, __T29;
cvta.global.u64 %rd15, %rd14;
mov.u32 %r60, 57;
mov.u64 %rd16, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd11;
.param .b64 param1;
st.param.b64	[param1+0], %rd13;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd15;
.param .b64 param4;
st.param.b64	[param4+0], %rd16;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB12_5:
add.s32 %r61, %r14, %r78;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r78, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd17, %r66, 2;
add.s64 %rd5, %rd3, %rd17;
ld.global.u16 %rs1, [%rd5];
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB12_9;
bra.uni BB12_6;

BB12_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB12_10;

BB12_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r67, %f2;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f24, %r70;
cvt.rn.f32.s32	%f25, %r69;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r67, 2139095040;
@%p6 bra BB12_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB12_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB12_10:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd5];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd4];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB12_14;
bra.uni BB12_11;

BB12_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB12_15;

BB12_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r71, %f12;
add.s32 %r72, %r71, -1059760811;
and.b32 %r73, %r72, -8388608;
sub.s32 %r74, %r71, %r73;
mov.b32 %f81, %r74;
cvt.rn.f32.s32	%f82, %r73;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r71, 2139095040;
@%p10 bra BB12_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB12_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB12_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	mul.lo.s32 %r75, %r78, %r32;
mul.wide.u32 %rd18, %r75, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs16;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r50, %r78;
setp.lt.u32	%p12, %r78, %r33;
@%p12 bra BB12_2;

BB12_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<104>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r103, %r70, %r71, %r72;
setp.ge.u32	%p1, %r103, %r45;
@%p1 bra BB13_16;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd9;

BB13_2:
mul.hi.u32 %r73, %r103, %r48;
add.s32 %r74, %r73, %r103;
shr.u32 %r75, %r74, %r49;
mul.lo.s32 %r76, %r75, %r51;
sub.s32 %r77, %r103, %r76;
mul.lo.s32 %r78, %r77, %r47;
mad.lo.s32 %r79, %r46, %r75, %r78;
mul.hi.u32 %r18, %r103, %r56;
mul.hi.u32 %r19, %r103, %r64;
mul.wide.u32 %rd10, %r79, 2;
add.s64 %rd4, %rd1, %rd10;
ld.global.u16 %rs2, [%rd4];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB13_4;

ld.global.u16 %rs3, [%rd4];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB13_5;

BB13_4:
mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T29;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r80, 57;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r80;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB13_5:
add.s32 %r81, %r18, %r103;
shr.u32 %r82, %r81, %r57;
mul.lo.s32 %r83, %r82, %r59;
sub.s32 %r84, %r103, %r83;
mul.lo.s32 %r85, %r84, %r55;
mad.lo.s32 %r86, %r54, %r82, %r85;
mul.wide.u32 %rd18, %r86, 2;
add.s64 %rd5, %rd2, %rd18;
ld.global.u16 %rs1, [%rd5];
ld.global.u16 %rs4, [%rd4];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB13_9;
bra.uni BB13_6;

BB13_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB13_10;

BB13_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r87, %f2;
add.s32 %r88, %r87, -1059760811;
and.b32 %r89, %r88, -8388608;
sub.s32 %r90, %r87, %r89;
mov.b32 %f24, %r90;
cvt.rn.f32.s32	%f25, %r89;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r87, 2139095040;
@%p6 bra BB13_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB13_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB13_10:
add.s32 %r91, %r19, %r103;
shr.u32 %r92, %r91, %r65;
mul.lo.s32 %r93, %r92, %r67;
sub.s32 %r94, %r103, %r93;
mul.lo.s32 %r95, %r94, %r63;
mad.lo.s32 %r96, %r62, %r92, %r95;
cvt.u64.u32	%rd6, %r96;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs6, [%rd5];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.global.u16 %rs7, [%rd4];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB13_14;
bra.uni BB13_11;

BB13_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB13_15;

BB13_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r97, %f12;
add.s32 %r98, %r97, -1059760811;
and.b32 %r99, %r98, -8388608;
sub.s32 %r100, %r97, %r99;
mov.b32 %f81, %r100;
cvt.rn.f32.s32	%f82, %r99;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r97, 2139095040;
@%p10 bra BB13_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB13_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB13_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd19, %rd6, 1;
add.s64 %rd20, %rd3, %rd19;
st.global.u16 [%rd20], %rs8;
mov.u32 %r102, %nctaid.x;
mad.lo.s32 %r103, %r102, %r70, %r103;
setp.lt.u32	%p12, %r103, %r45;
@%p12 bra BB13_2;

BB13_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<106>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot14;
cvta.local.u64 %SP, %rd35;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB14_2;

BB14_1:
mul.wide.s32 %rd18, %r95, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB14_1;

BB14_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r102, %r62, %r63, %r64;
setp.ge.u32	%p3, %r102, %r44;
@%p3 bra BB14_20;

cvta.to.global.u64 %rd4, %rd15;
cvta.to.global.u64 %rd5, %rd16;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
mul.wide.s32 %rd22, %r65, 4;
add.s64 %rd6, %rd1, %rd22;

BB14_4:
mov.u32 %r97, %r102;
mov.u32 %r15, %r97;
mov.u64 %rd34, %rd6;
mul.hi.u32 %r16, %r15, %r48;
mul.hi.u32 %r17, %r15, %r56;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r15;
mov.u32 %r101, %r15;
@%p4 bra BB14_6;

BB14_5:
mov.u32 %r19, %r101;
mov.u32 %r18, %r96;
ld.local.u32 %r68, [%rd34+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd34+104];
mad.lo.s32 %r105, %r70, %r69, %r105;
div.u32 %r22, %r19, %r68;
add.s64 %rd34, %rd34, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r96, %r23;
mov.u32 %r100, %r22;
mov.u32 %r101, %r22;
mov.u32 %r104, %r105;
@%p5 bra BB14_5;

BB14_6:
add.s32 %r71, %r16, %r15;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r15, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
add.s32 %r77, %r17, %r15;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r15, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
cvt.u64.u32	%rd10, %r82;
ld.local.u32 %r83, [%rd1+108];
mad.lo.s32 %r26, %r83, %r100, %r104;
ld.local.u64 %rd11, [%rd1];
mul.wide.u32 %rd23, %r76, 2;
add.s64 %rd12, %rd4, %rd23;
ld.global.u16 %rs2, [%rd12];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB14_8;

ld.global.u16 %rs3, [%rd12];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB14_9;

BB14_8:
mov.u64 %rd24, $str;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, $str1;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, __T29;
cvta.global.u64 %rd29, %rd28;
mov.u32 %r84, 57;
mov.u64 %rd30, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd25;
.param .b64 param1;
st.param.b64	[param1+0], %rd27;
.param .b32 param2;
st.param.b32	[param2+0], %r84;
.param .b64 param3;
st.param.b64	[param3+0], %rd29;
.param .b64 param4;
st.param.b64	[param4+0], %rd30;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB14_9:
shl.b64 %rd31, %rd10, 1;
add.s64 %rd13, %rd5, %rd31;
ld.global.u16 %rs1, [%rd13];
ld.global.u16 %rs4, [%rd12];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB14_13;
bra.uni BB14_10;

BB14_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB14_14;

BB14_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r85, %f2;
add.s32 %r86, %r85, -1059760811;
and.b32 %r87, %r86, -8388608;
sub.s32 %r88, %r85, %r87;
mov.b32 %f24, %r88;
cvt.rn.f32.s32	%f25, %r87;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r85, 2139095040;
@%p10 bra BB14_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB14_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB14_14:
cvt.u64.u32	%rd14, %r26;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs6, [%rd13];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.global.u16 %rs7, [%rd12];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB14_18;
bra.uni BB14_15;

BB14_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB14_19;

BB14_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r89, %f12;
add.s32 %r90, %r89, -1059760811;
and.b32 %r91, %r90, -8388608;
sub.s32 %r92, %r89, %r91;
mov.b32 %f81, %r92;
cvt.rn.f32.s32	%f82, %r91;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r89, 2139095040;
@%p14 bra BB14_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB14_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB14_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd32, %rd14, 1;
add.s64 %rd33, %rd11, %rd32;
st.u16 [%rd33], %rs8;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r62, %r15;
setp.lt.u32	%p16, %r102, %r44;
@%p16 bra BB14_4;

BB14_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot15;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd16, %r70, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r77, %r42, %r43, %r44;
setp.ge.u32	%p3, %r77, %r32;
@%p3 bra BB15_20;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd20, %r45, 4;
add.s64 %rd6, %rd1, %rd20;

BB15_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB15_6;

BB15_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r48, [%rd32+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd32+104];
mad.lo.s32 %r80, %r50, %r49, %r80;
div.u32 %r17, %r14, %r48;
add.s64 %rd32, %rd32, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB15_5;

BB15_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r21, %r57, %r75, %r79;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd21, %r56, 2;
add.s64 %rd11, %rd5, %rd21;
ld.global.u16 %rs10, [%rd11];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB15_8;

ld.global.u16 %rs11, [%rd11];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB15_9;

BB15_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r58, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB15_9:
mul.wide.u32 %rd29, %r21, 2;
add.s64 %rd12, %rd10, %rd29;
ld.u16 %rs1, [%rd12];
ld.global.u16 %rs12, [%rd11];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB15_13;
bra.uni BB15_10;

BB15_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB15_14;

BB15_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r59, %f2;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f24, %r62;
cvt.rn.f32.s32	%f25, %r61;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r59, 2139095040;
@%p10 bra BB15_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB15_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB15_14:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs14, [%rd12];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.global.u16 %rs15, [%rd11];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB15_18;
bra.uni BB15_15;

BB15_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB15_19;

BB15_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r63, %f12;
add.s32 %r64, %r63, -1059760811;
and.b32 %r65, %r64, -8388608;
sub.s32 %r66, %r63, %r65;
mov.b32 %f81, %r66;
cvt.rn.f32.s32	%f82, %r65;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r63, 2139095040;
@%p14 bra BB15_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB15_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB15_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	mul.lo.s32 %r67, %r11, %r31;
mul.wide.u32 %rd30, %r67, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs16;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r42, %r11;
setp.lt.u32	%p16, %r77, %r32;
@%p16 bra BB15_4;

BB15_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<104>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot16;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd16, %r95, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r102, %r63, %r64, %r65;
setp.ge.u32	%p3, %r102, %r45;
@%p3 bra BB16_21;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;

BB16_4:
mov.u32 %r97, %r102;
mov.u32 %r14, %r97;
mul.hi.u32 %r15, %r14, %r49;
ld.local.u32 %r16, [%rd1+208];
add.s32 %r96, %r16, -1;
mov.u32 %r103, 0;
setp.lt.s32	%p4, %r96, 1;
mov.u32 %r100, %r14;
@%p4 bra BB16_7;

mul.wide.s32 %rd20, %r16, 4;
add.s64 %rd32, %rd1, %rd20;
mov.u32 %r103, 0;
mov.u32 %r101, %r14;

BB16_6:
ld.local.u32 %r68, [%rd32+4];
rem.u32 %r69, %r101, %r68;
ld.local.u32 %r70, [%rd32+104];
mad.lo.s32 %r103, %r70, %r69, %r103;
div.u32 %r101, %r101, %r68;
add.s64 %rd32, %rd32, -4;
add.s32 %r96, %r96, -1;
setp.gt.s32	%p5, %r96, 0;
mov.u32 %r99, %r101;
mov.u32 %r100, %r99;
@%p5 bra BB16_6;

BB16_7:
mov.u32 %r24, %r100;
add.s32 %r71, %r15, %r14;
shr.u32 %r72, %r71, %r50;
mul.lo.s32 %r73, %r72, %r52;
sub.s32 %r74, %r14, %r73;
mul.lo.s32 %r75, %r74, %r48;
mad.lo.s32 %r76, %r47, %r72, %r75;
ld.local.u32 %r77, [%rd1+108];
mad.lo.s32 %r26, %r77, %r24, %r103;
ld.local.u64 %rd9, [%rd1];
mul.hi.u32 %r27, %r14, %r57;
mul.wide.u32 %rd21, %r76, 2;
add.s64 %rd10, %rd4, %rd21;
ld.global.u16 %rs2, [%rd10];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB16_9;

ld.global.u16 %rs3, [%rd10];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB16_10;

BB16_9:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r78, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r78;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB16_10:
mul.wide.u32 %rd29, %r26, 2;
add.s64 %rd11, %rd9, %rd29;
ld.u16 %rs1, [%rd11];
ld.global.u16 %rs4, [%rd10];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB16_14;
bra.uni BB16_11;

BB16_14:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB16_15;

BB16_11:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r79, %f2;
add.s32 %r80, %r79, -1059760811;
and.b32 %r81, %r80, -8388608;
sub.s32 %r82, %r79, %r81;
mov.b32 %f24, %r82;
cvt.rn.f32.s32	%f25, %r81;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r79, 2139095040;
@%p10 bra BB16_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB16_13:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB16_15:
add.s32 %r83, %r27, %r14;
shr.u32 %r84, %r83, %r58;
mul.lo.s32 %r85, %r84, %r60;
sub.s32 %r86, %r14, %r85;
mul.lo.s32 %r87, %r86, %r56;
mad.lo.s32 %r88, %r55, %r84, %r87;
cvt.u64.u32	%rd12, %r88;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.global.u16 %rs7, [%rd10];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB16_19;
bra.uni BB16_16;

BB16_19:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB16_20;

BB16_16:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r89, %f12;
add.s32 %r90, %r89, -1059760811;
and.b32 %r91, %r90, -8388608;
sub.s32 %r92, %r89, %r91;
mov.b32 %f81, %r92;
cvt.rn.f32.s32	%f82, %r91;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r89, 2139095040;
@%p14 bra BB16_18;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB16_18:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB16_20:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd30, %rd12, 1;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs8;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r63, %r14;
setp.lt.u32	%p16, %r102, %r45;
@%p16 bra BB16_4;

BB16_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<109>;
.reg .b64 %rd<50>;


mov.u64 %rd49, __local_depot17;
cvta.local.u64 %SP, %rd49;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd24, %SP, 0;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd26, %r87, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r88, 0;
@%p1 bra BB17_4;

BB17_3:
mul.wide.s32 %rd30, %r88, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB17_3;

BB17_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r101, %r54, %r55, %r56;
setp.ge.u32	%p5, %r101, %r43;
@%p5 bra BB17_25;

cvta.to.global.u64 %rd8, %rd23;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd9, %rd2, %rd34;

BB17_6:
mov.u32 %r91, %r101;
mov.u32 %r12, %r91;
mov.u64 %rd47, %rd9;
mul.hi.u32 %r13, %r12, %r47;
mov.u32 %r59, 0;
mov.u32 %r108, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r12;
mov.u32 %r100, %r12;
mov.u32 %r107, %r59;
@%p6 bra BB17_8;

BB17_7:
mov.u32 %r15, %r100;
mov.u32 %r14, %r89;
ld.local.u32 %r60, [%rd47+4];
rem.u32 %r61, %r15, %r60;
ld.local.u32 %r62, [%rd47+104];
mad.lo.s32 %r108, %r62, %r61, %r108;
div.u32 %r18, %r15, %r60;
add.s64 %rd47, %rd47, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p7, %r19, 0;
mov.u32 %r89, %r19;
mov.u32 %r99, %r18;
mov.u32 %r100, %r18;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB17_7;

BB17_8:
mov.u32 %r21, %r107;
add.s32 %r64, %r13, %r12;
shr.u32 %r65, %r64, %r48;
mul.lo.s32 %r66, %r65, %r50;
sub.s32 %r67, %r12, %r66;
mul.lo.s32 %r68, %r67, %r46;
mad.lo.s32 %r69, %r45, %r65, %r68;
cvt.u64.u32	%rd13, %r69;
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r22, %r70, %r99, %r21;
ld.local.u64 %rd14, [%rd2];
ld.local.u32 %r23, [%rd3+208];
add.s32 %r90, %r23, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r12;
mov.u32 %r105, %r59;
@%p8 bra BB17_11;

mul.wide.s32 %rd35, %r23, 4;
add.s64 %rd48, %rd3, %rd35;
mov.u32 %r106, 0;
mov.u32 %r98, %r12;

BB17_10:
ld.local.u32 %r72, [%rd48+4];
rem.u32 %r73, %r98, %r72;
ld.local.u32 %r74, [%rd48+104];
mad.lo.s32 %r106, %r74, %r73, %r106;
div.u32 %r98, %r98, %r72;
add.s64 %rd48, %rd48, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB17_10;

BB17_11:
cvt.u64.u32	%rd18, %r22;
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r33, %r75, %r97, %r105;
ld.local.u64 %rd19, [%rd3];
shl.b64 %rd36, %rd13, 1;
add.s64 %rd20, %rd8, %rd36;
ld.global.u16 %rs2, [%rd20];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB17_13;

ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB17_14;

BB17_13:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T29;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r76, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r76;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB17_14:
shl.b64 %rd44, %rd18, 1;
add.s64 %rd21, %rd14, %rd44;
ld.u16 %rs1, [%rd21];
ld.global.u16 %rs4, [%rd20];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB17_18;
bra.uni BB17_15;

BB17_18:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB17_19;

BB17_15:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r77, %f2;
add.s32 %r78, %r77, -1059760811;
and.b32 %r79, %r78, -8388608;
sub.s32 %r80, %r77, %r79;
mov.b32 %f24, %r80;
cvt.rn.f32.s32	%f25, %r79;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r77, 2139095040;
@%p14 bra BB17_17;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB17_17:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB17_19:
cvt.u64.u32	%rd22, %r33;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs6, [%rd21];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.global.u16 %rs7, [%rd20];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB17_23;
bra.uni BB17_20;

BB17_23:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB17_24;

BB17_20:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r81, %f12;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f81, %r84;
cvt.rn.f32.s32	%f82, %r83;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r81, 2139095040;
@%p18 bra BB17_22;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB17_22:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB17_24:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd45, %rd22, 1;
add.s64 %rd46, %rd19, %rd45;
st.u16 [%rd46], %rs8;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r54, %r12;
setp.lt.u32	%p20, %r101, %r43;
@%p20 bra BB17_6;

BB17_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<25>;
.reg .f32 %f<140>;
.reg .b32 %r<57>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot18;
cvta.local.u64 %SP, %rd35;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd14, %r46, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r53, %r21, %r22, %r23;
setp.ge.u32	%p3, %r53, %r19;
@%p3 bra BB18_20;

cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB18_4:
mov.u32 %r48, %r53;
mov.u32 %r7, %r48;
mov.u64 %rd34, %rd6;
mov.u32 %r55, 0;
mov.u32 %r56, %r55;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r47, %r6;
mov.u32 %r51, %r7;
mov.u32 %r52, %r7;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r9, %r52;
mov.u32 %r8, %r47;
ld.local.u32 %r27, [%rd34+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd34+104];
mad.lo.s32 %r56, %r29, %r28, %r56;
div.u32 %r12, %r9, %r27;
add.s64 %rd34, %rd34, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r47, %r13;
mov.u32 %r51, %r12;
mov.u32 %r52, %r12;
mov.u32 %r55, %r56;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r51, %r55;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd10, %rd19, %rd20;
ld.u16 %rs18, [%rd10];

	{ cvt.f32.f16 %f19, %rs18;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB18_8;

ld.u16 %rs19, [%rd10];

	{ cvt.f32.f16 %f20, %rs19;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB18_9;

BB18_8:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T29;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r32, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r32;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB18_9:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd28, %r33, 2;
add.s64 %rd29, %rd2, %rd28;
ld.global.u16 %rs1, [%rd29];
ld.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f21, %rs20;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB18_13;
bra.uni BB18_10;

BB18_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB18_14;

BB18_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r34, %f2;
add.s32 %r35, %r34, -1059760811;
and.b32 %r36, %r35, -8388608;
sub.s32 %r37, %r34, %r36;
mov.b32 %f24, %r37;
cvt.rn.f32.s32	%f25, %r36;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r34, 2139095040;
@%p10 bra BB18_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB18_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB18_14:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs22, [%rd29];

	{ cvt.f32.f16 %f76, %rs22;}


	ld.u16 %rs23, [%rd10];

	{ cvt.f32.f16 %f77, %rs23;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB18_18;
bra.uni BB18_15;

BB18_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB18_19;

BB18_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r39, %f12;
add.s32 %r40, %r39, -1059760811;
and.b32 %r41, %r40, -8388608;
sub.s32 %r42, %r39, %r41;
mov.b32 %f81, %r42;
cvt.rn.f32.s32	%f82, %r41;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r39, 2139095040;
@%p14 bra BB18_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB18_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB18_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs24, %f132;}


	mul.lo.s32 %r43, %r7, %r18;
mul.wide.u32 %rd32, %r43, 2;
add.s64 %rd33, %rd5, %rd32;
st.global.u16 [%rd33], %rs24;
mov.u32 %r45, %nctaid.x;
mad.lo.s32 %r53, %r45, %r21, %r7;
setp.lt.u32	%p16, %r53, %r19;
@%p16 bra BB18_4;

BB18_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<80>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot19;
cvta.local.u64 %SP, %rd35;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r71, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd14, %r71, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p2, %r71, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r78, %r42, %r43, %r44;
setp.ge.u32	%p3, %r78, %r32;
@%p3 bra BB19_21;

cvta.to.global.u64 %rd5, %rd12;

BB19_4:
mov.u32 %r73, %r78;
mov.u32 %r10, %r73;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r72, %r11, -1;
mov.u32 %r79, 0;
setp.lt.s32	%p4, %r72, 1;
mov.u32 %r76, %r10;
@%p4 bra BB19_7;

mul.wide.s32 %rd18, %r11, 4;
add.s64 %rd34, %rd1, %rd18;
mov.u32 %r79, 0;
mov.u32 %r77, %r10;

BB19_6:
ld.local.u32 %r47, [%rd34+4];
rem.u32 %r48, %r77, %r47;
ld.local.u32 %r49, [%rd34+104];
mad.lo.s32 %r79, %r49, %r48, %r79;
div.u32 %r77, %r77, %r47;
add.s64 %rd34, %rd34, -4;
add.s32 %r72, %r72, -1;
setp.gt.s32	%p5, %r72, 0;
mov.u32 %r75, %r77;
mov.u32 %r76, %r75;
@%p5 bra BB19_6;

BB19_7:
mov.u32 %r19, %r76;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r79;
mul.hi.u32 %r21, %r10, %r36;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd9, %rd19, %rd20;
ld.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB19_9;

ld.u16 %rs11, [%rd9];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB19_10;

BB19_9:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T29;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r52, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB19_10:
mul.lo.s32 %r53, %r10, %r23;
mul.wide.u32 %rd28, %r53, 2;
add.s64 %rd29, %rd2, %rd28;
ld.global.u16 %rs1, [%rd29];
ld.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB19_14;
bra.uni BB19_11;

BB19_14:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB19_15;

BB19_11:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r54, %f2;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f24, %r57;
cvt.rn.f32.s32	%f25, %r56;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r54, 2139095040;
@%p10 bra BB19_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB19_13:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB19_15:
add.s32 %r58, %r21, %r10;
shr.u32 %r59, %r58, %r37;
mul.lo.s32 %r60, %r59, %r39;
sub.s32 %r61, %r10, %r60;
mul.lo.s32 %r62, %r61, %r35;
mad.lo.s32 %r63, %r34, %r59, %r62;
cvt.u64.u32	%rd10, %r63;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd29];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB19_19;
bra.uni BB19_16;

BB19_19:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB19_20;

BB19_16:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r65, %f12;
add.s32 %r66, %r65, -1059760811;
and.b32 %r67, %r66, -8388608;
sub.s32 %r68, %r65, %r67;
mov.b32 %f81, %r68;
cvt.rn.f32.s32	%f82, %r67;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r65, 2139095040;
@%p14 bra BB19_18;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB19_18:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB19_20:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd32, %rd10, 1;
add.s64 %rd33, %rd5, %rd32;
st.global.u16 [%rd33], %rs16;
mov.u32 %r70, %nctaid.x;
mad.lo.s32 %r78, %r70, %r42, %r10;
setp.lt.u32	%p16, %r78, %r32;
@%p16 bra BB19_4;

BB19_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<85>;
.reg .b64 %rd<50>;


mov.u64 %rd49, __local_depot20;
cvta.local.u64 %SP, %rd49;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd5, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
cvta.to.global.u64 %rd4, %rd20;
mov.u32 %r63, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd23, %r63, 8;
add.s64 %rd24, %rd5, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p2, %r63, 27;
@%p2 bra BB20_1;

BB20_2:
mov.u32 %r64, 0;
@%p1 bra BB20_4;

BB20_3:
mul.wide.s32 %rd27, %r64, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p4, %r64, 27;
@%p4 bra BB20_3;

BB20_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r77, %r34, %r35, %r36;
setp.ge.u32	%p5, %r77, %r31;
@%p5 bra BB20_25;

ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd31, %r37, 4;
add.s64 %rd9, %rd2, %rd31;

BB20_6:
mov.u32 %r67, %r77;
mov.u32 %r8, %r67;
mov.u64 %rd47, %rd9;
mov.u32 %r39, 0;
mov.u32 %r84, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r65, %r7;
mov.u32 %r75, %r8;
mov.u32 %r76, %r8;
mov.u32 %r83, %r39;
@%p6 bra BB20_8;

BB20_7:
mov.u32 %r10, %r76;
mov.u32 %r9, %r65;
ld.local.u32 %r40, [%rd47+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd47+104];
mad.lo.s32 %r84, %r42, %r41, %r84;
div.u32 %r13, %r10, %r40;
add.s64 %rd47, %rd47, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r65, %r14;
mov.u32 %r75, %r13;
mov.u32 %r76, %r13;
mov.u32 %r78, %r84;
mov.u32 %r83, %r78;
@%p7 bra BB20_7;

BB20_8:
mov.u32 %r16, %r83;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r75, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r66, %r18, -1;
setp.lt.s32	%p8, %r66, 1;
mov.u32 %r73, %r8;
mov.u32 %r81, %r39;
@%p8 bra BB20_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd48, %rd3, %rd32;
mov.u32 %r82, 0;
mov.u32 %r74, %r8;

BB20_10:
ld.local.u32 %r46, [%rd48+4];
rem.u32 %r47, %r74, %r46;
ld.local.u32 %r48, [%rd48+104];
mad.lo.s32 %r82, %r48, %r47, %r82;
div.u32 %r74, %r74, %r46;
add.s64 %rd48, %rd48, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p9, %r66, 0;
mov.u32 %r73, %r74;
mov.u32 %r81, %r82;
@%p9 bra BB20_10;

BB20_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r28, %r49, %r73, %r81;
ld.local.u64 %rd17, [%rd3];
mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd18, %rd13, %rd33;
ld.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB20_13;

ld.u16 %rs11, [%rd18];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB20_14;

BB20_13:
mov.u64 %rd34, $str;
cvta.global.u64 %rd35, %rd34;
mov.u64 %rd36, $str1;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, __T29;
cvta.global.u64 %rd39, %rd38;
mov.u32 %r50, 57;
mov.u64 %rd40, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
.param .b64 param1;
st.param.b64	[param1+0], %rd37;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd39;
.param .b64 param4;
st.param.b64	[param4+0], %rd40;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB20_14:
mul.lo.s32 %r51, %r8, %r30;
mul.wide.u32 %rd41, %r51, 2;
add.s64 %rd42, %rd4, %rd41;
ld.global.u16 %rs1, [%rd42];
ld.u16 %rs12, [%rd18];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB20_18;
bra.uni BB20_15;

BB20_18:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB20_19;

BB20_15:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r52, %f2;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f24, %r55;
cvt.rn.f32.s32	%f25, %r54;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r52, 2139095040;
@%p14 bra BB20_17;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB20_17:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB20_19:
cvt.u64.u32	%rd19, %r28;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd42];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.u16 %rs15, [%rd18];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB20_23;
bra.uni BB20_20;

BB20_23:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB20_24;

BB20_20:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r57, %f12;
add.s32 %r58, %r57, -1059760811;
and.b32 %r59, %r58, -8388608;
sub.s32 %r60, %r57, %r59;
mov.b32 %f81, %r60;
cvt.rn.f32.s32	%f82, %r59;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r57, 2139095040;
@%p18 bra BB20_22;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB20_22:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB20_24:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	shl.b64 %rd45, %rd19, 1;
add.s64 %rd46, %rd17, %rd45;
st.u16 [%rd46], %rs16;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r77, %r62, %r34, %r8;
setp.lt.u32	%p20, %r77, %r31;
@%p20 bra BB20_6;

BB20_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot21[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot21;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB21_2;

BB21_1:
mul.wide.s32 %rd15, %r70, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB21_1;

BB21_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB21_20;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB21_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB21_6;

BB21_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r16, %r13, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB21_5;

BB21_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r75, %r79;
mul.hi.u32 %r20, %r11, %r35;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r51, 2;
add.s64 %rd10, %rd20, %rd21;
ld.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB21_8;

ld.u16 %rs11, [%rd10];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB21_9;

BB21_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r52, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB21_9:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd29, %r58, 2;
add.s64 %rd11, %rd5, %rd29;
ld.global.u16 %rs1, [%rd11];
ld.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB21_13;
bra.uni BB21_10;

BB21_13:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB21_14;

BB21_10:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r59, %f2;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f24, %r62;
cvt.rn.f32.s32	%f25, %r61;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r59, 2139095040;
@%p10 bra BB21_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB21_12:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB21_14:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs14, [%rd11];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB21_18;
bra.uni BB21_15;

BB21_18:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB21_19;

BB21_15:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r63, %f12;
add.s32 %r64, %r63, -1059760811;
and.b32 %r65, %r64, -8388608;
sub.s32 %r66, %r63, %r65;
mov.b32 %f81, %r66;
cvt.rn.f32.s32	%f82, %r65;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r63, 2139095040;
@%p14 bra BB21_17;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB21_17:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB21_19:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	mul.lo.s32 %r67, %r11, %r30;
mul.wide.u32 %rd30, %r67, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs16;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p16, %r77, %r31;
@%p16 bra BB21_4;

BB21_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<104>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot22;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd15, %r95, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r102, %r62, %r63, %r64;
setp.ge.u32	%p3, %r102, %r44;
@%p3 bra BB22_21;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;

BB22_4:
mov.u32 %r97, %r102;
mov.u32 %r14, %r97;
ld.local.u32 %r15, [%rd1+208];
add.s32 %r96, %r15, -1;
mov.u32 %r103, 0;
setp.lt.s32	%p4, %r96, 1;
mov.u32 %r100, %r14;
@%p4 bra BB22_7;

mul.wide.s32 %rd19, %r15, 4;
add.s64 %rd32, %rd1, %rd19;
mov.u32 %r103, 0;
mov.u32 %r101, %r14;

BB22_6:
ld.local.u32 %r67, [%rd32+4];
rem.u32 %r68, %r101, %r67;
ld.local.u32 %r69, [%rd32+104];
mad.lo.s32 %r103, %r69, %r68, %r103;
div.u32 %r101, %r101, %r67;
add.s64 %rd32, %rd32, -4;
add.s32 %r96, %r96, -1;
setp.gt.s32	%p5, %r96, 0;
mov.u32 %r99, %r101;
mov.u32 %r100, %r99;
@%p5 bra BB22_6;

BB22_7:
mov.u32 %r23, %r100;
ld.local.u32 %r70, [%rd1+108];
mad.lo.s32 %r71, %r70, %r23, %r103;
mul.hi.u32 %r25, %r14, %r48;
mul.hi.u32 %r26, %r14, %r56;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r71, 2;
add.s64 %rd9, %rd20, %rd21;
ld.u16 %rs2, [%rd9];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p6, %f19, 0f00000000;
@%p6 bra BB22_9;

ld.u16 %rs3, [%rd9];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p7, %f20, 0f3F800000;
@%p7 bra BB22_10;

BB22_9:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r72, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r72;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB22_10:
add.s32 %r73, %r25, %r14;
shr.u32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r51;
sub.s32 %r76, %r14, %r75;
mul.lo.s32 %r77, %r76, %r47;
mad.lo.s32 %r78, %r46, %r74, %r77;
mul.wide.u32 %rd29, %r78, 2;
add.s64 %rd10, %rd4, %rd29;
ld.global.u16 %rs1, [%rd10];
ld.u16 %rs4, [%rd9];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p8, %f21, 0f00000000;
@%p8 bra BB22_14;
bra.uni BB22_11;

BB22_14:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB22_15;

BB22_11:
setp.lt.f32	%p9, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p9;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r79, %f2;
add.s32 %r80, %r79, -1059760811;
and.b32 %r81, %r80, -8388608;
sub.s32 %r82, %r79, %r81;
mov.b32 %f24, %r82;
cvt.rn.f32.s32	%f25, %r81;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p10, %r79, 2139095040;
@%p10 bra BB22_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB22_13:
setp.eq.f32	%p11, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p11;

BB22_15:
add.s32 %r83, %r26, %r14;
shr.u32 %r84, %r83, %r57;
mul.lo.s32 %r85, %r84, %r59;
sub.s32 %r86, %r14, %r85;
mul.lo.s32 %r87, %r86, %r55;
mad.lo.s32 %r88, %r54, %r84, %r87;
cvt.u64.u32	%rd11, %r88;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs6, [%rd10];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.u16 %rs7, [%rd9];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p12, %f11, 0f00000000;
@%p12 bra BB22_19;
bra.uni BB22_16;

BB22_19:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB22_20;

BB22_16:
setp.lt.f32	%p13, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p13;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r89, %f12;
add.s32 %r90, %r89, -1059760811;
and.b32 %r91, %r90, -8388608;
sub.s32 %r92, %r89, %r91;
mov.b32 %f81, %r92;
cvt.rn.f32.s32	%f82, %r91;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p14, %r89, 2139095040;
@%p14 bra BB22_18;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB22_18:
setp.eq.f32	%p15, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p15;

BB22_20:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd30, %rd11, 1;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs8;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r62, %r14;
setp.lt.u32	%p16, %r102, %r44;
@%p16 bra BB22_4;

BB22_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<109>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot23;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd2, %rd23;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd3, %rd24;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd25, %r87, 8;
add.s64 %rd26, %rd4, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd2, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB23_1;

BB23_2:
mov.u32 %r88, 0;
@%p1 bra BB23_4;

BB23_3:
mul.wide.s32 %rd29, %r88, 8;
add.s64 %rd30, %rd1, %rd29;
ld.param.u64 %rd31, [%rd30];
add.s64 %rd32, %rd3, %rd29;
st.local.u64 [%rd32], %rd31;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB23_3;

BB23_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r101, %r54, %r55, %r56;
setp.ge.u32	%p5, %r101, %r43;
@%p5 bra BB23_25;

cvta.to.global.u64 %rd8, %rd22;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd9, %rd2, %rd33;

BB23_6:
mov.u32 %r91, %r101;
mov.u32 %r12, %r91;
mov.u64 %rd46, %rd9;
mov.u32 %r59, 0;
mov.u32 %r108, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r12;
mov.u32 %r100, %r12;
mov.u32 %r107, %r59;
@%p6 bra BB23_8;

BB23_7:
mov.u32 %r14, %r100;
mov.u32 %r13, %r89;
ld.local.u32 %r60, [%rd46+4];
rem.u32 %r61, %r14, %r60;
ld.local.u32 %r62, [%rd46+104];
mad.lo.s32 %r108, %r62, %r61, %r108;
div.u32 %r17, %r14, %r60;
add.s64 %rd46, %rd46, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r89, %r18;
mov.u32 %r99, %r17;
mov.u32 %r100, %r17;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB23_7;

BB23_8:
mov.u32 %r20, %r107;
ld.local.u32 %r64, [%rd2+108];
mad.lo.s32 %r21, %r64, %r99, %r20;
ld.local.u64 %rd13, [%rd2];
mul.hi.u32 %r22, %r12, %r47;
ld.local.u32 %r23, [%rd3+208];
add.s32 %r90, %r23, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r12;
mov.u32 %r105, %r59;
@%p8 bra BB23_11;

mul.wide.s32 %rd34, %r23, 4;
add.s64 %rd47, %rd3, %rd34;
mov.u32 %r106, 0;
mov.u32 %r98, %r12;

BB23_10:
ld.local.u32 %r66, [%rd47+4];
rem.u32 %r67, %r98, %r66;
ld.local.u32 %r68, [%rd47+104];
mad.lo.s32 %r106, %r68, %r67, %r106;
div.u32 %r98, %r98, %r66;
add.s64 %rd47, %rd47, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB23_10;

BB23_11:
add.s32 %r69, %r22, %r12;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r12, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
cvt.u64.u32	%rd17, %r74;
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r33, %r75, %r97, %r105;
ld.local.u64 %rd18, [%rd3];
mul.wide.u32 %rd35, %r21, 2;
add.s64 %rd19, %rd13, %rd35;
ld.u16 %rs2, [%rd19];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB23_13;

ld.u16 %rs3, [%rd19];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB23_14;

BB23_13:
mov.u64 %rd36, $str;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, $str1;
cvta.global.u64 %rd39, %rd38;
mov.u64 %rd40, __T29;
cvta.global.u64 %rd41, %rd40;
mov.u32 %r76, 57;
mov.u64 %rd42, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
.param .b64 param1;
st.param.b64	[param1+0], %rd39;
.param .b32 param2;
st.param.b32	[param2+0], %r76;
.param .b64 param3;
st.param.b64	[param3+0], %rd41;
.param .b64 param4;
st.param.b64	[param4+0], %rd42;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB23_14:
shl.b64 %rd43, %rd17, 1;
add.s64 %rd20, %rd8, %rd43;
ld.global.u16 %rs1, [%rd20];
ld.u16 %rs4, [%rd19];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB23_18;
bra.uni BB23_15;

BB23_18:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB23_19;

BB23_15:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r77, %f2;
add.s32 %r78, %r77, -1059760811;
and.b32 %r79, %r78, -8388608;
sub.s32 %r80, %r77, %r79;
mov.b32 %f24, %r80;
cvt.rn.f32.s32	%f25, %r79;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r77, 2139095040;
@%p14 bra BB23_17;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB23_17:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB23_19:
cvt.u64.u32	%rd21, %r33;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs6, [%rd20];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.u16 %rs7, [%rd19];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB23_23;
bra.uni BB23_20;

BB23_23:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB23_24;

BB23_20:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r81, %f12;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f81, %r84;
cvt.rn.f32.s32	%f82, %r83;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r81, 2139095040;
@%p18 bra BB23_22;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB23_22:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB23_24:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd44, %rd21, 1;
add.s64 %rd45, %rd18, %rd44;
st.u16 [%rd45], %rs8;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r54, %r12;
setp.lt.u32	%p20, %r101, %r43;
@%p20 bra BB23_6;

BB23_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot24[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<17>;
.reg .f32 %f<140>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot24;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd23, %r62, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r63, 0;
@%p1 bra BB24_4;

BB24_3:
mul.wide.s32 %rd27, %r63, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB24_3;

BB24_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r76, %r34, %r35, %r36;
setp.ge.u32	%p5, %r76, %r31;
@%p5 bra BB24_25;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd31, %r37, 4;
add.s64 %rd9, %rd2, %rd31;

BB24_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd44, %rd9;
mov.u32 %r39, 0;
mov.u32 %r83, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r39;
@%p6 bra BB24_8;

BB24_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r40, [%rd44+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd44+104];
mad.lo.s32 %r83, %r42, %r41, %r83;
div.u32 %r13, %r10, %r40;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB24_7;

BB24_8:
mov.u32 %r16, %r82;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r74, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r65, %r18, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r39;
@%p8 bra BB24_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd45, %rd3, %rd32;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB24_10:
ld.local.u32 %r46, [%rd45+4];
rem.u32 %r47, %r73, %r46;
ld.local.u32 %r48, [%rd45+104];
mad.lo.s32 %r81, %r48, %r47, %r81;
div.u32 %r73, %r73, %r46;
add.s64 %rd45, %rd45, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB24_10;

BB24_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r28, %r49, %r72, %r80;
ld.local.u64 %rd17, [%rd3];
mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd18, %rd13, %rd33;
ld.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f19, %rs10;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB24_13;

ld.u16 %rs11, [%rd18];

	{ cvt.f32.f16 %f20, %rs11;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB24_14;

BB24_13:
mov.u64 %rd34, $str;
cvta.global.u64 %rd35, %rd34;
mov.u64 %rd36, $str1;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, __T29;
cvta.global.u64 %rd39, %rd38;
mov.u32 %r50, 57;
mov.u64 %rd40, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
.param .b64 param1;
st.param.b64	[param1+0], %rd37;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd39;
.param .b64 param4;
st.param.b64	[param4+0], %rd40;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB24_14:
mul.wide.u32 %rd41, %r28, 2;
add.s64 %rd19, %rd17, %rd41;
ld.u16 %rs1, [%rd19];
ld.u16 %rs12, [%rd18];

	{ cvt.f32.f16 %f21, %rs12;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB24_18;
bra.uni BB24_15;

BB24_18:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB24_19;

BB24_15:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r51, %f2;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f24, %r54;
cvt.rn.f32.s32	%f25, %r53;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r51, 2139095040;
@%p14 bra BB24_17;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB24_17:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB24_19:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f76, %rs14;}


	ld.u16 %rs15, [%rd18];

	{ cvt.f32.f16 %f77, %rs15;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB24_23;
bra.uni BB24_20;

BB24_23:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB24_24;

BB24_20:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r55, %f12;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f81, %r58;
cvt.rn.f32.s32	%f82, %r57;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r55, 2139095040;
@%p18 bra BB24_22;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB24_22:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB24_24:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs16, %f132;}


	mul.lo.s32 %r59, %r8, %r30;
mul.wide.u32 %rd42, %r59, 2;
add.s64 %rd43, %rd8, %rd42;
st.global.u16 [%rd43], %rs16;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r34, %r8;
setp.lt.u32	%p20, %r76, %r31;
@%p20 bra BB24_6;

BB24_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot25[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<109>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot25;
cvta.local.u64 %SP, %rd46;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd23, %r87, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r88, 0;
@%p1 bra BB25_4;

BB25_3:
mul.wide.s32 %rd27, %r88, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB25_3;

BB25_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r101, %r55, %r56, %r57;
setp.ge.u32	%p5, %r101, %r44;
@%p5 bra BB25_26;

cvta.to.global.u64 %rd8, %rd20;

BB25_6:
mov.u32 %r91, %r101;
mov.u32 %r11, %r91;
ld.local.u32 %r12, [%rd2+208];
add.s32 %r89, %r12, -1;
mov.u32 %r58, 0;
setp.lt.s32	%p6, %r89, 1;
mov.u32 %r99, %r11;
mov.u32 %r107, %r58;
@%p6 bra BB25_9;

mul.wide.s32 %rd31, %r12, 4;
add.s64 %rd44, %rd2, %rd31;
mov.u32 %r108, 0;
mov.u32 %r100, %r11;

BB25_8:
ld.local.u32 %r60, [%rd44+4];
rem.u32 %r61, %r100, %r60;
ld.local.u32 %r62, [%rd44+104];
mad.lo.s32 %r108, %r62, %r61, %r108;
div.u32 %r100, %r100, %r60;
add.s64 %rd44, %rd44, -4;
add.s32 %r89, %r89, -1;
setp.gt.s32	%p7, %r89, 0;
mov.u32 %r95, %r100;
mov.u32 %r99, %r95;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB25_8;

BB25_9:
mov.u32 %r21, %r107;
mov.u32 %r20, %r99;
ld.local.u32 %r64, [%rd2+108];
mad.lo.s32 %r22, %r64, %r20, %r21;
ld.local.u64 %rd12, [%rd2];
ld.local.u32 %r23, [%rd3+208];
add.s32 %r90, %r23, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r11;
mov.u32 %r105, %r58;
@%p8 bra BB25_12;

mul.wide.s32 %rd32, %r23, 4;
add.s64 %rd45, %rd3, %rd32;
mov.u32 %r106, 0;
mov.u32 %r98, %r11;

BB25_11:
ld.local.u32 %r66, [%rd45+4];
rem.u32 %r67, %r98, %r66;
ld.local.u32 %r68, [%rd45+104];
mad.lo.s32 %r106, %r68, %r67, %r106;
div.u32 %r98, %r98, %r66;
add.s64 %rd45, %rd45, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB25_11;

BB25_12:
ld.local.u32 %r69, [%rd3+108];
mad.lo.s32 %r33, %r69, %r97, %r105;
ld.local.u64 %rd16, [%rd3];
mul.hi.u32 %r34, %r11, %r48;
mul.wide.u32 %rd33, %r22, 2;
add.s64 %rd17, %rd12, %rd33;
ld.u16 %rs2, [%rd17];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p10, %f19, 0f00000000;
@%p10 bra BB25_14;

ld.u16 %rs3, [%rd17];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p11, %f20, 0f3F800000;
@%p11 bra BB25_15;

BB25_14:
mov.u64 %rd34, $str;
cvta.global.u64 %rd35, %rd34;
mov.u64 %rd36, $str1;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, __T29;
cvta.global.u64 %rd39, %rd38;
mov.u32 %r70, 57;
mov.u64 %rd40, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
.param .b64 param1;
st.param.b64	[param1+0], %rd37;
.param .b32 param2;
st.param.b32	[param2+0], %r70;
.param .b64 param3;
st.param.b64	[param3+0], %rd39;
.param .b64 param4;
st.param.b64	[param4+0], %rd40;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB25_15:
mul.wide.u32 %rd41, %r33, 2;
add.s64 %rd18, %rd16, %rd41;
ld.u16 %rs1, [%rd18];
ld.u16 %rs4, [%rd17];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p12, %f21, 0f00000000;
@%p12 bra BB25_19;
bra.uni BB25_16;

BB25_19:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB25_20;

BB25_16:
setp.lt.f32	%p13, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p13;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r71, %f2;
add.s32 %r72, %r71, -1059760811;
and.b32 %r73, %r72, -8388608;
sub.s32 %r74, %r71, %r73;
mov.b32 %f24, %r74;
cvt.rn.f32.s32	%f25, %r73;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p14, %r71, 2139095040;
@%p14 bra BB25_18;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB25_18:
setp.eq.f32	%p15, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p15;

BB25_20:
add.s32 %r75, %r34, %r11;
shr.u32 %r76, %r75, %r49;
mul.lo.s32 %r77, %r76, %r51;
sub.s32 %r78, %r11, %r77;
mul.lo.s32 %r79, %r78, %r47;
mad.lo.s32 %r80, %r46, %r76, %r79;
cvt.u64.u32	%rd19, %r80;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs6, [%rd18];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.u16 %rs7, [%rd17];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p16, %f11, 0f00000000;
@%p16 bra BB25_24;
bra.uni BB25_21;

BB25_24:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB25_25;

BB25_21:
setp.lt.f32	%p17, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p17;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r81, %f12;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f81, %r84;
cvt.rn.f32.s32	%f82, %r83;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p18, %r81, 2139095040;
@%p18 bra BB25_23;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB25_23:
setp.eq.f32	%p19, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p19;

BB25_25:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd42, %rd19, 1;
add.s64 %rd43, %rd8, %rd42;
st.global.u16 [%rd43], %rs8;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r55, %r11;
setp.lt.u32	%p20, %r101, %r44;
@%p20 bra BB25_6;

BB25_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot26[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<112>;
.reg .b64 %rd<63>;


mov.u64 %rd62, __local_depot26;
cvta.local.u64 %SP, %rd62;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd3, %rd30;
add.u64 %rd31, %SP, 216;
cvta.to.local.u64 %rd4, %rd31;
add.u64 %rd32, %SP, 432;
cvta.to.local.u64 %rd5, %rd32;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd33, %r79, 8;
add.s64 %rd34, %rd6, %rd33;
ld.param.u64 %rd35, [%rd34];
add.s64 %rd36, %rd3, %rd33;
st.local.u64 [%rd36], %rd35;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r80, 0;
@%p1 bra BB26_4;

BB26_3:
mul.wide.s32 %rd37, %r80, 8;
add.s64 %rd38, %rd1, %rd37;
ld.param.u64 %rd39, [%rd38];
add.s64 %rd40, %rd4, %rd37;
st.local.u64 [%rd40], %rd39;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB26_3;

BB26_4:
mov.u32 %r81, 0;
@%p1 bra BB26_6;

BB26_5:
mul.wide.s32 %rd41, %r81, 8;
add.s64 %rd42, %rd2, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd5, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p6, %r81, 27;
@%p6 bra BB26_5;

BB26_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r100, %r46, %r47, %r48;
setp.ge.u32	%p7, %r100, %r42;
@%p7 bra BB26_30;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
mul.wide.s32 %rd45, %r49, 4;
add.s64 %rd12, %rd3, %rd45;

BB26_8:
mov.u32 %r85, %r100;
mov.u32 %r9, %r85;
mov.u64 %rd59, %rd12;
mov.u32 %r51, 0;
mov.u32 %r111, %r51;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r82, %r8;
mov.u32 %r98, %r9;
mov.u32 %r99, %r9;
mov.u32 %r110, %r51;
@%p8 bra BB26_10;

BB26_9:
mov.u32 %r11, %r99;
mov.u32 %r10, %r82;
ld.local.u32 %r52, [%rd59+4];
rem.u32 %r53, %r11, %r52;
ld.local.u32 %r54, [%rd59+104];
mad.lo.s32 %r111, %r54, %r53, %r111;
div.u32 %r14, %r11, %r52;
add.s64 %rd59, %rd59, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r82, %r15;
mov.u32 %r98, %r14;
mov.u32 %r99, %r14;
mov.u32 %r101, %r111;
mov.u32 %r110, %r101;
@%p9 bra BB26_9;

BB26_10:
mov.u32 %r17, %r110;
ld.local.u32 %r56, [%rd3+108];
mad.lo.s32 %r18, %r56, %r98, %r17;
ld.local.u64 %rd16, [%rd3];
ld.local.u32 %r19, [%rd4+208];
add.s32 %r83, %r19, -1;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r96, %r9;
mov.u32 %r108, %r51;
@%p10 bra BB26_13;

mul.wide.s32 %rd46, %r19, 4;
add.s64 %rd60, %rd4, %rd46;
mov.u32 %r109, 0;
mov.u32 %r97, %r9;

BB26_12:
ld.local.u32 %r58, [%rd60+4];
rem.u32 %r59, %r97, %r58;
ld.local.u32 %r60, [%rd60+104];
mad.lo.s32 %r109, %r60, %r59, %r109;
div.u32 %r97, %r97, %r58;
add.s64 %rd60, %rd60, -4;
add.s32 %r83, %r83, -1;
setp.gt.s32	%p11, %r83, 0;
mov.u32 %r96, %r97;
mov.u32 %r108, %r109;
@%p11 bra BB26_12;

BB26_13:
cvt.u64.u32	%rd20, %r18;
ld.local.u32 %r62, [%rd4+108];
mad.lo.s32 %r29, %r62, %r96, %r108;
ld.local.u64 %rd21, [%rd4];
ld.local.u32 %r30, [%rd5+208];
add.s32 %r84, %r30, -1;
setp.lt.s32	%p12, %r84, 1;
mov.u32 %r94, %r9;
mov.u32 %r106, %r51;
@%p12 bra BB26_16;

mul.wide.s32 %rd47, %r30, 4;
add.s64 %rd61, %rd5, %rd47;
mov.u32 %r107, 0;
mov.u32 %r95, %r9;

BB26_15:
ld.local.u32 %r64, [%rd61+4];
rem.u32 %r65, %r95, %r64;
ld.local.u32 %r66, [%rd61+104];
mad.lo.s32 %r107, %r66, %r65, %r107;
div.u32 %r95, %r95, %r64;
add.s64 %rd61, %rd61, -4;
add.s32 %r84, %r84, -1;
setp.gt.s32	%p13, %r84, 0;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p13 bra BB26_15;

BB26_16:
cvt.u64.u32	%rd25, %r29;
ld.local.u32 %r67, [%rd5+108];
mad.lo.s32 %r40, %r67, %r94, %r106;
ld.local.u64 %rd26, [%rd5];
shl.b64 %rd48, %rd20, 1;
add.s64 %rd27, %rd16, %rd48;
ld.u16 %rs2, [%rd27];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p14, %f19, 0f00000000;
@%p14 bra BB26_18;

ld.u16 %rs3, [%rd27];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p15, %f20, 0f3F800000;
@%p15 bra BB26_19;

BB26_18:
mov.u64 %rd49, $str;
cvta.global.u64 %rd50, %rd49;
mov.u64 %rd51, $str1;
cvta.global.u64 %rd52, %rd51;
mov.u64 %rd53, __T29;
cvta.global.u64 %rd54, %rd53;
mov.u32 %r68, 57;
mov.u64 %rd55, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd50;
.param .b64 param1;
st.param.b64	[param1+0], %rd52;
.param .b32 param2;
st.param.b32	[param2+0], %r68;
.param .b64 param3;
st.param.b64	[param3+0], %rd54;
.param .b64 param4;
st.param.b64	[param4+0], %rd55;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB26_19:
shl.b64 %rd56, %rd25, 1;
add.s64 %rd28, %rd21, %rd56;
ld.u16 %rs1, [%rd28];
ld.u16 %rs4, [%rd27];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p16, %f21, 0f00000000;
@%p16 bra BB26_23;
bra.uni BB26_20;

BB26_23:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB26_24;

BB26_20:
setp.lt.f32	%p17, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p17;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r69, %f2;
add.s32 %r70, %r69, -1059760811;
and.b32 %r71, %r70, -8388608;
sub.s32 %r72, %r69, %r71;
mov.b32 %f24, %r72;
cvt.rn.f32.s32	%f25, %r71;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p18, %r69, 2139095040;
@%p18 bra BB26_22;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB26_22:
setp.eq.f32	%p19, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p19;

BB26_24:
cvt.u64.u32	%rd29, %r40;

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs6, [%rd28];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.u16 %rs7, [%rd27];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p20, %f11, 0f00000000;
@%p20 bra BB26_28;
bra.uni BB26_25;

BB26_28:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB26_29;

BB26_25:
setp.lt.f32	%p21, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p21;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p21;
mov.b32 %r73, %f12;
add.s32 %r74, %r73, -1059760811;
and.b32 %r75, %r74, -8388608;
sub.s32 %r76, %r73, %r75;
mov.b32 %f81, %r76;
cvt.rn.f32.s32	%f82, %r75;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p22, %r73, 2139095040;
@%p22 bra BB26_27;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB26_27:
setp.eq.f32	%p23, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p23;

BB26_29:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd57, %rd29, 1;
add.s64 %rd58, %rd26, %rd57;
st.u16 [%rd58], %rs8;
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r100, %r78, %r46, %r9;
setp.lt.u32	%p24, %r100, %r42;
@%p24 bra BB26_8;

BB26_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<15>;
.reg .b64 %rd<40>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd13;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
mul.wide.u32 %rd18, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd39, %rd18, %rd19;
setp.ge.u64	%p1, %rd39, %rd17;
@%p1 bra BB27_16;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd6, %rd15;

BB27_2:
mul.lo.s64 %rd20, %rd39, %rd12;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd9, %rd3, %rd21;
ld.global.u16 %rs2, [%rd9];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p2, %f19, 0f00000000;
@%p2 bra BB27_4;

ld.global.u16 %rs3, [%rd9];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p3, %f20, 0f3F800000;
@%p3 bra BB27_5;

BB27_4:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T29;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r4, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r4;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB27_5:
mul.lo.s64 %rd29, %rd39, %rd14;
shl.b64 %rd30, %rd29, 1;
add.s64 %rd31, %rd1, %rd30;
ld.global.u16 %rs1, [%rd31];
ld.global.u16 %rs4, [%rd9];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p4, %f21, 0f00000000;
@%p4 bra BB27_9;
bra.uni BB27_6;

BB27_9:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB27_10;

BB27_6:
setp.lt.f32	%p5, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p5;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p5;
mov.b32 %r5, %f2;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f24, %r8;
cvt.rn.f32.s32	%f25, %r7;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p6, %r5, 2139095040;
@%p6 bra BB27_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB27_8:
setp.eq.f32	%p7, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p7;

BB27_10:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.global.u16 %rs6, [%rd31];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.global.u16 %rs7, [%rd9];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p8, %f11, 0f00000000;
@%p8 bra BB27_14;
bra.uni BB27_11;

BB27_14:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB27_15;

BB27_11:
setp.lt.f32	%p9, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p9;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p9;
mov.b32 %r9, %f12;
add.s32 %r10, %r9, -1059760811;
and.b32 %r11, %r10, -8388608;
sub.s32 %r12, %r9, %r11;
mov.b32 %f81, %r12;
cvt.rn.f32.s32	%f82, %r11;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p10, %r9, 2139095040;
@%p10 bra BB27_13;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB27_13:
setp.eq.f32	%p11, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p11;

BB27_15:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	mul.lo.s64 %rd35, %rd39, %rd16;
shl.b64 %rd36, %rd35, 1;
add.s64 %rd37, %rd6, %rd36;
st.global.u16 [%rd37], %rs8;
mov.u32 %r13, %nctaid.x;
mul.wide.u32 %rd38, %r13, %r2;
add.s64 %rd39, %rd38, %rd39;
setp.lt.u64	%p12, %rd39, %rd17;
@%p12 bra BB27_2;

BB27_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot28[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<28>;
.reg .b16 %rs<9>;
.reg .f32 %f<140>;
.reg .b32 %r<54>;
.reg .b64 %rd<168>;


mov.u64 %rd167, __local_depot28;
cvta.local.u64 %SP, %rd167;
ld.param.u64 %rd71, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd72, %SP, 0;
cvta.to.local.u64 %rd3, %rd72;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd4, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd5, %rd74;
mov.u32 %r48, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd75, %r48, 8;
add.s64 %rd76, %rd6, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd3, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p2, %r48, 52;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r49, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd79, %r49, 8;
add.s64 %rd80, %rd1, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd4, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p4, %r49, 52;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r50, 0;
@%p1 bra BB28_6;

BB28_5:
mul.wide.s32 %rd83, %r50, 8;
add.s64 %rd84, %rd2, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd5, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p6, %r50, 52;
@%p6 bra BB28_5;

BB28_6:
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd87, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd88, %r23;
add.s64 %rd155, %rd87, %rd88;
setp.ge.u64	%p7, %rd155, %rd71;
@%p7 bra BB28_39;

ld.local.u32 %r24, [%rd3+408];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd89, %r24, 8;
add.s64 %rd13, %rd3, %rd89;

BB28_8:
mov.u64 %rd134, %rd155;
mov.u64 %rd14, %rd134;
mov.u64 %rd128, %rd13;
mov.u64 %rd91, 0;
mov.u64 %rd166, %rd91;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r51, %r7;
mov.u64 %rd152, %rd14;
mov.u64 %rd153, %rd14;
mov.u64 %rd165, %rd91;
@%p8 bra BB28_13;

BB28_9:
mov.u64 %rd17, %rd153;
mov.u32 %r8, %r51;
ld.local.u64 %rd20, [%rd128];
or.b64 %rd92, %rd17, %rd20;
and.b64 %rd93, %rd92, -4294967296;
setp.eq.s64	%p9, %rd93, 0;
@%p9 bra BB28_11;
bra.uni BB28_10;

BB28_11:
cvt.u32.u64	%r25, %rd20;
cvt.u32.u64	%r26, %rd17;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd154, %r27;
cvt.u64.u32	%rd129, %r28;
bra.uni BB28_12;

BB28_10:
div.u64 %rd154, %rd17, %rd20;
rem.u64 %rd129, %rd17, %rd20;

BB28_12:
mov.u64 %rd25, %rd154;
ld.local.u64 %rd94, [%rd128+200];
mul.lo.s64 %rd95, %rd94, %rd129;
add.s64 %rd166, %rd95, %rd166;
add.s64 %rd128, %rd128, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r51, %r9;
mov.u64 %rd152, %rd25;
mov.u64 %rd153, %rd25;
mov.u64 %rd156, %rd166;
mov.u64 %rd165, %rd156;
@%p10 bra BB28_9;

BB28_13:
mov.u64 %rd30, %rd165;
ld.local.u64 %rd97, [%rd3+208];
mul.lo.s64 %rd98, %rd97, %rd152;
add.s64 %rd31, %rd98, %rd30;
ld.local.u64 %rd32, [%rd3];
ld.local.u32 %r10, [%rd4+408];
add.s32 %r52, %r10, -1;
setp.lt.s32	%p11, %r52, 1;
mov.u64 %rd149, %rd14;
mov.u64 %rd163, %rd91;
@%p11 bra BB28_19;

mul.wide.s32 %rd100, %r10, 8;
add.s64 %rd130, %rd4, %rd100;
mov.u64 %rd164, 0;
mov.u64 %rd150, %rd14;

BB28_15:
ld.local.u64 %rd38, [%rd130];
or.b64 %rd101, %rd150, %rd38;
and.b64 %rd102, %rd101, -4294967296;
setp.eq.s64	%p12, %rd102, 0;
@%p12 bra BB28_17;
bra.uni BB28_16;

BB28_17:
cvt.u32.u64	%r29, %rd38;
cvt.u32.u64	%r30, %rd150;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd151, %r31;
cvt.u64.u32	%rd131, %r32;
bra.uni BB28_18;

BB28_16:
div.u64 %rd151, %rd150, %rd38;
rem.u64 %rd131, %rd150, %rd38;

BB28_18:
mov.u64 %rd150, %rd151;
ld.local.u64 %rd103, [%rd130+200];
mul.lo.s64 %rd104, %rd103, %rd131;
add.s64 %rd164, %rd104, %rd164;
add.s64 %rd130, %rd130, -8;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p13, %r52, 0;
mov.u64 %rd149, %rd150;
mov.u64 %rd163, %rd164;
@%p13 bra BB28_15;

BB28_19:
ld.local.u64 %rd106, [%rd4+208];
mul.lo.s64 %rd107, %rd106, %rd149;
add.s64 %rd49, %rd107, %rd163;
ld.local.u64 %rd50, [%rd4];
ld.local.u32 %r14, [%rd5+408];
add.s32 %r53, %r14, -1;
setp.lt.s32	%p14, %r53, 1;
mov.u64 %rd146, %rd14;
mov.u64 %rd161, %rd91;
@%p14 bra BB28_25;

mul.wide.s32 %rd109, %r14, 8;
add.s64 %rd132, %rd5, %rd109;
mov.u64 %rd162, 0;
mov.u64 %rd147, %rd14;

BB28_21:
ld.local.u64 %rd55, [%rd132];
or.b64 %rd110, %rd147, %rd55;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB28_23;
bra.uni BB28_22;

BB28_23:
cvt.u32.u64	%r33, %rd55;
cvt.u32.u64	%r34, %rd147;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd148, %r35;
cvt.u64.u32	%rd133, %r36;
bra.uni BB28_24;

BB28_22:
div.u64 %rd148, %rd147, %rd55;
rem.u64 %rd133, %rd147, %rd55;

BB28_24:
mov.u64 %rd147, %rd148;
ld.local.u64 %rd112, [%rd132+200];
mul.lo.s64 %rd113, %rd112, %rd133;
add.s64 %rd162, %rd113, %rd162;
add.s64 %rd132, %rd132, -8;
add.s32 %r53, %r53, -1;
setp.gt.s32	%p16, %r53, 0;
mov.u64 %rd146, %rd147;
mov.u64 %rd161, %rd162;
@%p16 bra BB28_21;

BB28_25:
ld.local.u64 %rd114, [%rd5+208];
mul.lo.s64 %rd115, %rd114, %rd146;
add.s64 %rd66, %rd115, %rd161;
ld.local.u64 %rd67, [%rd5];
shl.b64 %rd116, %rd31, 1;
add.s64 %rd68, %rd32, %rd116;
ld.u16 %rs2, [%rd68];

	{ cvt.f32.f16 %f19, %rs2;}


	setp.ltu.f32	%p17, %f19, 0f00000000;
@%p17 bra BB28_27;

ld.u16 %rs3, [%rd68];

	{ cvt.f32.f16 %f20, %rs3;}


	setp.le.f32	%p18, %f20, 0f3F800000;
@%p18 bra BB28_28;

BB28_27:
mov.u64 %rd117, $str;
cvta.global.u64 %rd118, %rd117;
mov.u64 %rd119, $str1;
cvta.global.u64 %rd120, %rd119;
mov.u64 %rd121, __T29;
cvta.global.u64 %rd122, %rd121;
mov.u32 %r37, 57;
mov.u64 %rd123, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd118;
.param .b64 param1;
st.param.b64	[param1+0], %rd120;
.param .b32 param2;
st.param.b32	[param2+0], %r37;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd123;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB28_28:
shl.b64 %rd124, %rd49, 1;
add.s64 %rd69, %rd50, %rd124;
ld.u16 %rs1, [%rd69];
ld.u16 %rs4, [%rd68];

	{ cvt.f32.f16 %f21, %rs4;}


	setp.eq.f32	%p19, %f21, 0f00000000;
@%p19 bra BB28_32;
bra.uni BB28_29;

BB28_32:
mov.f32 %f50, 0f00000000;
mov.f32 %f51, 0f34000000;
mov.f32 %f52, 0fCDA00000;
fma.rn.f32 %f53, %f52, %f51, %f50;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0f3DCBCCC0;
mov.f32 %f56, 0fBE055027;
fma.rn.f32 %f57, %f56, %f55, %f54;
mov.f32 %f58, 0fBDF8CDCC;
fma.rn.f32 %f59, %f57, %f55, %f58;
mov.f32 %f60, 0f3E0F2955;
fma.rn.f32 %f61, %f59, %f55, %f60;
mov.f32 %f62, 0fBE2AD8B9;
fma.rn.f32 %f63, %f61, %f55, %f62;
mov.f32 %f64, 0f3E4CED0B;
fma.rn.f32 %f65, %f63, %f55, %f64;
mov.f32 %f66, 0fBE7FFF22;
fma.rn.f32 %f67, %f65, %f55, %f66;
mov.f32 %f68, 0f3EAAAA78;
fma.rn.f32 %f69, %f67, %f55, %f68;
mov.f32 %f70, 0fBF000000;
fma.rn.f32 %f71, %f69, %f55, %f70;
mul.f32 %f72, %f71, 0f3DCBCCC0;
fma.rn.f32 %f73, %f72, %f55, %f55;
mov.f32 %f74, 0f3F317218;
fma.rn.f32 %f137, %f53, %f74, %f73;
bra.uni BB28_33;

BB28_29:
setp.lt.f32	%p20, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f2, %f22, %f21, %p20;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p20;
mov.b32 %r38, %f2;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f24, %r41;
cvt.rn.f32.s32	%f25, %r40;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f28, %f45;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f136, %f27, %f48, %f47;
setp.lt.u32	%p21, %r38, 2139095040;
@%p21 bra BB28_31;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f136, %f2, %f49, %f49;

BB28_31:
setp.eq.f32	%p22, %f2, 0f00000000;
selp.f32	%f137, 0fFF800000, %f136, %p22;

BB28_33:

	{ cvt.f32.f16 %f75, %rs1;}


	mul.f32 %f9, %f137, %f75;
ld.u16 %rs6, [%rd69];

	{ cvt.f32.f16 %f76, %rs6;}


	ld.u16 %rs7, [%rd68];

	{ cvt.f32.f16 %f77, %rs7;}


	mov.f32 %f78, 0f3F800000;
sub.f32 %f11, %f78, %f77;
setp.eq.f32	%p23, %f11, 0f00000000;
@%p23 bra BB28_37;
bra.uni BB28_34;

BB28_37:
mov.f32 %f107, 0f00000000;
mov.f32 %f108, 0f34000000;
mov.f32 %f109, 0fCDA00000;
fma.rn.f32 %f110, %f109, %f108, %f107;
mov.f32 %f111, 0f3E1039F6;
mov.f32 %f112, 0f3DCBCCC0;
mov.f32 %f113, 0fBE055027;
fma.rn.f32 %f114, %f113, %f112, %f111;
mov.f32 %f115, 0fBDF8CDCC;
fma.rn.f32 %f116, %f114, %f112, %f115;
mov.f32 %f117, 0f3E0F2955;
fma.rn.f32 %f118, %f116, %f112, %f117;
mov.f32 %f119, 0fBE2AD8B9;
fma.rn.f32 %f120, %f118, %f112, %f119;
mov.f32 %f121, 0f3E4CED0B;
fma.rn.f32 %f122, %f120, %f112, %f121;
mov.f32 %f123, 0fBE7FFF22;
fma.rn.f32 %f124, %f122, %f112, %f123;
mov.f32 %f125, 0f3EAAAA78;
fma.rn.f32 %f126, %f124, %f112, %f125;
mov.f32 %f127, 0fBF000000;
fma.rn.f32 %f128, %f126, %f112, %f127;
mul.f32 %f129, %f128, 0f3DCBCCC0;
fma.rn.f32 %f130, %f129, %f112, %f112;
mov.f32 %f131, 0f3F317218;
fma.rn.f32 %f139, %f110, %f131, %f130;
bra.uni BB28_38;

BB28_34:
setp.lt.f32	%p24, %f11, 0f00800000;
mul.f32 %f79, %f11, 0f4B000000;
selp.f32	%f12, %f79, %f11, %p24;
selp.f32	%f80, 0fC1B80000, 0f00000000, %p24;
mov.b32 %r42, %f12;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f81, %r45;
cvt.rn.f32.s32	%f82, %r44;
mov.f32 %f83, 0f34000000;
fma.rn.f32 %f84, %f82, %f83, %f80;
add.f32 %f85, %f81, 0fBF800000;
mov.f32 %f86, 0f3E1039F6;
mov.f32 %f87, 0fBE055027;
fma.rn.f32 %f88, %f87, %f85, %f86;
mov.f32 %f89, 0fBDF8CDCC;
fma.rn.f32 %f90, %f88, %f85, %f89;
mov.f32 %f91, 0f3E0F2955;
fma.rn.f32 %f92, %f90, %f85, %f91;
mov.f32 %f93, 0fBE2AD8B9;
fma.rn.f32 %f94, %f92, %f85, %f93;
mov.f32 %f95, 0f3E4CED0B;
fma.rn.f32 %f96, %f94, %f85, %f95;
mov.f32 %f97, 0fBE7FFF22;
fma.rn.f32 %f98, %f96, %f85, %f97;
mov.f32 %f99, 0f3EAAAA78;
fma.rn.f32 %f100, %f98, %f85, %f99;
mov.f32 %f101, 0fBF000000;
fma.rn.f32 %f102, %f100, %f85, %f101;
mul.f32 %f103, %f85, %f102;
fma.rn.f32 %f104, %f103, %f85, %f85;
mov.f32 %f105, 0f3F317218;
fma.rn.f32 %f138, %f84, %f105, %f104;
setp.lt.u32	%p25, %r42, 2139095040;
@%p25 bra BB28_36;

mov.f32 %f106, 0f7F800000;
fma.rn.f32 %f138, %f12, %f106, %f106;

BB28_36:
setp.eq.f32	%p26, %f12, 0f00000000;
selp.f32	%f139, 0fFF800000, %f138, %p26;

BB28_38:
sub.f32 %f134, %f78, %f76;
fma.rn.f32 %f135, %f134, %f139, %f9;
neg.f32 %f132, %f135;

	{ cvt.rn.f16.f32 %rs8, %f132;}


	shl.b64 %rd125, %rd66, 1;
add.s64 %rd126, %rd67, %rd125;
st.u16 [%rd126], %rs8;
mov.u32 %r46, %nctaid.x;
mul.wide.u32 %rd127, %r46, %r22;
add.s64 %rd155, %rd127, %rd14;
setp.lt.u64	%p27, %rd155, %rd71;
@%p27 bra BB28_8;

BB28_39:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<34>;
.reg .f32 %f<15>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r3, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB29_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r3;

BB29_2:
mul.lo.s32 %r16, %r19, %r1;
mul.lo.s32 %r17, %r19, %r2;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd7, %r17, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs25, [%rd8];

	{ cvt.f32.f16 %f1, %rs25;}


	mul.wide.u32 %rd9, %r16, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs26, [%rd10];

	{ cvt.f32.f16 %f2, %rs26;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs27, %f3;}


	
	{ cvt.f32.f16 %f4, %rs27;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs29, %f5;}


	ld.global.u16 %rs30, [%rd10];

	{ cvt.f32.f16 %f6, %rs30;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs31, [%rd10];

	{ cvt.f32.f16 %f7, %rs31;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs29;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs33, %f9;}


	mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs33;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB29_2;

BB29_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB30_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB30_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r1;
mul.lo.s32 %r44, %r48, %r2;
mad.lo.s32 %r45, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd9, %r43, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs18, [%rd10];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.global.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs23, [%rd10];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p2, %r48, %r21;
@%p2 bra BB30_2;

BB30_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot31[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot31;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB31_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB31_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB31_6;

BB31_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB31_5;

BB31_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r35, %r9, %r1;
mul.wide.u32 %rd19, %r35, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs18, [%rd22];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.global.u16 %rs22, [%rd22];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd23, %r34, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs25;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB31_4;

BB31_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB32_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB32_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r1;
mad.lo.s32 %r44, %r22, %r39, %r42;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd9, %r43, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs18, [%rd10];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.global.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs23, [%rd10];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p2, %r48, %r21;
@%p2 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB33_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB33_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r1;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r62, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd9, %r69, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p2, %r73, %r32;
@%p2 bra BB33_2;

BB33_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot34[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot34;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB34_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB34_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB34_6;

BB34_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB34_5;

BB34_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs10, [%rd22];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd22];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs17;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB34_4;

BB34_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot35[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot35;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB35_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB35_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB35_6;

BB35_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB35_5;

BB35_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
mul.lo.s32 %r35, %r9, %r20;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r34, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs18, [%rd22];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.global.u16 %rs22, [%rd22];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd23, %r35, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs25;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB35_4;

BB35_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot36[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot36;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB36_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB36_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB36_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB36_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB36_6;

BB36_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
mul.hi.u32 %r56, %r10, %r35;
add.s32 %r57, %r56, %r10;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd20, %r63, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd21];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd21];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd22, %r62, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs17;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p6, %r73, %r31;
@%p6 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot37[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot37;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r55, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB37_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB37_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB37_8;

BB37_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB37_7;

BB37_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB37_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB37_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB37_10;

BB37_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd33, %r51, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs10, [%rd34];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd34];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd30, %rd35;
st.u16 [%rd36], %rs17;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p10, %r68, %r30;
@%p10 bra BB37_6;

BB37_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB38_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB38_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.lo.s32 %r44, %r48, %r1;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd9, %r43, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs18, [%rd10];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.global.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs23, [%rd10];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p2, %r48, %r21;
@%p2 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB39_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB39_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r1;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r69, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd9, %r62, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p2, %r73, %r32;
@%p2 bra BB39_2;

BB39_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot40[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot40;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB40_2;

BB40_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB40_1;

BB40_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB40_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB40_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB40_6;

BB40_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB40_5;

BB40_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd19, %r58, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs10, [%rd22];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd22];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs17;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB40_4;

BB40_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB41_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB41_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd7, %r69, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd9, %r62, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p2, %r73, %r32;
@%p2 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB42_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB42_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd7, %r88, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd9, %r81, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs2, [%rd10];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.global.u16 %rs6, [%rd10];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs7, [%rd10];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd11, %r95, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs9;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p2, %r98, %r43;
@%p2 bra BB42_2;

BB42_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot43[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot43;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB43_2;

BB43_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB43_1;

BB43_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB43_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB43_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB43_6;

BB43_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB43_5;

BB43_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r82, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd21, %r76, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.global.u16 %rs6, [%rd22];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs7, [%rd22];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd6, %rd23;
st.u16 [%rd24], %rs9;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB43_4;

BB43_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot44;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB44_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB44_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB44_6;

BB44_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB44_5;

BB44_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
mul.lo.s32 %r58, %r11, %r30;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs10, [%rd22];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.global.u16 %rs14, [%rd22];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs17;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB44_4;

BB44_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot45;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB45_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB45_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB45_5;

BB45_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd6, %rd19;
ld.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd21, %r75, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.global.u16 %rs6, [%rd22];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs7, [%rd22];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs9;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB45_4;

BB45_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot46[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot46;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r79, 0;
@%p1 bra BB46_4;

BB46_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB46_3;

BB46_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB46_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB46_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB46_8;

BB46_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd39+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd39+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB46_7;

BB46_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
cvt.u64.u32	%rd16, %r71;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB46_10;

BB46_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd40+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd40+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB46_9;

BB46_10:
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd33, %r25, 2;
add.s64 %rd34, %rd9, %rd33;
ld.u16 %rs1, [%rd34];

	{ cvt.f32.f16 %f1, %rs1;}


	shl.b64 %rd35, %rd16, 1;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs2, [%rd36];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.global.u16 %rs6, [%rd36];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs7, [%rd36];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd37, %r75, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs9;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB46_6;

BB46_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<26>;
.reg .f32 %f<15>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot47;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB47_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB47_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB47_5;

BB47_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r34, %r9, %r1;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd19, %r34, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	mul.wide.u32 %rd21, %r33, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs18, [%rd22];

	{ cvt.f32.f16 %f2, %rs18;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs19, %f3;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs21, %f5;}


	ld.u16 %rs22, [%rd22];

	{ cvt.f32.f16 %f6, %rs22;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f7, %rs23;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs21;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs25, %f9;}


	mul.wide.u32 %rd23, %r35, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs25;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB47_4;

BB47_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot48;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB48_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB48_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB48_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB48_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB48_6;

BB48_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.hi.u32 %r56, %r10, %r35;
add.s32 %r57, %r56, %r10;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r34;
mul.lo.s32 %r62, %r10, %r1;
mad.lo.s32 %r63, %r33, %r58, %r61;
mul.wide.u32 %rd18, %r62, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd17, %rd20;
ld.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.u16 %rs14, [%rd21];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs15, [%rd21];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd22, %r63, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs17;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p6, %r73, %r31;
@%p6 bra BB48_4;

BB48_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot49[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot49;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB49_2;

BB49_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB49_1;

BB49_2:
mov.u32 %r55, 0;
@%p1 bra BB49_4;

BB49_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB49_3;

BB49_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB49_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB49_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB49_8;

BB49_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB49_7;

BB49_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB49_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB49_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB49_10;

BB49_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd31, %r51, 2;
add.s64 %rd32, %rd8, %rd31;
ld.global.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs10, [%rd34];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.u16 %rs14, [%rd34];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd30, %rd35;
st.u16 [%rd36], %rs17;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p10, %r68, %r30;
@%p10 bra BB49_6;

BB49_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot50;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB50_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB50_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB50_5;

BB50_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd21, %r50, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs10, [%rd22];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.u16 %rs14, [%rd22];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs17;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB50_4;

BB50_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot51;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB51_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB51_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB51_6;

BB51_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB51_5;

BB51_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd21, %r69, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.u16 %rs6, [%rd22];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs7, [%rd22];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs9;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB51_4;

BB51_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot52[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot52;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r79, 0;
@%p1 bra BB52_4;

BB52_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB52_3;

BB52_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB52_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB52_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB52_8;

BB52_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB52_7;

BB52_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB52_10;

BB52_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB52_9;

BB52_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd32, %r74, 2;
add.s64 %rd33, %rd8, %rd32;
ld.global.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd9, %rd34;
ld.u16 %rs2, [%rd35];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.u16 %rs6, [%rd35];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs7, [%rd35];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd10, %rd36;
st.u16 [%rd37], %rs9;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB52_6;

BB52_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot53[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<18>;
.reg .f32 %f<15>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot53;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r55, 0;
@%p1 bra BB53_4;

BB53_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB53_3;

BB53_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB53_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB53_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB53_8;

BB53_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB53_7;

BB53_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB53_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB53_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB53_10;

BB53_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
mul.lo.s32 %r51, %r8, %r29;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r50, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs10, [%rd34];

	{ cvt.f32.f16 %f2, %rs10;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs11, %f3;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs13, %f5;}


	ld.u16 %rs14, [%rd34];

	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f7, %rs15;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs13;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs17, %f9;}


	mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs17;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p10, %r68, %r30;
@%p10 bra BB53_6;

BB53_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot54[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot54;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r79, 0;
@%p1 bra BB54_4;

BB54_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB54_3;

BB54_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB54_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB54_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB54_8;

BB54_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB54_7;

BB54_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB54_10;

BB54_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB54_9;

BB54_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd32, %r68, 2;
add.s64 %rd33, %rd10, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd9, %rd34;
ld.u16 %rs2, [%rd35];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.u16 %rs6, [%rd35];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs7, [%rd35];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd8, %rd36;
st.global.u16 [%rd37], %rs9;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB54_6;

BB54_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot55[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<103>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot55;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r71, 0;
@%p1 bra BB55_4;

BB55_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB55_3;

BB55_4:
mov.u32 %r72, 0;
@%p1 bra BB55_6;

BB55_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB55_5;

BB55_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB55_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB55_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd52, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB55_10;

BB55_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd52+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd52+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB55_9;

BB55_10:
mov.u32 %r22, %r101;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB55_12;

BB55_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd53+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd53+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB55_11;

BB55_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB55_14;

BB55_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd54+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd54+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB55_13;

BB55_14:
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd46, %r32, 2;
add.s64 %rd47, %rd13, %rd46;
ld.u16 %rs1, [%rd47];

	{ cvt.f32.f16 %f1, %rs1;}


	shl.b64 %rd48, %rd24, 1;
add.s64 %rd49, %rd12, %rd48;
ld.u16 %rs2, [%rd49];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.u16 %rs6, [%rd49];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs7, [%rd49];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.wide.u32 %rd50, %r67, 2;
add.s64 %rd51, %rd14, %rd50;
st.u16 [%rd51], %rs9;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB55_8;

BB55_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB56_3;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd3;

BB56_2:
mul.lo.s64 %rd22, %rd31, %rd2;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd6, %rd23;
ld.global.u16 %rs1, [%rd24];

	{ cvt.f32.f16 %f1, %rs1;}


	mul.lo.s64 %rd25, %rd31, %rd1;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
ld.global.u16 %rs2, [%rd27];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.global.u16 %rs6, [%rd27];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.global.u16 %rs7, [%rd27];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
st.global.u16 [%rd30], %rs9;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB56_2;

BB56_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot57[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<10>;
.reg .f32 %f<15>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot57;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd71, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd72, %SP, 416;
cvta.to.local.u64 %rd3, %rd72;
add.u64 %rd73, %SP, 832;
cvta.to.local.u64 %rd4, %rd73;
add.u64 %rd74, %SP, 0;
cvta.to.local.u64 %rd5, %rd74;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd75, %r39, 8;
add.s64 %rd76, %rd6, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd3, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r40, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd79, %r40, 8;
add.s64 %rd80, %rd1, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd4, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r41, 0;
@%p1 bra BB57_6;

BB57_5:
mul.wide.s32 %rd83, %r41, 8;
add.s64 %rd84, %rd2, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd5, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB57_5;

BB57_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd87, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd88, %r21;
add.s64 %rd148, %rd87, %rd88;
setp.ge.u64	%p7, %rd148, %rd71;
@%p7 bra BB57_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd89, %r22, 8;
add.s64 %rd19, %rd3, %rd89;
mul.wide.s32 %rd90, %r23, 8;
add.s64 %rd20, %rd4, %rd90;
mul.wide.s32 %rd91, %r24, 8;
add.s64 %rd21, %rd5, %rd91;

BB57_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd93, 0;
mov.u64 %rd159, %rd93;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd93;
@%p8 bra BB57_13;

BB57_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd94, %rd25, %rd27;
and.b64 %rd95, %rd94, -4294967296;
setp.eq.s64	%p9, %rd95, 0;
@%p9 bra BB57_11;
bra.uni BB57_10;

BB57_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB57_12;

BB57_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB57_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd96, [%rd121+200];
mul.lo.s64 %rd97, %rd96, %rd122;
add.s64 %rd159, %rd97, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB57_9;

BB57_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd100, %rd13, %rd145;
add.s64 %rd39, %rd100, %rd37;
mov.u64 %rd157, %rd93;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd93;
@%p11 bra BB57_18;

BB57_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd101, %rd143, %rd43;
and.b64 %rd102, %rd101, -4294967296;
setp.eq.s64	%p12, %rd102, 0;
@%p12 bra BB57_16;
bra.uni BB57_15;

BB57_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB57_17;

BB57_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB57_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd103, [%rd123+200];
mul.lo.s64 %rd104, %rd103, %rd124;
add.s64 %rd157, %rd104, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB57_14;

BB57_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd107, %rd15, %rd142;
add.s64 %rd55, %rd107, %rd156;
mov.u64 %rd155, %rd93;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd93;
@%p14 bra BB57_23;

BB57_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd108, %rd140, %rd59;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p15, %rd109, 0;
@%p15 bra BB57_21;
bra.uni BB57_20;

BB57_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB57_22;

BB57_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB57_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd110, [%rd125+200];
mul.lo.s64 %rd111, %rd110, %rd126;
add.s64 %rd155, %rd111, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB57_19;

BB57_23:
mul.lo.s64 %rd112, %rd17, %rd139;
add.s64 %rd113, %rd112, %rd154;
shl.b64 %rd114, %rd55, 1;
add.s64 %rd115, %rd16, %rd114;
ld.u16 %rs1, [%rd115];

	{ cvt.f32.f16 %f1, %rs1;}


	shl.b64 %rd116, %rd39, 1;
add.s64 %rd117, %rd14, %rd116;
ld.u16 %rs2, [%rd117];

	{ cvt.f32.f16 %f2, %rs2;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs3, %f3;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs5, %f5;}


	ld.u16 %rs6, [%rd117];

	{ cvt.f32.f16 %f6, %rs6;}


	mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f6;
add.f32 %f12, %f11, 0f2B8CBCCC;
ld.u16 %rs7, [%rd117];

	{ cvt.f32.f16 %f7, %rs7;}


	add.f32 %f13, %f7, 0f2B8CBCCC;
mul.f32 %f14, %f12, %f13;

	{ cvt.f32.f16 %f8, %rs5;}


	div.rn.f32 %f9, %f8, %f14;

	{ cvt.rn.f16.f32 %rs9, %f9;}


	shl.b64 %rd118, %rd113, 1;
add.s64 %rd119, %rd18, %rd118;
st.u16 [%rd119], %rs9;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p17, %rd148, %rd71;
@%p17 bra BB57_8;

BB57_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<25>;
.reg .f32 %f<137>;
.reg .b32 %r<29>;
.reg .b64 %rd<20>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r9, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r28, %r11, %r12, %r13;
setp.ge.u32	%p1, %r28, %r10;
@%p1 bra BB58_15;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB58_2:
mul.lo.s32 %r14, %r28, %r7;
mul.wide.u32 %rd8, %r14, 4;
add.s64 %rd4, %rd1, %rd8;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB58_4;
bra.uni BB58_3;

BB58_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r15, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB58_4:
mul.lo.s32 %r16, %r28, %r8;
mul.wide.u32 %rd16, %r16, 4;
add.s64 %rd17, %rd2, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB58_8;
bra.uni BB58_5;

BB58_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB58_9;

BB58_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r17, %f5;
add.s32 %r18, %r17, -1059760811;
and.b32 %r19, %r18, -8388608;
sub.s32 %r20, %r17, %r19;
mov.b32 %f22, %r20;
cvt.rn.f32.s32	%f23, %r19;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r17, 2139095040;
@%p7 bra BB58_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB58_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB58_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB58_13;
bra.uni BB58_10;

BB58_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB58_14;

BB58_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r21, %f13;
add.s32 %r22, %r21, -1059760811;
and.b32 %r23, %r22, -8388608;
sub.s32 %r24, %r21, %r23;
mov.b32 %f76, %r24;
cvt.rn.f32.s32	%f77, %r23;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r21, 2139095040;
@%p11 bra BB58_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB58_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB58_14:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r25, %r28, %r9;
mul.wide.u32 %rd18, %r25, 4;
add.s64 %rd19, %rd3, %rd18;
st.global.f32 [%rd19], %f131;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r11, %r28;
setp.lt.u32	%p13, %r28, %r10;
@%p13 bra BB58_2;

BB58_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<54>;
.reg .b64 %rd<20>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r53, %r31, %r32, %r33;
setp.ge.u32	%p1, %r53, %r22;
@%p1 bra BB59_15;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB59_2:
mul.lo.s32 %r34, %r53, %r12;
mul.wide.u32 %rd8, %r34, 4;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r10, %r53, %r25;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB59_4;
bra.uni BB59_3;

BB59_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r35, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r35;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB59_4:
mul.lo.s32 %r36, %r53, %r13;
mul.wide.u32 %rd16, %r36, 4;
add.s64 %rd17, %rd2, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB59_8;
bra.uni BB59_5;

BB59_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB59_9;

BB59_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r37, %f5;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f22, %r40;
cvt.rn.f32.s32	%f23, %r39;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r37, 2139095040;
@%p7 bra BB59_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB59_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB59_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB59_13;
bra.uni BB59_10;

BB59_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB59_14;

BB59_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r41, %f13;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f76, %r44;
cvt.rn.f32.s32	%f77, %r43;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r41, 2139095040;
@%p11 bra BB59_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB59_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB59_14:
add.s32 %r45, %r10, %r53;
shr.u32 %r46, %r45, %r26;
mul.lo.s32 %r47, %r46, %r28;
sub.s32 %r48, %r53, %r47;
mul.lo.s32 %r49, %r48, %r24;
mad.lo.s32 %r50, %r23, %r46, %r49;
mul.wide.u32 %rd18, %r50, 4;
add.s64 %rd19, %rd3, %rd18;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd19], %f131;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r31, %r53;
setp.lt.u32	%p13, %r53, %r22;
@%p13 bra BB59_2;

BB59_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<56>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot60;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd16, %r45, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB60_19;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd6, %rd1, %rd20;

BB60_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd32, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB60_5;

BB60_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd21, %r30, 4;
add.s64 %rd10, %rd4, %rd21;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd22, %r31, 4;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r50, %r54;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd12, %rd23, %rd24;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB60_8;
bra.uni BB60_7;

BB60_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T218;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r34, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r34;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB60_8:
ld.global.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB60_12;
bra.uni BB60_9;

BB60_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB60_13;

BB60_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r35, %f5;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f22, %r38;
cvt.rn.f32.s32	%f23, %r37;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r35, 2139095040;
@%p11 bra BB60_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB60_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB60_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB60_17;
bra.uni BB60_14;

BB60_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB60_18;

BB60_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r39, %f13;
add.s32 %r40, %r39, -1059760811;
and.b32 %r41, %r40, -8388608;
sub.s32 %r42, %r39, %r41;
mov.b32 %f76, %r42;
cvt.rn.f32.s32	%f77, %r41;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r39, 2139095040;
@%p15 bra BB60_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB60_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB60_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd12], %f131;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p17, %r52, %r19;
@%p17 bra BB60_4;

BB60_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<54>;
.reg .b64 %rd<20>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r53, %r31, %r32, %r33;
setp.ge.u32	%p1, %r53, %r22;
@%p1 bra BB61_15;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;

BB61_2:
mul.lo.s32 %r34, %r53, %r12;
mul.wide.u32 %rd8, %r34, 4;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r10, %r53, %r25;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB61_4;
bra.uni BB61_3;

BB61_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r35, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r35;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB61_4:
add.s32 %r36, %r10, %r53;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r53, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd16, %r41, 4;
add.s64 %rd17, %rd3, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB61_8;
bra.uni BB61_5;

BB61_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB61_9;

BB61_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r42, %f5;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f22, %r45;
cvt.rn.f32.s32	%f23, %r44;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r42, 2139095040;
@%p7 bra BB61_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB61_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB61_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB61_13;
bra.uni BB61_10;

BB61_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB61_14;

BB61_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r46, %f13;
add.s32 %r47, %r46, -1059760811;
and.b32 %r48, %r47, -8388608;
sub.s32 %r49, %r46, %r48;
mov.b32 %f76, %r49;
cvt.rn.f32.s32	%f77, %r48;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r46, 2139095040;
@%p11 bra BB61_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB61_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB61_14:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r50, %r53, %r21;
mul.wide.u32 %rd18, %r50, 4;
add.s64 %rd19, %rd2, %rd18;
st.global.f32 [%rd19], %f131;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r31, %r53;
setp.lt.u32	%p13, %r53, %r22;
@%p13 bra BB61_2;

BB61_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<79>;
.reg .b64 %rd<20>;


ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r78, %r51, %r52, %r53;
setp.ge.u32	%p1, %r78, %r34;
@%p1 bra BB62_15;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB62_2:
mul.lo.s32 %r54, %r78, %r17;
mul.wide.u32 %rd8, %r54, 4;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r14, %r78, %r37;
mul.hi.u32 %r15, %r78, %r45;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB62_4;
bra.uni BB62_3;

BB62_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r55, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r55;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB62_4:
add.s32 %r56, %r14, %r78;
shr.u32 %r57, %r56, %r38;
mul.lo.s32 %r58, %r57, %r40;
sub.s32 %r59, %r78, %r58;
mul.lo.s32 %r60, %r59, %r36;
mad.lo.s32 %r61, %r35, %r57, %r60;
mul.wide.u32 %rd16, %r61, 4;
add.s64 %rd17, %rd2, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB62_8;
bra.uni BB62_5;

BB62_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB62_9;

BB62_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r62, %f5;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f22, %r65;
cvt.rn.f32.s32	%f23, %r64;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r62, 2139095040;
@%p7 bra BB62_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB62_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB62_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB62_13;
bra.uni BB62_10;

BB62_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB62_14;

BB62_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r66, %f13;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f76, %r69;
cvt.rn.f32.s32	%f77, %r68;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r66, 2139095040;
@%p11 bra BB62_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB62_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB62_14:
add.s32 %r70, %r15, %r78;
shr.u32 %r71, %r70, %r46;
mul.lo.s32 %r72, %r71, %r48;
sub.s32 %r73, %r78, %r72;
mul.lo.s32 %r74, %r73, %r44;
mad.lo.s32 %r75, %r43, %r71, %r74;
mul.wide.u32 %rd18, %r75, 4;
add.s64 %rd19, %rd3, %rd18;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd19], %f131;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r51, %r78;
setp.lt.u32	%p13, %r78, %r34;
@%p13 bra BB62_2;

BB62_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot63[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot63;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd16, %r70, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB63_19;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd6, %rd1, %rd20;

BB63_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB63_6;

BB63_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB63_5;

BB63_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd21, %r50, 4;
add.s64 %rd10, %rd4, %rd21;
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r75, %r79;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd12, %rd23, %rd24;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB63_8;
bra.uni BB63_7;

BB63_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T218;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r59, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r59;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB63_8:
ld.global.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB63_12;
bra.uni BB63_9;

BB63_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB63_13;

BB63_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r60, %f5;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f22, %r63;
cvt.rn.f32.s32	%f23, %r62;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r60, 2139095040;
@%p11 bra BB63_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB63_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB63_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB63_17;
bra.uni BB63_14;

BB63_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB63_18;

BB63_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r64, %f13;
add.s32 %r65, %r64, -1059760811;
and.b32 %r66, %r65, -8388608;
sub.s32 %r67, %r64, %r66;
mov.b32 %f76, %r67;
cvt.rn.f32.s32	%f77, %r66;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r64, 2139095040;
@%p15 bra BB63_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB63_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB63_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd12], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p17, %r77, %r31;
@%p17 bra BB63_4;

BB63_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot64[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<56>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot64;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd15, %r45, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB64_19;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd19, %r24, 4;
add.s64 %rd6, %rd1, %rd19;

BB64_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd32, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB64_6;

BB64_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB64_5;

BB64_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd20, %r30, 4;
add.s64 %rd10, %rd4, %rd20;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r50, %r54;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r32, 4;
add.s64 %rd11, %rd21, %rd22;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB64_8;
bra.uni BB64_7;

BB64_7:
mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T218;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r33, 57;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB64_8:
ld.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB64_12;
bra.uni BB64_9;

BB64_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB64_13;

BB64_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r34, %f5;
add.s32 %r35, %r34, -1059760811;
and.b32 %r36, %r35, -8388608;
sub.s32 %r37, %r34, %r36;
mov.b32 %f22, %r37;
cvt.rn.f32.s32	%f23, %r36;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r34, 2139095040;
@%p11 bra BB64_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB64_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB64_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB64_17;
bra.uni BB64_14;

BB64_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB64_18;

BB64_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r38, %f13;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f76, %r41;
cvt.rn.f32.s32	%f77, %r40;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r38, 2139095040;
@%p15 bra BB64_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB64_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB64_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r42, %r7, %r18;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd31, %rd5, %rd30;
st.global.f32 [%rd31], %f131;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p17, %r52, %r19;
@%p17 bra BB64_4;

BB64_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<79>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot65;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r77, %r42, %r43, %r44;
setp.ge.u32	%p3, %r77, %r32;
@%p3 bra BB65_20;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;

BB65_4:
mov.u32 %r72, %r77;
mov.u32 %r10, %r72;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r71, %r11, -1;
mov.u32 %r78, 0;
setp.lt.s32	%p4, %r71, 1;
mov.u32 %r75, %r10;
@%p4 bra BB65_7;

mul.wide.s32 %rd18, %r11, 4;
add.s64 %rd31, %rd1, %rd18;
mov.u32 %r78, 0;
mov.u32 %r76, %r10;

BB65_6:
ld.local.u32 %r47, [%rd31+4];
rem.u32 %r48, %r76, %r47;
ld.local.u32 %r49, [%rd31+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r76, %r76, %r47;
add.s64 %rd31, %rd31, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p5, %r71, 0;
mov.u32 %r74, %r76;
mov.u32 %r75, %r74;
@%p5 bra BB65_6;

BB65_7:
mov.u32 %r19, %r75;
mul.lo.s32 %r50, %r10, %r23;
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd9, %rd4, %rd19;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r19, %r78;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r52, 4;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r21, %r10, %r36;
ld.global.f32 %f132, [%rd9];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB65_9;
bra.uni BB65_8;

BB65_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T218;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r53, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r53;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd9];

BB65_9:
ld.f32 %f4, [%rd10];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB65_13;
bra.uni BB65_10;

BB65_13:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB65_14;

BB65_10:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r54, %f5;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f22, %r57;
cvt.rn.f32.s32	%f23, %r56;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r54, 2139095040;
@%p11 bra BB65_12;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB65_12:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB65_14:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB65_18;
bra.uni BB65_15;

BB65_18:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB65_19;

BB65_15:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r58, %f13;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f76, %r61;
cvt.rn.f32.s32	%f77, %r60;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r58, 2139095040;
@%p15 bra BB65_17;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB65_17:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB65_19:
add.s32 %r62, %r21, %r10;
shr.u32 %r63, %r62, %r37;
mul.lo.s32 %r64, %r63, %r39;
sub.s32 %r65, %r10, %r64;
mul.lo.s32 %r66, %r65, %r35;
mad.lo.s32 %r67, %r34, %r63, %r66;
mul.wide.u32 %rd29, %r67, 4;
add.s64 %rd30, %rd5, %rd29;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd30], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r42, %r10;
setp.lt.u32	%p17, %r77, %r32;
@%p17 bra BB65_4;

BB65_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot66[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot66;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd22, %r62, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r63, 0;
@%p1 bra BB66_4;

BB66_3:
mul.wide.s32 %rd26, %r63, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB66_3;

BB66_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r76, %r32, %r33, %r34;
setp.ge.u32	%p5, %r76, %r29;
@%p5 bra BB66_24;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd9, %rd2, %rd30;

BB66_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r83, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r37;
@%p6 bra BB66_8;

BB66_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r83, %r40, %r39, %r83;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB66_7;

BB66_8:
mov.u32 %r16, %r82;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd31, %r42, 4;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r74, %r16;
ld.local.u64 %rd32, [%rd2];
mul.wide.u32 %rd33, %r44, 4;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r37;
@%p8 bra BB66_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd45, %rd3, %rd34;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB66_10:
ld.local.u32 %r46, [%rd45+4];
rem.u32 %r47, %r73, %r46;
ld.local.u32 %r48, [%rd45+104];
mad.lo.s32 %r81, %r48, %r47, %r81;
div.u32 %r73, %r73, %r46;
add.s64 %rd45, %rd45, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB66_10;

BB66_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r72, %r80;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd18, %rd35, %rd36;
ld.global.f32 %f132, [%rd13];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB66_13;
bra.uni BB66_12;

BB66_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T218;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r51, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r51;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd13];

BB66_13:
ld.f32 %f4, [%rd14];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB66_17;
bra.uni BB66_14;

BB66_17:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB66_18;

BB66_14:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r52, %f5;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f22, %r55;
cvt.rn.f32.s32	%f23, %r54;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r52, 2139095040;
@%p15 bra BB66_16;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB66_16:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB66_18:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB66_22;
bra.uni BB66_19;

BB66_22:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB66_23;

BB66_19:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r56, %f13;
add.s32 %r57, %r56, -1059760811;
and.b32 %r58, %r57, -8388608;
sub.s32 %r59, %r56, %r58;
mov.b32 %f76, %r59;
cvt.rn.f32.s32	%f77, %r58;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r56, 2139095040;
@%p19 bra BB66_21;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB66_21:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB66_23:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd18], %f131;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r32, %r8;
setp.lt.u32	%p21, %r76, %r29;
@%p21 bra BB66_6;

BB66_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<54>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r53, %r30, %r31, %r32;
setp.ge.u32	%p1, %r53, %r21;
@%p1 bra BB67_15;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB67_2:
mul.hi.u32 %r33, %r53, %r24;
add.s32 %r34, %r33, %r53;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r53, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd8, %r39, 4;
add.s64 %rd4, %rd3, %rd8;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB67_4;
bra.uni BB67_3;

BB67_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r40, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r40;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB67_4:
mul.lo.s32 %r41, %r53, %r19;
mul.wide.u32 %rd16, %r41, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB67_8;
bra.uni BB67_5;

BB67_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB67_9;

BB67_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r42, %f5;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f22, %r45;
cvt.rn.f32.s32	%f23, %r44;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r42, 2139095040;
@%p7 bra BB67_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB67_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB67_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB67_13;
bra.uni BB67_10;

BB67_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB67_14;

BB67_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r46, %f13;
add.s32 %r47, %r46, -1059760811;
and.b32 %r48, %r47, -8388608;
sub.s32 %r49, %r46, %r48;
mov.b32 %f76, %r49;
cvt.rn.f32.s32	%f77, %r48;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r46, 2139095040;
@%p11 bra BB67_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB67_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB67_14:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r50, %r53, %r20;
mul.wide.u32 %rd18, %r50, 4;
add.s64 %rd19, %rd2, %rd18;
st.global.f32 [%rd19], %f131;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r30, %r53;
setp.lt.u32	%p13, %r53, %r21;
@%p13 bra BB67_2;

BB67_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<79>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r78, %r50, %r51, %r52;
setp.ge.u32	%p1, %r78, %r33;
@%p1 bra BB68_15;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB68_2:
mul.hi.u32 %r53, %r78, %r36;
add.s32 %r54, %r53, %r78;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r78, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd8, %r59, 4;
add.s64 %rd4, %rd2, %rd8;
mul.hi.u32 %r14, %r78, %r44;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB68_4;
bra.uni BB68_3;

BB68_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r60, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB68_4:
mul.lo.s32 %r61, %r78, %r24;
mul.wide.u32 %rd16, %r61, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB68_8;
bra.uni BB68_5;

BB68_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB68_9;

BB68_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r62, %f5;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f22, %r65;
cvt.rn.f32.s32	%f23, %r64;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r62, 2139095040;
@%p7 bra BB68_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB68_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB68_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB68_13;
bra.uni BB68_10;

BB68_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB68_14;

BB68_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r66, %f13;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f76, %r69;
cvt.rn.f32.s32	%f77, %r68;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r66, 2139095040;
@%p11 bra BB68_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB68_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB68_14:
add.s32 %r70, %r14, %r78;
shr.u32 %r71, %r70, %r45;
mul.lo.s32 %r72, %r71, %r47;
sub.s32 %r73, %r78, %r72;
mul.lo.s32 %r74, %r73, %r43;
mad.lo.s32 %r75, %r42, %r71, %r74;
mul.wide.u32 %rd18, %r75, 4;
add.s64 %rd19, %rd3, %rd18;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd19], %f131;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r50, %r78;
setp.lt.u32	%p13, %r78, %r33;
@%p13 bra BB68_2;

BB68_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot69;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd16, %r70, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB69_19;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd6, %rd1, %rd20;

BB69_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB69_5;

BB69_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd21, %r55, 4;
add.s64 %rd10, %rd5, %rd21;
mul.lo.s32 %r56, %r11, %r30;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd11, %rd4, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r75, %r79;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd12, %rd23, %rd24;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB69_8;
bra.uni BB69_7;

BB69_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T218;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r59, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r59;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB69_8:
ld.global.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB69_12;
bra.uni BB69_9;

BB69_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB69_13;

BB69_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r60, %f5;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f22, %r63;
cvt.rn.f32.s32	%f23, %r62;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r60, 2139095040;
@%p11 bra BB69_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB69_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB69_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB69_17;
bra.uni BB69_14;

BB69_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB69_18;

BB69_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r64, %f13;
add.s32 %r65, %r64, -1059760811;
and.b32 %r66, %r65, -8388608;
sub.s32 %r67, %r64, %r66;
mov.b32 %f76, %r67;
cvt.rn.f32.s32	%f77, %r66;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r64, 2139095040;
@%p15 bra BB69_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB69_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB69_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd12], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p17, %r77, %r31;
@%p17 bra BB69_4;

BB69_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<79>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r78, %r50, %r51, %r52;
setp.ge.u32	%p1, %r78, %r33;
@%p1 bra BB70_15;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB70_2:
mul.hi.u32 %r53, %r78, %r36;
add.s32 %r54, %r53, %r78;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r78, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd8, %r59, 4;
add.s64 %rd4, %rd2, %rd8;
mul.hi.u32 %r14, %r78, %r44;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB70_4;
bra.uni BB70_3;

BB70_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r60, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB70_4:
add.s32 %r61, %r14, %r78;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r78, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd16, %r66, 4;
add.s64 %rd17, %rd3, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB70_8;
bra.uni BB70_5;

BB70_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB70_9;

BB70_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r67, %f5;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f22, %r70;
cvt.rn.f32.s32	%f23, %r69;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r67, 2139095040;
@%p7 bra BB70_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB70_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB70_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB70_13;
bra.uni BB70_10;

BB70_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB70_14;

BB70_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r71, %f13;
add.s32 %r72, %r71, -1059760811;
and.b32 %r73, %r72, -8388608;
sub.s32 %r74, %r71, %r73;
mov.b32 %f76, %r74;
cvt.rn.f32.s32	%f77, %r73;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r71, 2139095040;
@%p11 bra BB70_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB70_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB70_14:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r75, %r78, %r32;
mul.wide.u32 %rd18, %r75, 4;
add.s64 %rd19, %rd1, %rd18;
st.global.f32 [%rd19], %f131;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r50, %r78;
setp.lt.u32	%p13, %r78, %r33;
@%p13 bra BB70_2;

BB70_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .f32 %f<137>;
.reg .b32 %r<104>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r103, %r70, %r71, %r72;
setp.ge.u32	%p1, %r103, %r45;
@%p1 bra BB71_15;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB71_2:
mul.hi.u32 %r73, %r103, %r48;
add.s32 %r74, %r73, %r103;
shr.u32 %r75, %r74, %r49;
mul.lo.s32 %r76, %r75, %r51;
sub.s32 %r77, %r103, %r76;
mul.lo.s32 %r78, %r77, %r47;
mad.lo.s32 %r79, %r46, %r75, %r78;
mul.wide.u32 %rd8, %r79, 4;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r18, %r103, %r56;
mul.hi.u32 %r19, %r103, %r64;
ld.global.f32 %f132, [%rd4];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB71_4;
bra.uni BB71_3;

BB71_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T218;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r80, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r80;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd4];

BB71_4:
add.s32 %r81, %r18, %r103;
shr.u32 %r82, %r81, %r57;
mul.lo.s32 %r83, %r82, %r59;
sub.s32 %r84, %r103, %r83;
mul.lo.s32 %r85, %r84, %r55;
mad.lo.s32 %r86, %r54, %r82, %r85;
mul.wide.u32 %rd16, %r86, 4;
add.s64 %rd17, %rd2, %rd16;
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB71_8;
bra.uni BB71_5;

BB71_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB71_9;

BB71_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r87, %f5;
add.s32 %r88, %r87, -1059760811;
and.b32 %r89, %r88, -8388608;
sub.s32 %r90, %r87, %r89;
mov.b32 %f22, %r90;
cvt.rn.f32.s32	%f23, %r89;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r87, 2139095040;
@%p7 bra BB71_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB71_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB71_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB71_13;
bra.uni BB71_10;

BB71_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB71_14;

BB71_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r91, %f13;
add.s32 %r92, %r91, -1059760811;
and.b32 %r93, %r92, -8388608;
sub.s32 %r94, %r91, %r93;
mov.b32 %f76, %r94;
cvt.rn.f32.s32	%f77, %r93;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r91, 2139095040;
@%p11 bra BB71_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB71_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB71_14:
add.s32 %r95, %r19, %r103;
shr.u32 %r96, %r95, %r65;
mul.lo.s32 %r97, %r96, %r67;
sub.s32 %r98, %r103, %r97;
mul.lo.s32 %r99, %r98, %r63;
mad.lo.s32 %r100, %r62, %r96, %r99;
mul.wide.u32 %rd18, %r100, 4;
add.s64 %rd19, %rd3, %rd18;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd19], %f131;
mov.u32 %r102, %nctaid.x;
mad.lo.s32 %r103, %r102, %r70, %r103;
setp.lt.u32	%p13, %r103, %r45;
@%p13 bra BB71_2;

BB71_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<137>;
.reg .b32 %r<106>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot72;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd16, %r95, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r102, %r61, %r62, %r63;
setp.ge.u32	%p3, %r102, %r43;
@%p3 bra BB72_19;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd6, %rd1, %rd20;

BB72_4:
mov.u32 %r97, %r102;
mov.u32 %r15, %r97;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r16, %r15, %r47;
mul.hi.u32 %r17, %r15, %r55;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r15;
mov.u32 %r101, %r15;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r19, %r101;
mov.u32 %r18, %r96;
ld.local.u32 %r67, [%rd32+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd32+104];
mad.lo.s32 %r105, %r69, %r68, %r105;
div.u32 %r22, %r19, %r67;
add.s64 %rd32, %rd32, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r96, %r23;
mov.u32 %r100, %r22;
mov.u32 %r101, %r22;
mov.u32 %r104, %r105;
@%p5 bra BB72_5;

BB72_6:
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd21, %r75, 4;
add.s64 %rd10, %rd4, %rd21;
add.s32 %r76, %r17, %r15;
shr.u32 %r77, %r76, %r56;
mul.lo.s32 %r78, %r77, %r58;
sub.s32 %r79, %r15, %r78;
mul.lo.s32 %r80, %r79, %r54;
mad.lo.s32 %r81, %r53, %r77, %r80;
mul.wide.u32 %rd22, %r81, 4;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r82, [%rd1+108];
mad.lo.s32 %r83, %r82, %r100, %r104;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd12, %rd23, %rd24;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB72_8;
bra.uni BB72_7;

BB72_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T218;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r84, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r84;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB72_8:
ld.global.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB72_12;
bra.uni BB72_9;

BB72_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB72_13;

BB72_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r85, %f5;
add.s32 %r86, %r85, -1059760811;
and.b32 %r87, %r86, -8388608;
sub.s32 %r88, %r85, %r87;
mov.b32 %f22, %r88;
cvt.rn.f32.s32	%f23, %r87;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r85, 2139095040;
@%p11 bra BB72_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB72_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB72_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB72_17;
bra.uni BB72_14;

BB72_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB72_18;

BB72_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r89, %f13;
add.s32 %r90, %r89, -1059760811;
and.b32 %r91, %r90, -8388608;
sub.s32 %r92, %r89, %r91;
mov.b32 %f76, %r92;
cvt.rn.f32.s32	%f77, %r91;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r89, 2139095040;
@%p15 bra BB72_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB72_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB72_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd12], %f131;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r61, %r15;
setp.lt.u32	%p17, %r102, %r43;
@%p17 bra BB72_4;

BB72_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot73;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd15, %r70, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB73_19;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB73_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB73_6;

BB73_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB73_5;

BB73_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd20, %r55, 4;
add.s64 %rd10, %rd5, %rd20;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r75, %r79;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd11, %rd21, %rd22;
ld.global.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB73_8;
bra.uni BB73_7;

BB73_7:
mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T218;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r58, 57;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd10];

BB73_8:
ld.f32 %f4, [%rd11];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB73_12;
bra.uni BB73_9;

BB73_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB73_13;

BB73_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r59, %f5;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f22, %r62;
cvt.rn.f32.s32	%f23, %r61;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r59, 2139095040;
@%p11 bra BB73_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB73_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB73_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB73_17;
bra.uni BB73_14;

BB73_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB73_18;

BB73_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r63, %f13;
add.s32 %r64, %r63, -1059760811;
and.b32 %r65, %r64, -8388608;
sub.s32 %r66, %r63, %r65;
mov.b32 %f76, %r66;
cvt.rn.f32.s32	%f77, %r65;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r63, 2139095040;
@%p15 bra BB73_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB73_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB73_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r67, %r11, %r30;
mul.wide.u32 %rd30, %r67, 4;
add.s64 %rd31, %rd4, %rd30;
st.global.f32 [%rd31], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p17, %r77, %r31;
@%p17 bra BB73_4;

BB73_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot74[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<137>;
.reg .b32 %r<104>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot74;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd14, %r95, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r102, %r62, %r63, %r64;
setp.ge.u32	%p3, %r102, %r44;
@%p3 bra BB74_20;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;

BB74_4:
mov.u32 %r97, %r102;
mov.u32 %r14, %r97;
mul.hi.u32 %r15, %r14, %r48;
ld.local.u32 %r16, [%rd1+208];
add.s32 %r96, %r16, -1;
mov.u32 %r103, 0;
setp.lt.s32	%p4, %r96, 1;
mov.u32 %r100, %r14;
@%p4 bra BB74_7;

mul.wide.s32 %rd18, %r16, 4;
add.s64 %rd31, %rd1, %rd18;
mov.u32 %r103, 0;
mov.u32 %r101, %r14;

BB74_6:
ld.local.u32 %r67, [%rd31+4];
rem.u32 %r68, %r101, %r67;
ld.local.u32 %r69, [%rd31+104];
mad.lo.s32 %r103, %r69, %r68, %r103;
div.u32 %r101, %r101, %r67;
add.s64 %rd31, %rd31, -4;
add.s32 %r96, %r96, -1;
setp.gt.s32	%p5, %r96, 0;
mov.u32 %r99, %r101;
mov.u32 %r100, %r99;
@%p5 bra BB74_6;

BB74_7:
mov.u32 %r24, %r100;
add.s32 %r70, %r15, %r14;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r14, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd19, %r75, 4;
add.s64 %rd9, %rd4, %rd19;
ld.local.u32 %r76, [%rd1+108];
mad.lo.s32 %r77, %r76, %r24, %r103;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r77, 4;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r26, %r14, %r56;
ld.global.f32 %f132, [%rd9];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB74_9;
bra.uni BB74_8;

BB74_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T218;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r78, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r78;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd9];

BB74_9:
ld.f32 %f4, [%rd10];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB74_13;
bra.uni BB74_10;

BB74_13:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB74_14;

BB74_10:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r79, %f5;
add.s32 %r80, %r79, -1059760811;
and.b32 %r81, %r80, -8388608;
sub.s32 %r82, %r79, %r81;
mov.b32 %f22, %r82;
cvt.rn.f32.s32	%f23, %r81;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r79, 2139095040;
@%p11 bra BB74_12;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB74_12:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB74_14:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB74_18;
bra.uni BB74_15;

BB74_18:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB74_19;

BB74_15:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r83, %f13;
add.s32 %r84, %r83, -1059760811;
and.b32 %r85, %r84, -8388608;
sub.s32 %r86, %r83, %r85;
mov.b32 %f76, %r86;
cvt.rn.f32.s32	%f77, %r85;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r83, 2139095040;
@%p15 bra BB74_17;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB74_17:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB74_19:
add.s32 %r87, %r26, %r14;
shr.u32 %r88, %r87, %r57;
mul.lo.s32 %r89, %r88, %r59;
sub.s32 %r90, %r14, %r89;
mul.lo.s32 %r91, %r90, %r55;
mad.lo.s32 %r92, %r54, %r88, %r91;
mul.wide.u32 %rd29, %r92, 4;
add.s64 %rd30, %rd5, %rd29;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd30], %f131;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r62, %r14;
setp.lt.u32	%p17, %r102, %r44;
@%p17 bra BB74_4;

BB74_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<137>;
.reg .b32 %r<109>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot75;
cvta.local.u64 %SP, %rd46;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd22, %r87, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r88, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd26, %r88, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r101, %r52, %r53, %r54;
setp.ge.u32	%p5, %r101, %r41;
@%p5 bra BB75_24;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
mul.wide.s32 %rd30, %r55, 4;
add.s64 %rd9, %rd2, %rd30;

BB75_6:
mov.u32 %r91, %r101;
mov.u32 %r12, %r91;
mov.u64 %rd44, %rd9;
mul.hi.u32 %r13, %r12, %r45;
mov.u32 %r57, 0;
mov.u32 %r108, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r12;
mov.u32 %r100, %r12;
mov.u32 %r107, %r57;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r15, %r100;
mov.u32 %r14, %r89;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r15, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r108, %r60, %r59, %r108;
div.u32 %r18, %r15, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p7, %r19, 0;
mov.u32 %r89, %r19;
mov.u32 %r99, %r18;
mov.u32 %r100, %r18;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r21, %r107;
add.s32 %r62, %r13, %r12;
shr.u32 %r63, %r62, %r46;
mul.lo.s32 %r64, %r63, %r48;
sub.s32 %r65, %r12, %r64;
mul.lo.s32 %r66, %r65, %r44;
mad.lo.s32 %r67, %r43, %r63, %r66;
mul.wide.u32 %rd31, %r67, 4;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r68, [%rd2+108];
mad.lo.s32 %r69, %r68, %r99, %r21;
ld.local.u64 %rd32, [%rd2];
mul.wide.u32 %rd33, %r69, 4;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r90, %r22, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r12;
mov.u32 %r105, %r57;
@%p8 bra BB75_11;

mul.wide.s32 %rd34, %r22, 4;
add.s64 %rd45, %rd3, %rd34;
mov.u32 %r106, 0;
mov.u32 %r98, %r12;

BB75_10:
ld.local.u32 %r71, [%rd45+4];
rem.u32 %r72, %r98, %r71;
ld.local.u32 %r73, [%rd45+104];
mad.lo.s32 %r106, %r73, %r72, %r106;
div.u32 %r98, %r98, %r71;
add.s64 %rd45, %rd45, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB75_10;

BB75_11:
ld.local.u32 %r74, [%rd3+108];
mad.lo.s32 %r75, %r74, %r97, %r105;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd18, %rd35, %rd36;
ld.global.f32 %f132, [%rd13];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB75_13;
bra.uni BB75_12;

BB75_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T218;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r76, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r76;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd13];

BB75_13:
ld.f32 %f4, [%rd14];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB75_17;
bra.uni BB75_14;

BB75_17:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB75_18;

BB75_14:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r77, %f5;
add.s32 %r78, %r77, -1059760811;
and.b32 %r79, %r78, -8388608;
sub.s32 %r80, %r77, %r79;
mov.b32 %f22, %r80;
cvt.rn.f32.s32	%f23, %r79;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r77, 2139095040;
@%p15 bra BB75_16;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB75_16:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB75_18:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB75_22;
bra.uni BB75_19;

BB75_22:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB75_23;

BB75_19:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r81, %f13;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f76, %r84;
cvt.rn.f32.s32	%f77, %r83;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r81, 2139095040;
@%p19 bra BB75_21;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB75_21:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB75_23:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd18], %f131;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r52, %r12;
setp.lt.u32	%p21, %r101, %r41;
@%p21 bra BB75_6;

BB75_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot76[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<137>;
.reg .b32 %r<56>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot76;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd14, %r45, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB76_19;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB76_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd32, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB76_6;

BB76_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB76_5;

BB76_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r50, %r54;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd10, %rd19, %rd20;
ld.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB76_8;
bra.uni BB76_7;

BB76_7:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T218;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r32, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r32;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd10];

BB76_8:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd28, %r33, 4;
add.s64 %rd29, %rd4, %rd28;
ld.global.f32 %f4, [%rd29];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB76_12;
bra.uni BB76_9;

BB76_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB76_13;

BB76_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r34, %f5;
add.s32 %r35, %r34, -1059760811;
and.b32 %r36, %r35, -8388608;
sub.s32 %r37, %r34, %r36;
mov.b32 %f22, %r37;
cvt.rn.f32.s32	%f23, %r36;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r34, 2139095040;
@%p11 bra BB76_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB76_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB76_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB76_17;
bra.uni BB76_14;

BB76_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB76_18;

BB76_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r38, %f13;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f76, %r41;
cvt.rn.f32.s32	%f77, %r40;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r38, 2139095040;
@%p15 bra BB76_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB76_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB76_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r42, %r7, %r18;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd31, %rd5, %rd30;
st.global.f32 [%rd31], %f131;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p17, %r52, %r19;
@%p17 bra BB76_4;

BB76_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot77[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<79>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot77;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r77, %r42, %r43, %r44;
setp.ge.u32	%p3, %r77, %r32;
@%p3 bra BB77_20;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB77_4:
mov.u32 %r72, %r77;
mov.u32 %r10, %r72;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r71, %r11, -1;
mov.u32 %r78, 0;
setp.lt.s32	%p4, %r71, 1;
mov.u32 %r75, %r10;
@%p4 bra BB77_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd31, %rd1, %rd17;
mov.u32 %r78, 0;
mov.u32 %r76, %r10;

BB77_6:
ld.local.u32 %r47, [%rd31+4];
rem.u32 %r48, %r76, %r47;
ld.local.u32 %r49, [%rd31+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r76, %r76, %r47;
add.s64 %rd31, %rd31, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p5, %r71, 0;
mov.u32 %r74, %r76;
mov.u32 %r75, %r74;
@%p5 bra BB77_6;

BB77_7:
mov.u32 %r19, %r75;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r78;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r51, 4;
add.s64 %rd9, %rd18, %rd19;
mul.hi.u32 %r21, %r10, %r36;
ld.f32 %f132, [%rd9];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB77_9;
bra.uni BB77_8;

BB77_8:
mov.u64 %rd20, $str;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, $str1;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, __T218;
cvta.global.u64 %rd25, %rd24;
mov.u32 %r52, 57;
mov.u64 %rd26, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd21;
.param .b64 param1;
st.param.b64	[param1+0], %rd23;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd25;
.param .b64 param4;
st.param.b64	[param4+0], %rd26;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd9];

BB77_9:
mul.lo.s32 %r53, %r10, %r23;
mul.wide.u32 %rd27, %r53, 4;
add.s64 %rd28, %rd4, %rd27;
ld.global.f32 %f4, [%rd28];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB77_13;
bra.uni BB77_10;

BB77_13:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB77_14;

BB77_10:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r54, %f5;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f22, %r57;
cvt.rn.f32.s32	%f23, %r56;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r54, 2139095040;
@%p11 bra BB77_12;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB77_12:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB77_14:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB77_18;
bra.uni BB77_15;

BB77_18:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB77_19;

BB77_15:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r58, %f13;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f76, %r61;
cvt.rn.f32.s32	%f77, %r60;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r58, 2139095040;
@%p15 bra BB77_17;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB77_17:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB77_19:
add.s32 %r62, %r21, %r10;
shr.u32 %r63, %r62, %r37;
mul.lo.s32 %r64, %r63, %r39;
sub.s32 %r65, %r10, %r64;
mul.lo.s32 %r66, %r65, %r35;
mad.lo.s32 %r67, %r34, %r63, %r66;
mul.wide.u32 %rd29, %r67, 4;
add.s64 %rd30, %rd5, %rd29;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd30], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r42, %r10;
setp.lt.u32	%p17, %r77, %r32;
@%p17 bra BB77_4;

BB77_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot78[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot78;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd22, %r62, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r63, 0;
@%p1 bra BB78_4;

BB78_3:
mul.wide.s32 %rd26, %r63, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB78_3;

BB78_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r76, %r32, %r33, %r34;
setp.ge.u32	%p5, %r76, %r29;
@%p5 bra BB78_24;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd9, %rd2, %rd30;

BB78_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r83, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r37;
@%p6 bra BB78_8;

BB78_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r83, %r40, %r39, %r83;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB78_7;

BB78_8:
mov.u32 %r16, %r82;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r74, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r37;
@%p8 bra BB78_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd45, %rd3, %rd33;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB78_10:
ld.local.u32 %r45, [%rd45+4];
rem.u32 %r46, %r73, %r45;
ld.local.u32 %r47, [%rd45+104];
mad.lo.s32 %r81, %r47, %r46, %r81;
div.u32 %r73, %r73, %r45;
add.s64 %rd45, %rd45, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB78_10;

BB78_11:
mul.lo.s32 %r48, %r8, %r28;
mul.wide.u32 %rd34, %r48, 4;
add.s64 %rd17, %rd8, %rd34;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r72, %r80;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd18, %rd35, %rd36;
ld.f32 %f132, [%rd13];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB78_13;
bra.uni BB78_12;

BB78_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T218;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r51, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r51;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd13];

BB78_13:
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB78_17;
bra.uni BB78_14;

BB78_17:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB78_18;

BB78_14:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r52, %f5;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f22, %r55;
cvt.rn.f32.s32	%f23, %r54;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r52, 2139095040;
@%p15 bra BB78_16;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB78_16:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB78_18:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB78_22;
bra.uni BB78_19;

BB78_22:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB78_23;

BB78_19:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r56, %f13;
add.s32 %r57, %r56, -1059760811;
and.b32 %r58, %r57, -8388608;
sub.s32 %r59, %r56, %r58;
mov.b32 %f76, %r59;
cvt.rn.f32.s32	%f77, %r58;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r56, 2139095040;
@%p19 bra BB78_21;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB78_21:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB78_23:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd18], %f131;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r32, %r8;
setp.lt.u32	%p21, %r76, %r29;
@%p21 bra BB78_6;

BB78_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot79[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<81>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot79;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB79_19;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB79_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd32, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB79_6;

BB79_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r16, %r13, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB79_5;

BB79_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r75, %r79;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r51, 4;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r20, %r11, %r35;
ld.f32 %f132, [%rd10];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB79_8;
bra.uni BB79_7;

BB79_7:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T218;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r52, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd10];

BB79_8:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd28, %r58, 4;
add.s64 %rd29, %rd5, %rd28;
ld.global.f32 %f4, [%rd29];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB79_12;
bra.uni BB79_9;

BB79_12:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB79_13;

BB79_9:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r59, %f5;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f22, %r62;
cvt.rn.f32.s32	%f23, %r61;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r59, 2139095040;
@%p11 bra BB79_11;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB79_11:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB79_13:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB79_17;
bra.uni BB79_14;

BB79_17:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB79_18;

BB79_14:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r63, %f13;
add.s32 %r64, %r63, -1059760811;
and.b32 %r65, %r64, -8388608;
sub.s32 %r66, %r63, %r65;
mov.b32 %f76, %r66;
cvt.rn.f32.s32	%f77, %r65;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r63, 2139095040;
@%p15 bra BB79_16;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB79_16:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB79_18:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r67, %r11, %r30;
mul.wide.u32 %rd30, %r67, 4;
add.s64 %rd31, %rd4, %rd30;
st.global.f32 [%rd31], %f131;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p17, %r77, %r31;
@%p17 bra BB79_4;

BB79_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<137>;
.reg .b32 %r<104>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot80;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd13, %r95, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r102, %r62, %r63, %r64;
setp.ge.u32	%p3, %r102, %r44;
@%p3 bra BB80_20;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB80_4:
mov.u32 %r97, %r102;
mov.u32 %r14, %r97;
ld.local.u32 %r15, [%rd1+208];
add.s32 %r96, %r15, -1;
mov.u32 %r103, 0;
setp.lt.s32	%p4, %r96, 1;
mov.u32 %r100, %r14;
@%p4 bra BB80_7;

mul.wide.s32 %rd17, %r15, 4;
add.s64 %rd31, %rd1, %rd17;
mov.u32 %r103, 0;
mov.u32 %r101, %r14;

BB80_6:
ld.local.u32 %r67, [%rd31+4];
rem.u32 %r68, %r101, %r67;
ld.local.u32 %r69, [%rd31+104];
mad.lo.s32 %r103, %r69, %r68, %r103;
div.u32 %r101, %r101, %r67;
add.s64 %rd31, %rd31, -4;
add.s32 %r96, %r96, -1;
setp.gt.s32	%p5, %r96, 0;
mov.u32 %r99, %r101;
mov.u32 %r100, %r99;
@%p5 bra BB80_6;

BB80_7:
mov.u32 %r23, %r100;
ld.local.u32 %r70, [%rd1+108];
mad.lo.s32 %r71, %r70, %r23, %r103;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r71, 4;
add.s64 %rd9, %rd18, %rd19;
mul.hi.u32 %r25, %r14, %r48;
mul.hi.u32 %r26, %r14, %r56;
ld.f32 %f132, [%rd9];
setp.ltu.f32	%p6, %f132, 0f00000000;
setp.gtu.f32	%p7, %f132, 0f3F800000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB80_9;
bra.uni BB80_8;

BB80_8:
mov.u64 %rd20, $str;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, $str1;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, __T218;
cvta.global.u64 %rd25, %rd24;
mov.u32 %r72, 57;
mov.u64 %rd26, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd21;
.param .b64 param1;
st.param.b64	[param1+0], %rd23;
.param .b32 param2;
st.param.b32	[param2+0], %r72;
.param .b64 param3;
st.param.b64	[param3+0], %rd25;
.param .b64 param4;
st.param.b64	[param4+0], %rd26;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd9];

BB80_9:
add.s32 %r73, %r25, %r14;
shr.u32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r51;
sub.s32 %r76, %r14, %r75;
mul.lo.s32 %r77, %r76, %r47;
mad.lo.s32 %r78, %r46, %r74, %r77;
mul.wide.u32 %rd27, %r78, 4;
add.s64 %rd28, %rd4, %rd27;
ld.global.f32 %f4, [%rd28];
setp.eq.f32	%p9, %f132, 0f00000000;
@%p9 bra BB80_13;
bra.uni BB80_10;

BB80_13:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB80_14;

BB80_10:
setp.lt.f32	%p10, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p10;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r79, %f5;
add.s32 %r80, %r79, -1059760811;
and.b32 %r81, %r80, -8388608;
sub.s32 %r82, %r79, %r81;
mov.b32 %f22, %r82;
cvt.rn.f32.s32	%f23, %r81;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p11, %r79, 2139095040;
@%p11 bra BB80_12;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB80_12:
setp.eq.f32	%p12, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p12;

BB80_14:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p13, %f12, 0f00000000;
@%p13 bra BB80_18;
bra.uni BB80_15;

BB80_18:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB80_19;

BB80_15:
setp.lt.f32	%p14, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p14;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r83, %f13;
add.s32 %r84, %r83, -1059760811;
and.b32 %r85, %r84, -8388608;
sub.s32 %r86, %r83, %r85;
mov.b32 %f76, %r86;
cvt.rn.f32.s32	%f77, %r85;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p15, %r83, 2139095040;
@%p15 bra BB80_17;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB80_17:
setp.eq.f32	%p16, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p16;

BB80_19:
add.s32 %r87, %r26, %r14;
shr.u32 %r88, %r87, %r57;
mul.lo.s32 %r89, %r88, %r59;
sub.s32 %r90, %r14, %r89;
mul.lo.s32 %r91, %r90, %r55;
mad.lo.s32 %r92, %r54, %r88, %r91;
mul.wide.u32 %rd29, %r92, 4;
add.s64 %rd30, %rd5, %rd29;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd30], %f131;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r62, %r14;
setp.lt.u32	%p17, %r102, %r44;
@%p17 bra BB80_4;

BB80_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot81[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<137>;
.reg .b32 %r<109>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot81;
cvta.local.u64 %SP, %rd46;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd22, %r87, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r88, 0;
@%p1 bra BB81_4;

BB81_3:
mul.wide.s32 %rd26, %r88, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB81_3;

BB81_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r101, %r52, %r53, %r54;
setp.ge.u32	%p5, %r101, %r41;
@%p5 bra BB81_24;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
mul.wide.s32 %rd30, %r55, 4;
add.s64 %rd9, %rd2, %rd30;

BB81_6:
mov.u32 %r91, %r101;
mov.u32 %r12, %r91;
mov.u64 %rd44, %rd9;
mov.u32 %r57, 0;
mov.u32 %r108, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r12;
mov.u32 %r100, %r12;
mov.u32 %r107, %r57;
@%p6 bra BB81_8;

BB81_7:
mov.u32 %r14, %r100;
mov.u32 %r13, %r89;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r14, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r108, %r60, %r59, %r108;
div.u32 %r17, %r14, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r89, %r18;
mov.u32 %r99, %r17;
mov.u32 %r100, %r17;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB81_7;

BB81_8:
mov.u32 %r20, %r107;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r99, %r20;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r63, 4;
add.s64 %rd13, %rd31, %rd32;
mul.hi.u32 %r21, %r12, %r45;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r90, %r22, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r12;
mov.u32 %r105, %r57;
@%p8 bra BB81_11;

mul.wide.s32 %rd33, %r22, 4;
add.s64 %rd45, %rd3, %rd33;
mov.u32 %r106, 0;
mov.u32 %r98, %r12;

BB81_10:
ld.local.u32 %r65, [%rd45+4];
rem.u32 %r66, %r98, %r65;
ld.local.u32 %r67, [%rd45+104];
mad.lo.s32 %r106, %r67, %r66, %r106;
div.u32 %r98, %r98, %r65;
add.s64 %rd45, %rd45, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB81_10;

BB81_11:
add.s32 %r68, %r21, %r12;
shr.u32 %r69, %r68, %r46;
mul.lo.s32 %r70, %r69, %r48;
sub.s32 %r71, %r12, %r70;
mul.lo.s32 %r72, %r71, %r44;
mad.lo.s32 %r73, %r43, %r69, %r72;
mul.wide.u32 %rd34, %r73, 4;
add.s64 %rd17, %rd8, %rd34;
ld.local.u32 %r74, [%rd3+108];
mad.lo.s32 %r75, %r74, %r97, %r105;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd18, %rd35, %rd36;
ld.f32 %f132, [%rd13];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB81_13;
bra.uni BB81_12;

BB81_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T218;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r76, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r76;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd13];

BB81_13:
ld.global.f32 %f4, [%rd17];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB81_17;
bra.uni BB81_14;

BB81_17:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB81_18;

BB81_14:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r77, %f5;
add.s32 %r78, %r77, -1059760811;
and.b32 %r79, %r78, -8388608;
sub.s32 %r80, %r77, %r79;
mov.b32 %f22, %r80;
cvt.rn.f32.s32	%f23, %r79;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r77, 2139095040;
@%p15 bra BB81_16;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB81_16:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB81_18:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB81_22;
bra.uni BB81_19;

BB81_22:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB81_23;

BB81_19:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r81, %f13;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f76, %r84;
cvt.rn.f32.s32	%f77, %r83;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r81, 2139095040;
@%p19 bra BB81_21;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB81_21:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB81_23:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd18], %f131;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r52, %r12;
setp.lt.u32	%p21, %r101, %r41;
@%p21 bra BB81_6;

BB81_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot82[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<137>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot82;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd21, %r62, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r63, 0;
@%p1 bra BB82_4;

BB82_3:
mul.wide.s32 %rd25, %r63, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB82_3;

BB82_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r76, %r32, %r33, %r34;
setp.ge.u32	%p5, %r76, %r29;
@%p5 bra BB82_24;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB82_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r83, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r37;
@%p6 bra BB82_8;

BB82_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r83, %r40, %r39, %r83;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB82_7;

BB82_8:
mov.u32 %r16, %r82;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r74, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r37;
@%p8 bra BB82_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd45, %rd3, %rd32;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB82_10:
ld.local.u32 %r45, [%rd45+4];
rem.u32 %r46, %r73, %r45;
ld.local.u32 %r47, [%rd45+104];
mad.lo.s32 %r81, %r47, %r46, %r81;
div.u32 %r73, %r73, %r45;
add.s64 %rd45, %rd45, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB82_10;

BB82_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r72, %r80;
ld.local.u64 %rd33, [%rd3];
mul.wide.u32 %rd34, %r49, 4;
add.s64 %rd17, %rd33, %rd34;
ld.f32 %f132, [%rd13];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB82_13;
bra.uni BB82_12;

BB82_12:
mov.u64 %rd35, $str;
cvta.global.u64 %rd36, %rd35;
mov.u64 %rd37, $str1;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, __T218;
cvta.global.u64 %rd40, %rd39;
mov.u32 %r50, 57;
mov.u64 %rd41, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd36;
.param .b64 param1;
st.param.b64	[param1+0], %rd38;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd40;
.param .b64 param4;
st.param.b64	[param4+0], %rd41;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd13];

BB82_13:
ld.f32 %f4, [%rd17];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB82_17;
bra.uni BB82_14;

BB82_17:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB82_18;

BB82_14:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r51, %f5;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f22, %r54;
cvt.rn.f32.s32	%f23, %r53;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r51, 2139095040;
@%p15 bra BB82_16;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB82_16:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB82_18:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB82_22;
bra.uni BB82_19;

BB82_22:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB82_23;

BB82_19:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r55, %f13;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f76, %r58;
cvt.rn.f32.s32	%f77, %r57;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r55, 2139095040;
@%p19 bra BB82_21;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB82_21:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB82_23:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s32 %r59, %r8, %r28;
mul.wide.u32 %rd42, %r59, 4;
add.s64 %rd43, %rd8, %rd42;
st.global.f32 [%rd43], %f131;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r32, %r8;
setp.lt.u32	%p21, %r76, %r29;
@%p21 bra BB82_6;

BB82_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot83[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<137>;
.reg .b32 %r<109>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot83;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd20, %r87, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r88, 0;
@%p1 bra BB83_4;

BB83_3:
mul.wide.s32 %rd24, %r88, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB83_3;

BB83_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r101, %r53, %r54, %r55;
setp.ge.u32	%p5, %r101, %r42;
@%p5 bra BB83_25;

cvta.to.global.u64 %rd8, %rd17;

BB83_6:
mov.u32 %r91, %r101;
mov.u32 %r11, %r91;
ld.local.u32 %r12, [%rd2+208];
add.s32 %r89, %r12, -1;
mov.u32 %r56, 0;
setp.lt.s32	%p6, %r89, 1;
mov.u32 %r99, %r11;
mov.u32 %r107, %r56;
@%p6 bra BB83_9;

mul.wide.s32 %rd28, %r12, 4;
add.s64 %rd43, %rd2, %rd28;
mov.u32 %r108, 0;
mov.u32 %r100, %r11;

BB83_8:
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r100, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r108, %r60, %r59, %r108;
div.u32 %r100, %r100, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r89, %r89, -1;
setp.gt.s32	%p7, %r89, 0;
mov.u32 %r95, %r100;
mov.u32 %r99, %r95;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB83_8;

BB83_9:
mov.u32 %r21, %r107;
mov.u32 %r20, %r99;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r20, %r21;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r63, 4;
add.s64 %rd12, %rd29, %rd30;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r90, %r22, -1;
setp.lt.s32	%p8, %r90, 1;
mov.u32 %r97, %r11;
mov.u32 %r105, %r56;
@%p8 bra BB83_12;

mul.wide.s32 %rd31, %r22, 4;
add.s64 %rd44, %rd3, %rd31;
mov.u32 %r106, 0;
mov.u32 %r98, %r11;

BB83_11:
ld.local.u32 %r65, [%rd44+4];
rem.u32 %r66, %r98, %r65;
ld.local.u32 %r67, [%rd44+104];
mad.lo.s32 %r106, %r67, %r66, %r106;
div.u32 %r98, %r98, %r65;
add.s64 %rd44, %rd44, -4;
add.s32 %r90, %r90, -1;
setp.gt.s32	%p9, %r90, 0;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB83_11;

BB83_12:
ld.local.u32 %r68, [%rd3+108];
mad.lo.s32 %r69, %r68, %r97, %r105;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r69, 4;
add.s64 %rd16, %rd32, %rd33;
mul.hi.u32 %r32, %r11, %r46;
ld.f32 %f132, [%rd12];
setp.ltu.f32	%p10, %f132, 0f00000000;
setp.gtu.f32	%p11, %f132, 0f3F800000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB83_14;
bra.uni BB83_13;

BB83_13:
mov.u64 %rd34, $str;
cvta.global.u64 %rd35, %rd34;
mov.u64 %rd36, $str1;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, __T218;
cvta.global.u64 %rd39, %rd38;
mov.u32 %r70, 57;
mov.u64 %rd40, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
.param .b64 param1;
st.param.b64	[param1+0], %rd37;
.param .b32 param2;
st.param.b32	[param2+0], %r70;
.param .b64 param3;
st.param.b64	[param3+0], %rd39;
.param .b64 param4;
st.param.b64	[param4+0], %rd40;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd12];

BB83_14:
ld.f32 %f4, [%rd16];
setp.eq.f32	%p13, %f132, 0f00000000;
@%p13 bra BB83_18;
bra.uni BB83_15;

BB83_18:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB83_19;

BB83_15:
setp.lt.f32	%p14, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p14;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r71, %f5;
add.s32 %r72, %r71, -1059760811;
and.b32 %r73, %r72, -8388608;
sub.s32 %r74, %r71, %r73;
mov.b32 %f22, %r74;
cvt.rn.f32.s32	%f23, %r73;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p15, %r71, 2139095040;
@%p15 bra BB83_17;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB83_17:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p16;

BB83_19:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB83_23;
bra.uni BB83_20;

BB83_23:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB83_24;

BB83_20:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p18;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r75, %f13;
add.s32 %r76, %r75, -1059760811;
and.b32 %r77, %r76, -8388608;
sub.s32 %r78, %r75, %r77;
mov.b32 %f76, %r78;
cvt.rn.f32.s32	%f77, %r77;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p19, %r75, 2139095040;
@%p19 bra BB83_22;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB83_22:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p20;

BB83_24:
add.s32 %r79, %r32, %r11;
shr.u32 %r80, %r79, %r47;
mul.lo.s32 %r81, %r80, %r49;
sub.s32 %r82, %r11, %r81;
mul.lo.s32 %r83, %r82, %r45;
mad.lo.s32 %r84, %r44, %r80, %r83;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd42, %rd8, %rd41;
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.global.f32 [%rd42], %f131;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r53, %r11;
setp.lt.u32	%p21, %r101, %r42;
@%p21 bra BB83_6;

BB83_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot84[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<26>;
.reg .f32 %f<137>;
.reg .b32 %r<112>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot84;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
add.u64 %rd26, %SP, 216;
cvta.to.local.u64 %rd4, %rd26;
add.u64 %rd27, %SP, 432;
cvta.to.local.u64 %rd5, %rd27;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd6, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r80, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd32, %r80, 8;
add.s64 %rd33, %rd1, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd4, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r81, 0;
@%p1 bra BB84_6;

BB84_5:
mul.wide.s32 %rd36, %r81, 8;
add.s64 %rd37, %rd2, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd5, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p6, %r81, 27;
@%p6 bra BB84_5;

BB84_6:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r100, %r43, %r44, %r45;
setp.ge.u32	%p7, %r100, %r39;
@%p7 bra BB84_29;

ld.local.u32 %r46, [%rd3+208];
add.s32 %r8, %r46, -1;
mul.wide.s32 %rd40, %r46, 4;
add.s64 %rd12, %rd3, %rd40;

BB84_8:
mov.u32 %r85, %r100;
mov.u32 %r9, %r85;
mov.u64 %rd56, %rd12;
mov.u32 %r48, 0;
mov.u32 %r111, %r48;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r82, %r8;
mov.u32 %r98, %r9;
mov.u32 %r99, %r9;
mov.u32 %r110, %r48;
@%p8 bra BB84_10;

BB84_9:
mov.u32 %r11, %r99;
mov.u32 %r10, %r82;
ld.local.u32 %r49, [%rd56+4];
rem.u32 %r50, %r11, %r49;
ld.local.u32 %r51, [%rd56+104];
mad.lo.s32 %r111, %r51, %r50, %r111;
div.u32 %r14, %r11, %r49;
add.s64 %rd56, %rd56, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r82, %r15;
mov.u32 %r98, %r14;
mov.u32 %r99, %r14;
mov.u32 %r101, %r111;
mov.u32 %r110, %r101;
@%p9 bra BB84_9;

BB84_10:
mov.u32 %r17, %r110;
ld.local.u32 %r53, [%rd3+108];
mad.lo.s32 %r54, %r53, %r98, %r17;
ld.local.u64 %rd41, [%rd3];
mul.wide.u32 %rd42, %r54, 4;
add.s64 %rd16, %rd41, %rd42;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r83, %r18, -1;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r96, %r9;
mov.u32 %r108, %r48;
@%p10 bra BB84_13;

mul.wide.s32 %rd43, %r18, 4;
add.s64 %rd57, %rd4, %rd43;
mov.u32 %r109, 0;
mov.u32 %r97, %r9;

BB84_12:
ld.local.u32 %r56, [%rd57+4];
rem.u32 %r57, %r97, %r56;
ld.local.u32 %r58, [%rd57+104];
mad.lo.s32 %r109, %r58, %r57, %r109;
div.u32 %r97, %r97, %r56;
add.s64 %rd57, %rd57, -4;
add.s32 %r83, %r83, -1;
setp.gt.s32	%p11, %r83, 0;
mov.u32 %r96, %r97;
mov.u32 %r108, %r109;
@%p11 bra BB84_12;

BB84_13:
ld.local.u32 %r60, [%rd4+108];
mad.lo.s32 %r61, %r60, %r96, %r108;
ld.local.u64 %rd44, [%rd4];
mul.wide.u32 %rd45, %r61, 4;
add.s64 %rd20, %rd44, %rd45;
ld.local.u32 %r28, [%rd5+208];
add.s32 %r84, %r28, -1;
setp.lt.s32	%p12, %r84, 1;
mov.u32 %r94, %r9;
mov.u32 %r106, %r48;
@%p12 bra BB84_16;

mul.wide.s32 %rd46, %r28, 4;
add.s64 %rd58, %rd5, %rd46;
mov.u32 %r107, 0;
mov.u32 %r95, %r9;

BB84_15:
ld.local.u32 %r63, [%rd58+4];
rem.u32 %r64, %r95, %r63;
ld.local.u32 %r65, [%rd58+104];
mad.lo.s32 %r107, %r65, %r64, %r107;
div.u32 %r95, %r95, %r63;
add.s64 %rd58, %rd58, -4;
add.s32 %r84, %r84, -1;
setp.gt.s32	%p13, %r84, 0;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p13 bra BB84_15;

BB84_16:
ld.local.u32 %r66, [%rd5+108];
mad.lo.s32 %r67, %r66, %r94, %r106;
ld.local.u64 %rd47, [%rd5];
mul.wide.u32 %rd48, %r67, 4;
add.s64 %rd24, %rd47, %rd48;
ld.f32 %f132, [%rd16];
setp.ltu.f32	%p14, %f132, 0f00000000;
setp.gtu.f32	%p15, %f132, 0f3F800000;
or.pred %p16, %p14, %p15;
@!%p16 bra BB84_18;
bra.uni BB84_17;

BB84_17:
mov.u64 %rd49, $str;
cvta.global.u64 %rd50, %rd49;
mov.u64 %rd51, $str1;
cvta.global.u64 %rd52, %rd51;
mov.u64 %rd53, __T218;
cvta.global.u64 %rd54, %rd53;
mov.u32 %r68, 57;
mov.u64 %rd55, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd50;
.param .b64 param1;
st.param.b64	[param1+0], %rd52;
.param .b32 param2;
st.param.b32	[param2+0], %r68;
.param .b64 param3;
st.param.b64	[param3+0], %rd54;
.param .b64 param4;
st.param.b64	[param4+0], %rd55;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd16];

BB84_18:
ld.f32 %f4, [%rd20];
setp.eq.f32	%p17, %f132, 0f00000000;
@%p17 bra BB84_22;
bra.uni BB84_19;

BB84_22:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB84_23;

BB84_19:
setp.lt.f32	%p18, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p18;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r69, %f5;
add.s32 %r70, %r69, -1059760811;
and.b32 %r71, %r70, -8388608;
sub.s32 %r72, %r69, %r71;
mov.b32 %f22, %r72;
cvt.rn.f32.s32	%f23, %r71;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p19, %r69, 2139095040;
@%p19 bra BB84_21;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB84_21:
setp.eq.f32	%p20, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p20;

BB84_23:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p21, %f12, 0f00000000;
@%p21 bra BB84_27;
bra.uni BB84_24;

BB84_27:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB84_28;

BB84_24:
setp.lt.f32	%p22, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p22;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p22;
mov.b32 %r73, %f13;
add.s32 %r74, %r73, -1059760811;
and.b32 %r75, %r74, -8388608;
sub.s32 %r76, %r73, %r75;
mov.b32 %f76, %r76;
cvt.rn.f32.s32	%f77, %r75;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p23, %r73, 2139095040;
@%p23 bra BB84_26;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB84_26:
setp.eq.f32	%p24, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p24;

BB84_28:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd24], %f131;
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r100, %r78, %r43, %r9;
setp.lt.u32	%p25, %r100, %r39;
@%p25 bra BB84_8;

BB84_29:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<14>;
.reg .f32 %f<137>;
.reg .b32 %r<15>;
.reg .b64 %rd<37>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
mul.wide.u32 %rd18, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd36, %rd18, %rd19;
setp.ge.u64	%p1, %rd36, %rd17;
@%p1 bra BB85_15;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd6, %rd15;

BB85_2:
mul.lo.s64 %rd20, %rd36, %rd12;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd9, %rd2, %rd21;
ld.global.f32 %f132, [%rd9];
setp.ltu.f32	%p2, %f132, 0f00000000;
setp.gtu.f32	%p3, %f132, 0f3F800000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB85_4;
bra.uni BB85_3;

BB85_3:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T218;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r4, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r4;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f32 %f132, [%rd9];

BB85_4:
mul.lo.s64 %rd29, %rd36, %rd14;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd31, %rd4, %rd30;
ld.global.f32 %f4, [%rd31];
setp.eq.f32	%p5, %f132, 0f00000000;
@%p5 bra BB85_8;
bra.uni BB85_5;

BB85_8:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB85_9;

BB85_5:
setp.lt.f32	%p6, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p6;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r5, %f5;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f22, %r8;
cvt.rn.f32.s32	%f23, %r7;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p7, %r5, 2139095040;
@%p7 bra BB85_7;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB85_7:
setp.eq.f32	%p8, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p8;

BB85_9:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p9, %f12, 0f00000000;
@%p9 bra BB85_13;
bra.uni BB85_10;

BB85_13:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB85_14;

BB85_10:
setp.lt.f32	%p10, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p10;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r9, %f13;
add.s32 %r10, %r9, -1059760811;
and.b32 %r11, %r10, -8388608;
sub.s32 %r12, %r9, %r11;
mov.b32 %f76, %r12;
cvt.rn.f32.s32	%f77, %r11;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p11, %r9, 2139095040;
@%p11 bra BB85_12;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB85_12:
setp.eq.f32	%p12, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p12;

BB85_14:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
mul.lo.s64 %rd32, %rd36, %rd16;
shl.b64 %rd33, %rd32, 2;
add.s64 %rd34, %rd6, %rd33;
st.global.f32 [%rd34], %f131;
mov.u32 %r13, %nctaid.x;
mul.wide.u32 %rd35, %r13, %r2;
add.s64 %rd36, %rd35, %rd36;
setp.lt.u64	%p13, %rd36, %rd17;
@%p13 bra BB85_2;

BB85_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot86[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<29>;
.reg .f32 %f<137>;
.reg .b32 %r<54>;
.reg .b64 %rd<169>;


mov.u64 %rd168, __local_depot86;
cvta.local.u64 %SP, %rd168;
ld.param.u64 %rd67, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd68, %SP, 0;
cvta.to.local.u64 %rd3, %rd68;
add.u64 %rd69, %SP, 416;
cvta.to.local.u64 %rd4, %rd69;
add.u64 %rd70, %SP, 832;
cvta.to.local.u64 %rd5, %rd70;
mov.u32 %r48, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd71, %r48, 8;
add.s64 %rd72, %rd6, %rd71;
ld.param.u64 %rd73, [%rd72];
add.s64 %rd74, %rd3, %rd71;
st.local.u64 [%rd74], %rd73;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p2, %r48, 52;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r49, 0;
@%p1 bra BB86_4;

BB86_3:
mul.wide.s32 %rd75, %r49, 8;
add.s64 %rd76, %rd1, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd4, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p4, %r49, 52;
@%p4 bra BB86_3;

BB86_4:
mov.u32 %r50, 0;
@%p1 bra BB86_6;

BB86_5:
mul.wide.s32 %rd79, %r50, 8;
add.s64 %rd80, %rd2, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd5, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p6, %r50, 52;
@%p6 bra BB86_5;

BB86_6:
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd83, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd84, %r23;
add.s64 %rd156, %rd83, %rd84;
setp.ge.u64	%p7, %rd156, %rd67;
@%p7 bra BB86_38;

ld.local.u32 %r24, [%rd3+408];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd85, %r24, 8;
add.s64 %rd13, %rd3, %rd85;

BB86_8:
mov.u64 %rd135, %rd156;
mov.u64 %rd14, %rd135;
mov.u64 %rd129, %rd13;
mov.u64 %rd87, 0;
mov.u64 %rd167, %rd87;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r51, %r7;
mov.u64 %rd153, %rd14;
mov.u64 %rd154, %rd14;
mov.u64 %rd166, %rd87;
@%p8 bra BB86_13;

BB86_9:
mov.u64 %rd17, %rd154;
mov.u32 %r8, %r51;
ld.local.u64 %rd20, [%rd129];
or.b64 %rd88, %rd17, %rd20;
and.b64 %rd89, %rd88, -4294967296;
setp.eq.s64	%p9, %rd89, 0;
@%p9 bra BB86_11;
bra.uni BB86_10;

BB86_11:
cvt.u32.u64	%r25, %rd20;
cvt.u32.u64	%r26, %rd17;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd155, %r27;
cvt.u64.u32	%rd130, %r28;
bra.uni BB86_12;

BB86_10:
div.u64 %rd155, %rd17, %rd20;
rem.u64 %rd130, %rd17, %rd20;

BB86_12:
mov.u64 %rd25, %rd155;
ld.local.u64 %rd90, [%rd129+200];
mul.lo.s64 %rd91, %rd90, %rd130;
add.s64 %rd167, %rd91, %rd167;
add.s64 %rd129, %rd129, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r51, %r9;
mov.u64 %rd153, %rd25;
mov.u64 %rd154, %rd25;
mov.u64 %rd157, %rd167;
mov.u64 %rd166, %rd157;
@%p10 bra BB86_9;

BB86_13:
mov.u64 %rd30, %rd166;
ld.local.u64 %rd93, [%rd3+208];
mul.lo.s64 %rd94, %rd93, %rd153;
add.s64 %rd95, %rd94, %rd30;
ld.local.u64 %rd96, [%rd3];
shl.b64 %rd97, %rd95, 2;
add.s64 %rd31, %rd96, %rd97;
ld.local.u32 %r10, [%rd4+408];
add.s32 %r52, %r10, -1;
setp.lt.s32	%p11, %r52, 1;
mov.u64 %rd150, %rd14;
mov.u64 %rd164, %rd87;
@%p11 bra BB86_19;

mul.wide.s32 %rd99, %r10, 8;
add.s64 %rd131, %rd4, %rd99;
mov.u64 %rd165, 0;
mov.u64 %rd151, %rd14;

BB86_15:
ld.local.u64 %rd37, [%rd131];
or.b64 %rd100, %rd151, %rd37;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p12, %rd101, 0;
@%p12 bra BB86_17;
bra.uni BB86_16;

BB86_17:
cvt.u32.u64	%r29, %rd37;
cvt.u32.u64	%r30, %rd151;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd152, %r31;
cvt.u64.u32	%rd132, %r32;
bra.uni BB86_18;

BB86_16:
div.u64 %rd152, %rd151, %rd37;
rem.u64 %rd132, %rd151, %rd37;

BB86_18:
mov.u64 %rd151, %rd152;
ld.local.u64 %rd102, [%rd131+200];
mul.lo.s64 %rd103, %rd102, %rd132;
add.s64 %rd165, %rd103, %rd165;
add.s64 %rd131, %rd131, -8;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p13, %r52, 0;
mov.u64 %rd150, %rd151;
mov.u64 %rd164, %rd165;
@%p13 bra BB86_15;

BB86_19:
ld.local.u64 %rd105, [%rd4+208];
mul.lo.s64 %rd106, %rd105, %rd150;
add.s64 %rd107, %rd106, %rd164;
ld.local.u64 %rd108, [%rd4];
shl.b64 %rd109, %rd107, 2;
add.s64 %rd48, %rd108, %rd109;
ld.local.u32 %r14, [%rd5+408];
add.s32 %r53, %r14, -1;
setp.lt.s32	%p14, %r53, 1;
mov.u64 %rd147, %rd14;
mov.u64 %rd162, %rd87;
@%p14 bra BB86_25;

mul.wide.s32 %rd111, %r14, 8;
add.s64 %rd133, %rd5, %rd111;
mov.u64 %rd163, 0;
mov.u64 %rd148, %rd14;

BB86_21:
ld.local.u64 %rd54, [%rd133];
or.b64 %rd112, %rd148, %rd54;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p15, %rd113, 0;
@%p15 bra BB86_23;
bra.uni BB86_22;

BB86_23:
cvt.u32.u64	%r33, %rd54;
cvt.u32.u64	%r34, %rd148;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd149, %r35;
cvt.u64.u32	%rd134, %r36;
bra.uni BB86_24;

BB86_22:
div.u64 %rd149, %rd148, %rd54;
rem.u64 %rd134, %rd148, %rd54;

BB86_24:
mov.u64 %rd148, %rd149;
ld.local.u64 %rd114, [%rd133+200];
mul.lo.s64 %rd115, %rd114, %rd134;
add.s64 %rd163, %rd115, %rd163;
add.s64 %rd133, %rd133, -8;
add.s32 %r53, %r53, -1;
setp.gt.s32	%p16, %r53, 0;
mov.u64 %rd147, %rd148;
mov.u64 %rd162, %rd163;
@%p16 bra BB86_21;

BB86_25:
ld.local.u64 %rd116, [%rd5+208];
mul.lo.s64 %rd117, %rd116, %rd147;
add.s64 %rd118, %rd117, %rd162;
ld.local.u64 %rd119, [%rd5];
shl.b64 %rd120, %rd118, 2;
add.s64 %rd65, %rd119, %rd120;
ld.f32 %f132, [%rd31];
setp.ltu.f32	%p17, %f132, 0f00000000;
setp.gtu.f32	%p18, %f132, 0f3F800000;
or.pred %p19, %p17, %p18;
@!%p19 bra BB86_27;
bra.uni BB86_26;

BB86_26:
mov.u64 %rd121, $str;
cvta.global.u64 %rd122, %rd121;
mov.u64 %rd123, $str1;
cvta.global.u64 %rd124, %rd123;
mov.u64 %rd125, __T218;
cvta.global.u64 %rd126, %rd125;
mov.u32 %r37, 57;
mov.u64 %rd127, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd122;
.param .b64 param1;
st.param.b64	[param1+0], %rd124;
.param .b32 param2;
st.param.b32	[param2+0], %r37;
.param .b64 param3;
st.param.b64	[param3+0], %rd126;
.param .b64 param4;
st.param.b64	[param4+0], %rd127;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f32 %f132, [%rd31];

BB86_27:
ld.f32 %f4, [%rd48];
setp.eq.f32	%p20, %f132, 0f00000000;
@%p20 bra BB86_31;
bra.uni BB86_28;

BB86_31:
mov.f32 %f48, 0f00000000;
mov.f32 %f49, 0f34000000;
mov.f32 %f50, 0fCDA00000;
fma.rn.f32 %f51, %f50, %f49, %f48;
mov.f32 %f52, 0f3E1039F6;
mov.f32 %f53, 0f3DCBCCC0;
mov.f32 %f54, 0fBE055027;
fma.rn.f32 %f55, %f54, %f53, %f52;
mov.f32 %f56, 0fBDF8CDCC;
fma.rn.f32 %f57, %f55, %f53, %f56;
mov.f32 %f58, 0f3E0F2955;
fma.rn.f32 %f59, %f57, %f53, %f58;
mov.f32 %f60, 0fBE2AD8B9;
fma.rn.f32 %f61, %f59, %f53, %f60;
mov.f32 %f62, 0f3E4CED0B;
fma.rn.f32 %f63, %f61, %f53, %f62;
mov.f32 %f64, 0fBE7FFF22;
fma.rn.f32 %f65, %f63, %f53, %f64;
mov.f32 %f66, 0f3EAAAA78;
fma.rn.f32 %f67, %f65, %f53, %f66;
mov.f32 %f68, 0fBF000000;
fma.rn.f32 %f69, %f67, %f53, %f68;
mul.f32 %f70, %f69, 0f3DCBCCC0;
fma.rn.f32 %f71, %f70, %f53, %f53;
mov.f32 %f72, 0f3F317218;
fma.rn.f32 %f134, %f51, %f72, %f71;
bra.uni BB86_32;

BB86_28:
setp.lt.f32	%p21, %f132, 0f00800000;
mul.f32 %f20, %f132, 0f4B000000;
selp.f32	%f5, %f20, %f132, %p21;
selp.f32	%f21, 0fC1B80000, 0f00000000, %p21;
mov.b32 %r38, %f5;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f22, %r41;
cvt.rn.f32.s32	%f23, %r40;
mov.f32 %f24, 0f34000000;
fma.rn.f32 %f25, %f23, %f24, %f21;
add.f32 %f26, %f22, 0fBF800000;
mov.f32 %f27, 0f3E1039F6;
mov.f32 %f28, 0fBE055027;
fma.rn.f32 %f29, %f28, %f26, %f27;
mov.f32 %f30, 0fBDF8CDCC;
fma.rn.f32 %f31, %f29, %f26, %f30;
mov.f32 %f32, 0f3E0F2955;
fma.rn.f32 %f33, %f31, %f26, %f32;
mov.f32 %f34, 0fBE2AD8B9;
fma.rn.f32 %f35, %f33, %f26, %f34;
mov.f32 %f36, 0f3E4CED0B;
fma.rn.f32 %f37, %f35, %f26, %f36;
mov.f32 %f38, 0fBE7FFF22;
fma.rn.f32 %f39, %f37, %f26, %f38;
mov.f32 %f40, 0f3EAAAA78;
fma.rn.f32 %f41, %f39, %f26, %f40;
mov.f32 %f42, 0fBF000000;
fma.rn.f32 %f43, %f41, %f26, %f42;
mul.f32 %f44, %f26, %f43;
fma.rn.f32 %f45, %f44, %f26, %f26;
mov.f32 %f46, 0f3F317218;
fma.rn.f32 %f133, %f25, %f46, %f45;
setp.lt.u32	%p22, %r38, 2139095040;
@%p22 bra BB86_30;

mov.f32 %f47, 0f7F800000;
fma.rn.f32 %f133, %f5, %f47, %f47;

BB86_30:
setp.eq.f32	%p23, %f5, 0f00000000;
selp.f32	%f134, 0fFF800000, %f133, %p23;

BB86_32:
mov.f32 %f73, 0f3F800000;
sub.f32 %f12, %f73, %f132;
setp.eq.f32	%p24, %f12, 0f00000000;
@%p24 bra BB86_36;
bra.uni BB86_33;

BB86_36:
mov.f32 %f102, 0f00000000;
mov.f32 %f103, 0f34000000;
mov.f32 %f104, 0fCDA00000;
fma.rn.f32 %f105, %f104, %f103, %f102;
mov.f32 %f106, 0f3E1039F6;
mov.f32 %f107, 0f3DCBCCC0;
mov.f32 %f108, 0fBE055027;
fma.rn.f32 %f109, %f108, %f107, %f106;
mov.f32 %f110, 0fBDF8CDCC;
fma.rn.f32 %f111, %f109, %f107, %f110;
mov.f32 %f112, 0f3E0F2955;
fma.rn.f32 %f113, %f111, %f107, %f112;
mov.f32 %f114, 0fBE2AD8B9;
fma.rn.f32 %f115, %f113, %f107, %f114;
mov.f32 %f116, 0f3E4CED0B;
fma.rn.f32 %f117, %f115, %f107, %f116;
mov.f32 %f118, 0fBE7FFF22;
fma.rn.f32 %f119, %f117, %f107, %f118;
mov.f32 %f120, 0f3EAAAA78;
fma.rn.f32 %f121, %f119, %f107, %f120;
mov.f32 %f122, 0fBF000000;
fma.rn.f32 %f123, %f121, %f107, %f122;
mul.f32 %f124, %f123, 0f3DCBCCC0;
fma.rn.f32 %f125, %f124, %f107, %f107;
mov.f32 %f126, 0f3F317218;
fma.rn.f32 %f136, %f105, %f126, %f125;
bra.uni BB86_37;

BB86_33:
setp.lt.f32	%p25, %f12, 0f00800000;
mul.f32 %f74, %f12, 0f4B000000;
selp.f32	%f13, %f74, %f12, %p25;
selp.f32	%f75, 0fC1B80000, 0f00000000, %p25;
mov.b32 %r42, %f13;
add.s32 %r43, %r42, -1059760811;
and.b32 %r44, %r43, -8388608;
sub.s32 %r45, %r42, %r44;
mov.b32 %f76, %r45;
cvt.rn.f32.s32	%f77, %r44;
mov.f32 %f78, 0f34000000;
fma.rn.f32 %f79, %f77, %f78, %f75;
add.f32 %f80, %f76, 0fBF800000;
mov.f32 %f81, 0f3E1039F6;
mov.f32 %f82, 0fBE055027;
fma.rn.f32 %f83, %f82, %f80, %f81;
mov.f32 %f84, 0fBDF8CDCC;
fma.rn.f32 %f85, %f83, %f80, %f84;
mov.f32 %f86, 0f3E0F2955;
fma.rn.f32 %f87, %f85, %f80, %f86;
mov.f32 %f88, 0fBE2AD8B9;
fma.rn.f32 %f89, %f87, %f80, %f88;
mov.f32 %f90, 0f3E4CED0B;
fma.rn.f32 %f91, %f89, %f80, %f90;
mov.f32 %f92, 0fBE7FFF22;
fma.rn.f32 %f93, %f91, %f80, %f92;
mov.f32 %f94, 0f3EAAAA78;
fma.rn.f32 %f95, %f93, %f80, %f94;
mov.f32 %f96, 0fBF000000;
fma.rn.f32 %f97, %f95, %f80, %f96;
mul.f32 %f98, %f80, %f97;
fma.rn.f32 %f99, %f98, %f80, %f80;
mov.f32 %f100, 0f3F317218;
fma.rn.f32 %f135, %f79, %f100, %f99;
setp.lt.u32	%p26, %r42, 2139095040;
@%p26 bra BB86_35;

mov.f32 %f101, 0f7F800000;
fma.rn.f32 %f135, %f13, %f101, %f101;

BB86_35:
setp.eq.f32	%p27, %f13, 0f00000000;
selp.f32	%f136, 0fFF800000, %f135, %p27;

BB86_37:
sub.f32 %f128, %f73, %f4;
mul.f32 %f129, %f128, %f136;
fma.rn.f32 %f130, %f4, %f134, %f129;
neg.f32 %f131, %f130;
st.f32 [%rd65], %f131;
mov.u32 %r46, %nctaid.x;
mul.wide.u32 %rd128, %r46, %r22;
add.s64 %rd156, %rd128, %rd14;
setp.lt.u64	%p28, %rd156, %rd67;
@%p28 bra BB86_8;

BB86_38:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .f32 %f<11>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB87_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB87_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB87_2;

BB87_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB88_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd6;

BB88_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB88_2;

BB88_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot89[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot89;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB89_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB89_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB89_6;

BB89_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB89_5;

BB89_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 4;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd23, %rd24;
ld.global.f32 %f1, [%rd19];
ld.global.f32 %f2, [%rd21];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB89_4;

BB89_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r4, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB90_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd5;

BB90_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB90_2;

BB90_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB91_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB91_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB91_2;

BB91_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot92[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot92;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB92_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB92_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB92_6;

BB92_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB92_5;

BB92_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f1, [%rd25];
ld.global.f32 %f2, [%rd19];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd23], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB92_4;

BB92_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot93;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB93_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB93_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB93_5;

BB93_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 4;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 4;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.f32 %f1, [%rd19];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB93_4;

BB93_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot94[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot94;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB94_2;

BB94_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB94_1;

BB94_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB94_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB94_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB94_6;

BB94_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB94_5;

BB94_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f1, [%rd25];
ld.global.f32 %f2, [%rd21];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd23], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB94_4;

BB94_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot95[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot95;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB95_2;

BB95_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB95_1;

BB95_2:
mov.u32 %r55, 0;
@%p1 bra BB95_4;

BB95_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB95_3;

BB95_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB95_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB95_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB95_8;

BB95_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB95_7;

BB95_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 4;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB95_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB95_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB95_10;

BB95_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.f32 %f1, [%rd13];
ld.global.f32 %f2, [%rd14];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd38], %f10;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB95_6;

BB95_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r4, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB96_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd4;

BB96_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 4;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 4;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB96_2;

BB96_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB97_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB97_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 4;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 4;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB97_2;

BB97_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot98;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB98_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB98_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB98_6;

BB98_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB98_5;

BB98_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f1, [%rd19];
ld.global.f32 %f2, [%rd25];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd23], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB98_4;

BB98_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB99_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB99_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB99_2;

BB99_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<11>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB100_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB100_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd10];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd12], %f10;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p2, %r94, %r43;
@%p2 bra BB100_2;

BB100_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot101[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .f32 %f<11>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot101;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB101_2;

BB101_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB101_1;

BB101_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB101_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB101_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB101_6;

BB101_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB101_5;

BB101_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 4;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 4;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd6, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB101_4;

BB101_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot102;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB102_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB102_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB102_6;

BB102_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB102_5;

BB102_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f1, [%rd19];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB102_4;

BB102_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot103[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .f32 %f<11>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot103;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB103_2;

BB103_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB103_1;

BB103_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB103_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB103_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB103_6;

BB103_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB103_5;

BB103_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 4;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 4;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd6, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB103_4;

BB103_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot104[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<11>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot104;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB104_2;

BB104_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB104_1;

BB104_2:
mov.u32 %r79, 0;
@%p1 bra BB104_4;

BB104_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB104_3;

BB104_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB104_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB104_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB104_8;

BB104_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB104_7;

BB104_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 4;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB104_10;

BB104_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB104_9;

BB104_10:
mul.wide.u32 %rd36, %r25, 4;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 4;
add.s64 %rd39, %rd10, %rd38;
ld.global.f32 %f1, [%rd16];
ld.global.f32 %f2, [%rd37];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd39], %f10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB104_6;

BB104_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<11>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot105;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB105_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB105_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB105_5;

BB105_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 4;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB105_4;

BB105_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot106;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB106_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB106_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB106_5;

BB106_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 4;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB106_4;

BB106_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot107[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot107;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r55, 0;
@%p1 bra BB107_4;

BB107_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB107_3;

BB107_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB107_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB107_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB107_8;

BB107_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB107_7;

BB107_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB107_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB107_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB107_10;

BB107_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.f32 %f1, [%rd13];
ld.global.f32 %f2, [%rd34];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd38], %f10;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB107_6;

BB107_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot108[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot108;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB108_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB108_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB108_6;

BB108_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB108_5;

BB108_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB108_4;

BB108_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .f32 %f<11>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot109;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB109_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB109_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB109_5;

BB109_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 4;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 4;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd6, %rd24;
ld.global.f32 %f1, [%rd21];
ld.global.f32 %f2, [%rd23];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd25], %f10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB109_4;

BB109_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot110[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<11>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot110;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r79, 0;
@%p1 bra BB110_4;

BB110_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB110_3;

BB110_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB110_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB110_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB110_8;

BB110_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB110_7;

BB110_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB110_10;

BB110_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB110_9;

BB110_10:
mul.wide.u32 %rd34, %r24, 4;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 4;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 4;
add.s64 %rd39, %rd10, %rd38;
ld.global.f32 %f1, [%rd35];
ld.global.f32 %f2, [%rd37];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd39], %f10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB110_6;

BB110_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<11>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot111;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r54, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB111_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB111_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB111_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB111_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB111_10;

BB111_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 4;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 4;
add.s64 %rd38, %rd8, %rd37;
ld.global.f32 %f1, [%rd13];
ld.global.f32 %f2, [%rd36];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd38], %f10;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB111_6;

BB111_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot112[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<11>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot112;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r79, 0;
@%p1 bra BB112_4;

BB112_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB112_3;

BB112_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB112_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB112_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB112_8;

BB112_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB112_7;

BB112_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB112_10;

BB112_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB112_9;

BB112_10:
mul.wide.u32 %rd34, %r24, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 4;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 4;
add.s64 %rd39, %rd10, %rd38;
ld.global.f32 %f1, [%rd35];
ld.global.f32 %f2, [%rd37];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd39], %f10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB112_6;

BB112_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot113[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .f32 %f<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot113;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r71, 0;
@%p1 bra BB113_4;

BB113_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB113_3;

BB113_4:
mov.u32 %r72, 0;
@%p1 bra BB113_6;

BB113_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB113_5;

BB113_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB113_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB113_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB113_10;

BB113_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB113_9;

BB113_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB113_12;

BB113_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB113_11;

BB113_12:
mul.wide.u32 %rd49, %r23, 4;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB113_14;

BB113_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB113_13;

BB113_14:
mul.wide.u32 %rd50, %r32, 4;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 4;
add.s64 %rd53, %rd14, %rd52;
ld.global.f32 %f1, [%rd24];
ld.global.f32 %f2, [%rd51];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd53], %f10;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB113_8;

BB113_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<11>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB114_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB114_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
ld.global.f32 %f1, [%rd24];
ld.global.f32 %f2, [%rd27];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd30], %f10;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB114_2;

BB114_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot115[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot115;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r40, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r41, 0;
@%p1 bra BB115_6;

BB115_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB115_5;

BB115_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB115_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB115_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB115_13;

BB115_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB115_11;
bra.uni BB115_10;

BB115_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB115_12;

BB115_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB115_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB115_9;

BB115_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB115_18;

BB115_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB115_16;
bra.uni BB115_15;

BB115_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB115_17;

BB115_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB115_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB115_14;

BB115_18:
shl.b64 %rd111, %rd39, 2;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB115_23;

BB115_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB115_21;
bra.uni BB115_20;

BB115_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB115_22;

BB115_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB115_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB115_19;

BB115_23:
shl.b64 %rd117, %rd56, 2;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 2;
add.s64 %rd122, %rd18, %rd121;
ld.global.f32 %f1, [%rd54];
ld.global.f32 %f2, [%rd118];
sub.f32 %f3, %f2, %f1;
neg.f32 %f4, %f3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f6, %f5, %f1;
add.f32 %f7, %f6, 0f2B8CBCCC;
add.f32 %f8, %f1, 0f2B8CBCCC;
mul.f32 %f9, %f8, %f7;
div.rn.f32 %f10, %f4, %f9;
st.global.f32 [%rd122], %f10;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB115_8;

BB115_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<25>;
.reg .f32 %f<3>;
.reg .b32 %r<75>;
.reg .f64 %fd<131>;
.reg .b64 %rd<20>;


ld.param.u32 %r27, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r66, %r31, %r32, %r33;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB116_21;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB116_2:
mul.lo.s32 %r34, %r66, %r27;
mul.wide.u32 %rd8, %r34, 8;
add.s64 %rd4, %rd1, %rd8;
ld.global.f64 %fd124, [%rd4];
setp.ltu.f64	%p2, %fd124, 0d0000000000000000;
setp.gtu.f64	%p3, %fd124, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB116_4;
bra.uni BB116_3;

BB116_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r35, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r35;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd4];

BB116_4:
mov.f64 %fd3, %fd124;
mul.lo.s32 %r36, %r66, %r28;
mul.wide.u32 %rd16, %r36, 8;
add.s64 %rd17, %rd2, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p5 bra BB116_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r67}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd3;
}
mov.u32 %r69, -1023;
setp.gt.s32	%p6, %r67, 1048575;
mov.f64 %fd123, %fd3;
@%p6 bra BB116_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r67}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd5;
}
mov.u32 %r69, -1077;
mov.f64 %fd123, %fd5;

BB116_7:
mov.f64 %fd6, %fd123;
add.s32 %r39, %r67, -1;
setp.lt.u32	%p7, %r39, 2146435071;
@%p7 bra BB116_9;
bra.uni BB116_8;

BB116_9:
shr.u32 %r41, %r67, 20;
add.s32 %r70, %r69, %r41;
and.b32 %r42, %r67, -2146435073;
or.b32 %r43, %r42, 1072693248;
mov.b64 %fd125, {%r68, %r43};
setp.lt.s32	%p9, %r43, 1073127583;
@%p9 bra BB116_11;

{
.reg .b32 %temp; 
mov.b64 {%r44, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd125;
}
add.s32 %r46, %r45, -1048576;
mov.b64 %fd125, {%r44, %r46};
add.s32 %r70, %r70, 1;

BB116_11:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r47, %r70, -2147483648;
mov.u32 %r48, 1127219200;
mov.b64 %fd58, {%r47, %r48};
mov.u32 %r49, -2147483648;
mov.b64 %fd59, {%r49, %r48};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB116_12;

BB116_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd6;
}
mov.b32 %f1, %r40;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd130, %fd7;

BB116_12:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p10, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p10 bra BB116_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r72, %temp}, %fd126;
}
mov.u32 %r73, -1023;
setp.gt.s32	%p11, %r71, 1048575;
@%p11 bra BB116_15;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r72, %temp}, %fd126;
}
mov.u32 %r73, -1077;

BB116_15:
add.s32 %r52, %r71, -1;
setp.lt.u32	%p12, %r52, 2146435071;
@%p12 bra BB116_17;
bra.uni BB116_16;

BB116_17:
shr.u32 %r54, %r71, 20;
add.s32 %r74, %r73, %r54;
and.b32 %r55, %r71, -2146435073;
or.b32 %r56, %r55, 1072693248;
mov.b64 %fd127, {%r72, %r56};
setp.lt.s32	%p14, %r56, 1073127583;
@%p14 bra BB116_19;

{
.reg .b32 %temp; 
mov.b64 {%r57, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd127;
}
add.s32 %r59, %r58, -1048576;
mov.b64 %fd127, {%r57, %r59};
add.s32 %r74, %r74, 1;

BB116_19:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r60, %r74, -2147483648;
mov.u32 %r61, 1127219200;
mov.b64 %fd106, {%r60, %r61};
mov.u32 %r62, -2147483648;
mov.b64 %fd107, {%r62, %r61};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB116_20;

BB116_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd126;
}
mov.b32 %f2, %r53;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p13;

BB116_20:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r63, %r66, %r29;
mul.wide.u32 %rd18, %r63, 8;
add.s64 %rd19, %rd3, %rd18;
st.global.f64 [%rd19], %fd121;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r31, %r66;
setp.lt.u32	%p15, %r66, %r30;
@%p15 bra BB116_2;

BB116_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<101>;
.reg .f64 %fd<131>;
.reg .b64 %rd<20>;


ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r92, %r51, %r52, %r53;
setp.ge.u32	%p1, %r92, %r42;
@%p1 bra BB117_21;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB117_2:
mul.lo.s32 %r54, %r92, %r32;
mul.wide.u32 %rd8, %r54, 8;
add.s64 %rd4, %rd1, %rd8;
ld.global.f64 %fd124, [%rd4];
setp.ltu.f64	%p2, %fd124, 0d0000000000000000;
setp.gtu.f64	%p3, %fd124, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB117_4;
bra.uni BB117_3;

BB117_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r55, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r55;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd4];

BB117_4:
mov.f64 %fd3, %fd124;
mul.lo.s32 %r56, %r92, %r33;
mul.wide.u32 %rd16, %r56, 8;
add.s64 %rd17, %rd2, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p5 bra BB117_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd3;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p6, %r93, 1048575;
mov.f64 %fd123, %fd3;
@%p6 bra BB117_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd5;
}
mov.u32 %r95, -1077;
mov.f64 %fd123, %fd5;

BB117_7:
mov.f64 %fd6, %fd123;
add.s32 %r59, %r93, -1;
setp.lt.u32	%p7, %r59, 2146435071;
@%p7 bra BB117_9;
bra.uni BB117_8;

BB117_9:
shr.u32 %r61, %r93, 20;
add.s32 %r96, %r95, %r61;
and.b32 %r62, %r93, -2146435073;
or.b32 %r63, %r62, 1072693248;
mov.b64 %fd125, {%r94, %r63};
setp.lt.s32	%p9, %r63, 1073127583;
@%p9 bra BB117_11;

{
.reg .b32 %temp; 
mov.b64 {%r64, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd125;
}
add.s32 %r66, %r65, -1048576;
mov.b64 %fd125, {%r64, %r66};
add.s32 %r96, %r96, 1;

BB117_11:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r67, %r96, -2147483648;
mov.u32 %r68, 1127219200;
mov.b64 %fd58, {%r67, %r68};
mov.u32 %r69, -2147483648;
mov.b64 %fd59, {%r69, %r68};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB117_12;

BB117_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd6;
}
mov.b32 %f1, %r60;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd130, %fd7;

BB117_12:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p10, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p10 bra BB117_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd126;
}
mov.u32 %r99, -1023;
setp.gt.s32	%p11, %r97, 1048575;
@%p11 bra BB117_15;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd126;
}
mov.u32 %r99, -1077;

BB117_15:
add.s32 %r72, %r97, -1;
setp.lt.u32	%p12, %r72, 2146435071;
@%p12 bra BB117_17;
bra.uni BB117_16;

BB117_17:
shr.u32 %r74, %r97, 20;
add.s32 %r100, %r99, %r74;
and.b32 %r75, %r97, -2146435073;
or.b32 %r76, %r75, 1072693248;
mov.b64 %fd127, {%r98, %r76};
setp.lt.s32	%p14, %r76, 1073127583;
@%p14 bra BB117_19;

{
.reg .b32 %temp; 
mov.b64 {%r77, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd127;
}
add.s32 %r79, %r78, -1048576;
mov.b64 %fd127, {%r77, %r79};
add.s32 %r100, %r100, 1;

BB117_19:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r80, %r100, -2147483648;
mov.u32 %r81, 1127219200;
mov.b64 %fd106, {%r80, %r81};
mov.u32 %r82, -2147483648;
mov.b64 %fd107, {%r82, %r81};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB117_20;

BB117_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd126;
}
mov.b32 %f2, %r73;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p13;

BB117_20:
mul.hi.u32 %r91, %r92, %r45;
add.s32 %r83, %r91, %r92;
shr.u32 %r84, %r83, %r46;
mul.lo.s32 %r85, %r84, %r48;
sub.s32 %r86, %r92, %r85;
mul.lo.s32 %r87, %r86, %r44;
mad.lo.s32 %r88, %r43, %r84, %r87;
mul.wide.u32 %rd18, %r88, 8;
add.s64 %rd19, %rd3, %rd18;
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd19], %fd121;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r92, %r90, %r51, %r92;
setp.lt.u32	%p15, %r92, %r42;
@%p15 bra BB117_2;

BB117_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<102>;
.reg .f64 %fd<131>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot118;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r83, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd16, %r83, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p2, %r83, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r90, %r41, %r42, %r43;
setp.ge.u32	%p3, %r90, %r39;
@%p3 bra BB118_25;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r6, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd6, %rd1, %rd20;

BB118_4:
mov.u32 %r85, %r90;
mov.u32 %r7, %r85;
mov.u64 %rd32, %rd6;
mov.u32 %r92, 0;
mov.u32 %r93, %r92;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r84, %r6;
mov.u32 %r88, %r7;
mov.u32 %r89, %r7;
@%p4 bra BB118_6;

BB118_5:
mov.u32 %r9, %r89;
mov.u32 %r8, %r84;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r9, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r93, %r49, %r48, %r93;
div.u32 %r12, %r9, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r84, %r13;
mov.u32 %r88, %r12;
mov.u32 %r89, %r12;
mov.u32 %r92, %r93;
@%p5 bra BB118_5;

BB118_6:
mul.lo.s32 %r50, %r7, %r37;
mul.wide.u32 %rd21, %r50, 8;
add.s64 %rd10, %rd4, %rd21;
mul.lo.s32 %r51, %r7, %r38;
mul.wide.u32 %rd22, %r51, 8;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r52, [%rd1+108];
mad.lo.s32 %r53, %r52, %r88, %r92;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r53, 8;
add.s64 %rd12, %rd23, %rd24;
ld.global.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB118_8;
bra.uni BB118_7;

BB118_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T227;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r54, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r54;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd10];

BB118_8:
mov.f64 %fd3, %fd124;
ld.global.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB118_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd3;
}
mov.u32 %r96, -1023;
setp.gt.s32	%p10, %r94, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB118_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd5;
}
mov.u32 %r96, -1077;
mov.f64 %fd123, %fd5;

BB118_11:
mov.f64 %fd6, %fd123;
add.s32 %r57, %r94, -1;
setp.lt.u32	%p11, %r57, 2146435071;
@%p11 bra BB118_13;
bra.uni BB118_12;

BB118_13:
shr.u32 %r59, %r94, 20;
add.s32 %r97, %r96, %r59;
and.b32 %r60, %r94, -2146435073;
or.b32 %r61, %r60, 1072693248;
mov.b64 %fd125, {%r95, %r61};
setp.lt.s32	%p13, %r61, 1073127583;
@%p13 bra BB118_15;

{
.reg .b32 %temp; 
mov.b64 {%r62, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd125;
}
add.s32 %r64, %r63, -1048576;
mov.b64 %fd125, {%r62, %r64};
add.s32 %r97, %r97, 1;

BB118_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r65, %r97, -2147483648;
mov.u32 %r66, 1127219200;
mov.b64 %fd58, {%r65, %r66};
mov.u32 %r67, -2147483648;
mov.b64 %fd59, {%r67, %r66};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB118_16;

BB118_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd6;
}
mov.b32 %f1, %r58;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB118_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB118_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p15, %r98, 1048575;
@%p15 bra BB118_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1077;

BB118_19:
add.s32 %r70, %r98, -1;
setp.lt.u32	%p16, %r70, 2146435071;
@%p16 bra BB118_21;
bra.uni BB118_20;

BB118_21:
shr.u32 %r72, %r98, 20;
add.s32 %r101, %r100, %r72;
and.b32 %r73, %r98, -2146435073;
or.b32 %r74, %r73, 1072693248;
mov.b64 %fd127, {%r99, %r74};
setp.lt.s32	%p18, %r74, 1073127583;
@%p18 bra BB118_23;

{
.reg .b32 %temp; 
mov.b64 {%r75, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd127;
}
add.s32 %r77, %r76, -1048576;
mov.b64 %fd127, {%r75, %r77};
add.s32 %r101, %r101, 1;

BB118_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r78, %r101, -2147483648;
mov.u32 %r79, 1127219200;
mov.b64 %fd106, {%r78, %r79};
mov.u32 %r80, -2147483648;
mov.b64 %fd107, {%r80, %r79};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB118_24;

BB118_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd126;
}
mov.b32 %f2, %r71;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB118_24:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd12], %fd121;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r90, %r82, %r41, %r7;
setp.lt.u32	%p19, %r90, %r39;
@%p19 bra BB118_4;

BB118_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<100>;
.reg .f64 %fd<131>;
.reg .b64 %rd<20>;


ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r91, %r51, %r52, %r53;
setp.ge.u32	%p1, %r91, %r42;
@%p1 bra BB119_21;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;

BB119_2:
mul.lo.s32 %r54, %r91, %r32;
mul.wide.u32 %rd8, %r54, 8;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r10, %r91, %r45;
ld.global.f64 %fd124, [%rd4];
setp.ltu.f64	%p2, %fd124, 0d0000000000000000;
setp.gtu.f64	%p3, %fd124, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB119_4;
bra.uni BB119_3;

BB119_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r55, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r55;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd4];

BB119_4:
mov.f64 %fd3, %fd124;
add.s32 %r56, %r10, %r91;
shr.u32 %r57, %r56, %r46;
mul.lo.s32 %r58, %r57, %r48;
sub.s32 %r59, %r91, %r58;
mul.lo.s32 %r60, %r59, %r44;
mad.lo.s32 %r61, %r43, %r57, %r60;
mul.wide.u32 %rd16, %r61, 8;
add.s64 %rd17, %rd3, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p5 bra BB119_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd3;
}
mov.u32 %r94, -1023;
setp.gt.s32	%p6, %r92, 1048575;
mov.f64 %fd123, %fd3;
@%p6 bra BB119_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd5;
}
mov.u32 %r94, -1077;
mov.f64 %fd123, %fd5;

BB119_7:
mov.f64 %fd6, %fd123;
add.s32 %r64, %r92, -1;
setp.lt.u32	%p7, %r64, 2146435071;
@%p7 bra BB119_9;
bra.uni BB119_8;

BB119_9:
shr.u32 %r66, %r92, 20;
add.s32 %r95, %r94, %r66;
and.b32 %r67, %r92, -2146435073;
or.b32 %r68, %r67, 1072693248;
mov.b64 %fd125, {%r93, %r68};
setp.lt.s32	%p9, %r68, 1073127583;
@%p9 bra BB119_11;

{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd125;
}
add.s32 %r71, %r70, -1048576;
mov.b64 %fd125, {%r69, %r71};
add.s32 %r95, %r95, 1;

BB119_11:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r72, %r95, -2147483648;
mov.u32 %r73, 1127219200;
mov.b64 %fd58, {%r72, %r73};
mov.u32 %r74, -2147483648;
mov.b64 %fd59, {%r74, %r73};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB119_12;

BB119_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f1, %r65;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd130, %fd7;

BB119_12:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p10, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p10 bra BB119_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd126;
}
mov.u32 %r98, -1023;
setp.gt.s32	%p11, %r96, 1048575;
@%p11 bra BB119_15;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd126;
}
mov.u32 %r98, -1077;

BB119_15:
add.s32 %r77, %r96, -1;
setp.lt.u32	%p12, %r77, 2146435071;
@%p12 bra BB119_17;
bra.uni BB119_16;

BB119_17:
shr.u32 %r79, %r96, 20;
add.s32 %r99, %r98, %r79;
and.b32 %r80, %r96, -2146435073;
or.b32 %r81, %r80, 1072693248;
mov.b64 %fd127, {%r97, %r81};
setp.lt.s32	%p14, %r81, 1073127583;
@%p14 bra BB119_19;

{
.reg .b32 %temp; 
mov.b64 {%r82, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd127;
}
add.s32 %r84, %r83, -1048576;
mov.b64 %fd127, {%r82, %r84};
add.s32 %r99, %r99, 1;

BB119_19:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r85, %r99, -2147483648;
mov.u32 %r86, 1127219200;
mov.b64 %fd106, {%r85, %r86};
mov.u32 %r87, -2147483648;
mov.b64 %fd107, {%r87, %r86};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB119_20;

BB119_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd126;
}
mov.b32 %f2, %r78;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p13;

BB119_20:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r88, %r91, %r41;
mul.wide.u32 %rd18, %r88, 8;
add.s64 %rd19, %rd2, %rd18;
st.global.f64 [%rd19], %fd121;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r91, %r90, %r51, %r91;
setp.lt.u32	%p15, %r91, %r42;
@%p15 bra BB119_2;

BB119_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<128>;
.reg .f64 %fd<133>;
.reg .b64 %rd<20>;


ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r54, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r119, %r71, %r72, %r73;
setp.ge.u32	%p1, %r119, %r54;
@%p1 bra BB120_21;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB120_2:
ld.param.u32 %r118, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r74, %r119, %r118;
mul.wide.u32 %rd8, %r74, 8;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r14, %r119, %r57;
ld.global.f64 %fd126, [%rd4];
setp.ltu.f64	%p2, %fd126, 0d0000000000000000;
setp.gtu.f64	%p3, %fd126, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB120_4;
bra.uni BB120_3;

BB120_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r75, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r75;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd4];

BB120_4:
mov.f64 %fd3, %fd126;
add.s32 %r76, %r14, %r119;
shr.u32 %r77, %r76, %r58;
mul.lo.s32 %r78, %r77, %r60;
sub.s32 %r79, %r119, %r78;
mul.lo.s32 %r80, %r79, %r56;
mad.lo.s32 %r81, %r55, %r77, %r80;
mul.wide.u32 %rd16, %r81, 8;
add.s64 %rd17, %rd2, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p5 bra BB120_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd3;
}
mov.u32 %r122, -1023;
setp.gt.s32	%p6, %r120, 1048575;
mov.f64 %fd125, %fd3;
@%p6 bra BB120_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd5;
}
mov.u32 %r122, -1077;
mov.f64 %fd125, %fd5;

BB120_7:
mov.f64 %fd6, %fd125;
add.s32 %r84, %r120, -1;
setp.lt.u32	%p7, %r84, 2146435071;
@%p7 bra BB120_9;
bra.uni BB120_8;

BB120_9:
shr.u32 %r86, %r120, 20;
add.s32 %r123, %r122, %r86;
and.b32 %r87, %r120, -2146435073;
or.b32 %r88, %r87, 1072693248;
mov.b64 %fd127, {%r121, %r88};
setp.lt.s32	%p9, %r88, 1073127583;
@%p9 bra BB120_11;

{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd127;
}
add.s32 %r91, %r90, -1048576;
mov.b64 %fd127, {%r89, %r91};
add.s32 %r123, %r123, 1;

BB120_11:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r92, %r123, -2147483648;
mov.u32 %r93, 1127219200;
mov.b64 %fd58, {%r92, %r93};
mov.u32 %r94, -2147483648;
mov.b64 %fd59, {%r94, %r93};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB120_12;

BB120_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd6;
}
mov.b32 %f1, %r85;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd132, %fd7;

BB120_12:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p10, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p10 bra BB120_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd128;
}
mov.u32 %r126, -1023;
setp.gt.s32	%p11, %r124, 1048575;
@%p11 bra BB120_15;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd128;
}
mov.u32 %r126, -1077;

BB120_15:
add.s32 %r97, %r124, -1;
setp.lt.u32	%p12, %r97, 2146435071;
@%p12 bra BB120_17;
bra.uni BB120_16;

BB120_17:
shr.u32 %r99, %r124, 20;
add.s32 %r127, %r126, %r99;
and.b32 %r100, %r124, -2146435073;
or.b32 %r101, %r100, 1072693248;
mov.b64 %fd129, {%r125, %r101};
setp.lt.s32	%p14, %r101, 1073127583;
@%p14 bra BB120_19;

{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r103}, %fd129;
}
add.s32 %r104, %r103, -1048576;
mov.b64 %fd129, {%r102, %r104};
add.s32 %r127, %r127, 1;

BB120_19:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r105, %r127, -2147483648;
mov.u32 %r106, 1127219200;
mov.b64 %fd106, {%r105, %r106};
mov.u32 %r107, -2147483648;
mov.b64 %fd107, {%r107, %r106};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB120_20;

BB120_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd128;
}
mov.b32 %f2, %r98;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p13;

BB120_20:
mov.u32 %r117, %ntid.x;
mul.hi.u32 %r116, %r119, %r65;
mov.f64 %fd122, 0d3FF0000000000000;
add.s32 %r108, %r116, %r119;
shr.u32 %r109, %r108, %r66;
mul.lo.s32 %r110, %r109, %r68;
sub.s32 %r111, %r119, %r110;
mul.lo.s32 %r112, %r111, %r64;
mad.lo.s32 %r113, %r63, %r109, %r112;
mul.wide.u32 %rd18, %r113, 8;
add.s64 %rd19, %rd3, %rd18;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd19], %fd121;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r119, %r115, %r117, %r119;
setp.lt.u32	%p15, %r119, %r54;
@%p15 bra BB120_2;

BB120_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot121[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<129>;
.reg .f64 %fd<131>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot121;
cvta.local.u64 %SP, %rd35;
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r110, 0;
mov.pred %p1, 0;
@%p1 bra BB121_2;

BB121_1:
mul.wide.s32 %rd16, %r110, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p2, %r110, 27;
@%p2 bra BB121_1;

BB121_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r117, %r61, %r62, %r63;
setp.ge.u32	%p3, %r117, %r51;
@%p3 bra BB121_25;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r10, %r64, -1;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd6, %rd1, %rd20;

BB121_4:
mov.u32 %r112, %r117;
mov.u32 %r11, %r112;
mov.u64 %rd34, %rd6;
mul.hi.u32 %r12, %r11, %r55;
mov.u32 %r119, 0;
mov.u32 %r120, %r119;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r111, %r10;
mov.u32 %r115, %r11;
mov.u32 %r116, %r11;
@%p4 bra BB121_6;

BB121_5:
mov.u32 %r14, %r116;
mov.u32 %r13, %r111;
ld.local.u32 %r67, [%rd34+4];
rem.u32 %r68, %r14, %r67;
ld.local.u32 %r69, [%rd34+104];
mad.lo.s32 %r120, %r69, %r68, %r120;
div.u32 %r17, %r14, %r67;
add.s64 %rd34, %rd34, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r111, %r18;
mov.u32 %r115, %r17;
mov.u32 %r116, %r17;
mov.u32 %r119, %r120;
@%p5 bra BB121_5;

BB121_6:
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd32, %rd33;
mul.lo.s32 %r70, %r11, %r109;
mul.wide.u32 %rd21, %r70, 8;
add.s64 %rd10, %rd4, %rd21;
add.s32 %r71, %r12, %r11;
shr.u32 %r72, %r71, %r56;
mul.lo.s32 %r73, %r72, %r58;
sub.s32 %r74, %r11, %r73;
mul.lo.s32 %r75, %r74, %r54;
mad.lo.s32 %r76, %r53, %r72, %r75;
mul.wide.u32 %rd22, %r76, 8;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r77, [%rd32+108];
mad.lo.s32 %r78, %r77, %r115, %r119;
ld.local.u64 %rd23, [%rd32];
mul.wide.u32 %rd24, %r78, 8;
add.s64 %rd12, %rd23, %rd24;
ld.global.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB121_8;
bra.uni BB121_7;

BB121_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T227;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r79, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r79;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd10];

BB121_8:
mov.f64 %fd3, %fd124;
ld.global.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB121_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd3;
}
mov.u32 %r123, -1023;
setp.gt.s32	%p10, %r121, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB121_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd5;
}
mov.u32 %r123, -1077;
mov.f64 %fd123, %fd5;

BB121_11:
mov.f64 %fd6, %fd123;
add.s32 %r82, %r121, -1;
setp.lt.u32	%p11, %r82, 2146435071;
@%p11 bra BB121_13;
bra.uni BB121_12;

BB121_13:
shr.u32 %r84, %r121, 20;
add.s32 %r124, %r123, %r84;
and.b32 %r85, %r121, -2146435073;
or.b32 %r86, %r85, 1072693248;
mov.b64 %fd125, {%r122, %r86};
setp.lt.s32	%p13, %r86, 1073127583;
@%p13 bra BB121_15;

{
.reg .b32 %temp; 
mov.b64 {%r87, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd125;
}
add.s32 %r89, %r88, -1048576;
mov.b64 %fd125, {%r87, %r89};
add.s32 %r124, %r124, 1;

BB121_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r90, %r124, -2147483648;
mov.u32 %r91, 1127219200;
mov.b64 %fd58, {%r90, %r91};
mov.u32 %r92, -2147483648;
mov.b64 %fd59, {%r92, %r91};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB121_16;

BB121_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd6;
}
mov.b32 %f1, %r83;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB121_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB121_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd126;
}
mov.u32 %r127, -1023;
setp.gt.s32	%p15, %r125, 1048575;
@%p15 bra BB121_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd126;
}
mov.u32 %r127, -1077;

BB121_19:
add.s32 %r95, %r125, -1;
setp.lt.u32	%p16, %r95, 2146435071;
@%p16 bra BB121_21;
bra.uni BB121_20;

BB121_21:
shr.u32 %r97, %r125, 20;
add.s32 %r128, %r127, %r97;
and.b32 %r98, %r125, -2146435073;
or.b32 %r99, %r98, 1072693248;
mov.b64 %fd127, {%r126, %r99};
setp.lt.s32	%p18, %r99, 1073127583;
@%p18 bra BB121_23;

{
.reg .b32 %temp; 
mov.b64 {%r100, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd127;
}
add.s32 %r102, %r101, -1048576;
mov.b64 %fd127, {%r100, %r102};
add.s32 %r128, %r128, 1;

BB121_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r103, %r128, -2147483648;
mov.u32 %r104, 1127219200;
mov.b64 %fd106, {%r103, %r104};
mov.u32 %r105, -2147483648;
mov.b64 %fd107, {%r105, %r104};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB121_24;

BB121_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
mov.b32 %f2, %r96;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB121_24:
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd12], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r117, %r107, %r61, %r11;
setp.lt.u32	%p19, %r117, %r108;
@%p19 bra BB121_4;

BB121_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot122[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<102>;
.reg .f64 %fd<131>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot122;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r83, 0;
mov.pred %p1, 0;
@%p1 bra BB122_2;

BB122_1:
mul.wide.s32 %rd15, %r83, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p2, %r83, 27;
@%p2 bra BB122_1;

BB122_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r90, %r41, %r42, %r43;
setp.ge.u32	%p3, %r90, %r39;
@%p3 bra BB122_25;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r6, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB122_4:
mov.u32 %r85, %r90;
mov.u32 %r7, %r85;
mov.u64 %rd32, %rd6;
mov.u32 %r92, 0;
mov.u32 %r93, %r92;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r84, %r6;
mov.u32 %r88, %r7;
mov.u32 %r89, %r7;
@%p4 bra BB122_6;

BB122_5:
mov.u32 %r9, %r89;
mov.u32 %r8, %r84;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r9, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r93, %r49, %r48, %r93;
div.u32 %r12, %r9, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r84, %r13;
mov.u32 %r88, %r12;
mov.u32 %r89, %r12;
mov.u32 %r92, %r93;
@%p5 bra BB122_5;

BB122_6:
mul.lo.s32 %r50, %r7, %r37;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd10, %rd4, %rd20;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r88, %r92;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r52, 8;
add.s64 %rd11, %rd21, %rd22;
ld.global.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB122_8;
bra.uni BB122_7;

BB122_7:
mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T227;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r53, 57;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r53;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd10];

BB122_8:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB122_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd3;
}
mov.u32 %r96, -1023;
setp.gt.s32	%p10, %r94, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB122_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd5;
}
mov.u32 %r96, -1077;
mov.f64 %fd123, %fd5;

BB122_11:
mov.f64 %fd6, %fd123;
add.s32 %r56, %r94, -1;
setp.lt.u32	%p11, %r56, 2146435071;
@%p11 bra BB122_13;
bra.uni BB122_12;

BB122_13:
shr.u32 %r58, %r94, 20;
add.s32 %r97, %r96, %r58;
and.b32 %r59, %r94, -2146435073;
or.b32 %r60, %r59, 1072693248;
mov.b64 %fd125, {%r95, %r60};
setp.lt.s32	%p13, %r60, 1073127583;
@%p13 bra BB122_15;

{
.reg .b32 %temp; 
mov.b64 {%r61, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r62}, %fd125;
}
add.s32 %r63, %r62, -1048576;
mov.b64 %fd125, {%r61, %r63};
add.s32 %r97, %r97, 1;

BB122_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r64, %r97, -2147483648;
mov.u32 %r65, 1127219200;
mov.b64 %fd58, {%r64, %r65};
mov.u32 %r66, -2147483648;
mov.b64 %fd59, {%r66, %r65};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB122_16;

BB122_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f1, %r57;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB122_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB122_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p15, %r98, 1048575;
@%p15 bra BB122_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1077;

BB122_19:
add.s32 %r69, %r98, -1;
setp.lt.u32	%p16, %r69, 2146435071;
@%p16 bra BB122_21;
bra.uni BB122_20;

BB122_21:
shr.u32 %r71, %r98, 20;
add.s32 %r101, %r100, %r71;
and.b32 %r72, %r98, -2146435073;
or.b32 %r73, %r72, 1072693248;
mov.b64 %fd127, {%r99, %r73};
setp.lt.s32	%p18, %r73, 1073127583;
@%p18 bra BB122_23;

{
.reg .b32 %temp; 
mov.b64 {%r74, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd127;
}
add.s32 %r76, %r75, -1048576;
mov.b64 %fd127, {%r74, %r76};
add.s32 %r101, %r101, 1;

BB122_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r77, %r101, -2147483648;
mov.u32 %r78, 1127219200;
mov.b64 %fd106, {%r77, %r78};
mov.u32 %r79, -2147483648;
mov.b64 %fd107, {%r79, %r78};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB122_24;

BB122_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd126;
}
mov.b32 %f2, %r70;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB122_24:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r80, %r7, %r38;
mul.wide.u32 %rd30, %r80, 8;
add.s64 %rd31, %rd5, %rd30;
st.global.f64 [%rd31], %fd121;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r90, %r82, %r41, %r7;
setp.lt.u32	%p19, %r90, %r39;
@%p19 bra BB122_4;

BB122_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot123[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<125>;
.reg .f64 %fd<131>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot123;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r108, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd14, %r108, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r108, %r108, 1;
setp.lt.u32	%p2, %r108, 27;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r115, %r62, %r63, %r64;
setp.ge.u32	%p3, %r115, %r52;
@%p3 bra BB123_26;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;

BB123_4:
mov.u32 %r110, %r115;
mov.u32 %r10, %r110;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r109, %r11, -1;
mov.u32 %r116, 0;
setp.lt.s32	%p4, %r109, 1;
mov.u32 %r113, %r10;
@%p4 bra BB123_7;

mul.wide.s32 %rd18, %r11, 4;
add.s64 %rd31, %rd1, %rd18;
mov.u32 %r116, 0;
mov.u32 %r114, %r10;

BB123_6:
ld.local.u32 %r67, [%rd31+4];
rem.u32 %r68, %r114, %r67;
ld.local.u32 %r69, [%rd31+104];
mad.lo.s32 %r116, %r69, %r68, %r116;
div.u32 %r114, %r114, %r67;
add.s64 %rd31, %rd31, -4;
add.s32 %r109, %r109, -1;
setp.gt.s32	%p5, %r109, 0;
mov.u32 %r112, %r114;
mov.u32 %r113, %r112;
@%p5 bra BB123_6;

BB123_7:
mov.u32 %r19, %r113;
mul.lo.s32 %r70, %r10, %r43;
mul.wide.u32 %rd19, %r70, 8;
add.s64 %rd9, %rd4, %rd19;
ld.local.u32 %r71, [%rd1+108];
mad.lo.s32 %r72, %r71, %r19, %r116;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r72, 8;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r21, %r10, %r56;
ld.global.f64 %fd124, [%rd9];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB123_9;
bra.uni BB123_8;

BB123_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T227;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r73, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r73;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd9];

BB123_9:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd10];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB123_17;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r117}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd3;
}
mov.u32 %r119, -1023;
setp.gt.s32	%p10, %r117, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB123_12;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r117}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd5;
}
mov.u32 %r119, -1077;
mov.f64 %fd123, %fd5;

BB123_12:
mov.f64 %fd6, %fd123;
add.s32 %r76, %r117, -1;
setp.lt.u32	%p11, %r76, 2146435071;
@%p11 bra BB123_14;
bra.uni BB123_13;

BB123_14:
shr.u32 %r78, %r117, 20;
add.s32 %r120, %r119, %r78;
and.b32 %r79, %r117, -2146435073;
or.b32 %r80, %r79, 1072693248;
mov.b64 %fd125, {%r118, %r80};
setp.lt.s32	%p13, %r80, 1073127583;
@%p13 bra BB123_16;

{
.reg .b32 %temp; 
mov.b64 {%r81, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd125;
}
add.s32 %r83, %r82, -1048576;
mov.b64 %fd125, {%r81, %r83};
add.s32 %r120, %r120, 1;

BB123_16:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r84, %r120, -2147483648;
mov.u32 %r85, 1127219200;
mov.b64 %fd58, {%r84, %r85};
mov.u32 %r86, -2147483648;
mov.b64 %fd59, {%r86, %r85};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB123_17;

BB123_13:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r77}, %fd6;
}
mov.b32 %f1, %r77;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB123_17:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB123_25;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd126;
}
mov.u32 %r123, -1023;
setp.gt.s32	%p15, %r121, 1048575;
@%p15 bra BB123_20;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd126;
}
mov.u32 %r123, -1077;

BB123_20:
add.s32 %r89, %r121, -1;
setp.lt.u32	%p16, %r89, 2146435071;
@%p16 bra BB123_22;
bra.uni BB123_21;

BB123_22:
shr.u32 %r91, %r121, 20;
add.s32 %r124, %r123, %r91;
and.b32 %r92, %r121, -2146435073;
or.b32 %r93, %r92, 1072693248;
mov.b64 %fd127, {%r122, %r93};
setp.lt.s32	%p18, %r93, 1073127583;
@%p18 bra BB123_24;

{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd127;
}
add.s32 %r96, %r95, -1048576;
mov.b64 %fd127, {%r94, %r96};
add.s32 %r124, %r124, 1;

BB123_24:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r97, %r124, -2147483648;
mov.u32 %r98, 1127219200;
mov.b64 %fd106, {%r97, %r98};
mov.u32 %r99, -2147483648;
mov.b64 %fd107, {%r99, %r98};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB123_25;

BB123_21:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd126;
}
mov.b32 %f2, %r90;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB123_25:
add.s32 %r100, %r21, %r10;
shr.u32 %r101, %r100, %r57;
mul.lo.s32 %r102, %r101, %r59;
sub.s32 %r103, %r10, %r102;
mul.lo.s32 %r104, %r103, %r55;
mad.lo.s32 %r105, %r54, %r101, %r104;
mul.wide.u32 %rd29, %r105, 8;
add.s64 %rd30, %rd5, %rd29;
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd30], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r115, %r107, %r62, %r10;
setp.lt.u32	%p19, %r115, %r52;
@%p19 bra BB123_4;

BB123_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot124[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<130>;
.reg .f64 %fd<131>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot124;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r100, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd22, %r100, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r100, %r100, 1;
setp.lt.u32	%p2, %r100, 27;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r101, 0;
@%p1 bra BB124_4;

BB124_3:
mul.wide.s32 %rd26, %r101, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p4, %r101, 27;
@%p4 bra BB124_3;

BB124_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r114, %r52, %r53, %r54;
setp.ge.u32	%p5, %r114, %r49;
@%p5 bra BB124_30;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r7, %r55, -1;
mul.wide.s32 %rd30, %r55, 4;
add.s64 %rd9, %rd2, %rd30;

BB124_6:
mov.u32 %r104, %r114;
mov.u32 %r8, %r104;
mov.u64 %rd44, %rd9;
mov.u32 %r57, 0;
mov.u32 %r121, %r57;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r102, %r7;
mov.u32 %r112, %r8;
mov.u32 %r113, %r8;
mov.u32 %r120, %r57;
@%p6 bra BB124_8;

BB124_7:
mov.u32 %r10, %r113;
mov.u32 %r9, %r102;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r10, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r121, %r60, %r59, %r121;
div.u32 %r13, %r10, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r102, %r14;
mov.u32 %r112, %r13;
mov.u32 %r113, %r13;
mov.u32 %r115, %r121;
mov.u32 %r120, %r115;
@%p7 bra BB124_7;

BB124_8:
mov.u32 %r16, %r120;
mul.lo.s32 %r62, %r8, %r48;
mul.wide.u32 %rd31, %r62, 8;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r63, [%rd2+108];
mad.lo.s32 %r64, %r63, %r112, %r16;
ld.local.u64 %rd32, [%rd2];
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r103, %r17, -1;
setp.lt.s32	%p8, %r103, 1;
mov.u32 %r110, %r8;
mov.u32 %r118, %r57;
@%p8 bra BB124_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd45, %rd3, %rd34;
mov.u32 %r119, 0;
mov.u32 %r111, %r8;

BB124_10:
ld.local.u32 %r66, [%rd45+4];
rem.u32 %r67, %r111, %r66;
ld.local.u32 %r68, [%rd45+104];
mad.lo.s32 %r119, %r68, %r67, %r119;
div.u32 %r111, %r111, %r66;
add.s64 %rd45, %rd45, -4;
add.s32 %r103, %r103, -1;
setp.gt.s32	%p9, %r103, 0;
mov.u32 %r110, %r111;
mov.u32 %r118, %r119;
@%p9 bra BB124_10;

BB124_11:
ld.local.u32 %r69, [%rd3+108];
mad.lo.s32 %r70, %r69, %r110, %r118;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd18, %rd35, %rd36;
ld.global.f64 %fd124, [%rd13];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB124_13;
bra.uni BB124_12;

BB124_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T227;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r71, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r71;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd13];

BB124_13:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd14];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB124_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd3;
}
mov.u32 %r124, -1023;
setp.gt.s32	%p14, %r122, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB124_16;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd5;
}
mov.u32 %r124, -1077;
mov.f64 %fd123, %fd5;

BB124_16:
mov.f64 %fd6, %fd123;
add.s32 %r74, %r122, -1;
setp.lt.u32	%p15, %r74, 2146435071;
@%p15 bra BB124_18;
bra.uni BB124_17;

BB124_18:
shr.u32 %r76, %r122, 20;
add.s32 %r125, %r124, %r76;
and.b32 %r77, %r122, -2146435073;
or.b32 %r78, %r77, 1072693248;
mov.b64 %fd125, {%r123, %r78};
setp.lt.s32	%p17, %r78, 1073127583;
@%p17 bra BB124_20;

{
.reg .b32 %temp; 
mov.b64 {%r79, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd125;
}
add.s32 %r81, %r80, -1048576;
mov.b64 %fd125, {%r79, %r81};
add.s32 %r125, %r125, 1;

BB124_20:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r82, %r125, -2147483648;
mov.u32 %r83, 1127219200;
mov.b64 %fd58, {%r82, %r83};
mov.u32 %r84, -2147483648;
mov.b64 %fd59, {%r84, %r83};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB124_21;

BB124_17:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd6;
}
mov.b32 %f1, %r75;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB124_21:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB124_29;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1023;
setp.gt.s32	%p19, %r126, 1048575;
@%p19 bra BB124_24;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1077;

BB124_24:
add.s32 %r87, %r126, -1;
setp.lt.u32	%p20, %r87, 2146435071;
@%p20 bra BB124_26;
bra.uni BB124_25;

BB124_26:
shr.u32 %r89, %r126, 20;
add.s32 %r129, %r128, %r89;
and.b32 %r90, %r126, -2146435073;
or.b32 %r91, %r90, 1072693248;
mov.b64 %fd127, {%r127, %r91};
setp.lt.s32	%p22, %r91, 1073127583;
@%p22 bra BB124_28;

{
.reg .b32 %temp; 
mov.b64 {%r92, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd127;
}
add.s32 %r94, %r93, -1048576;
mov.b64 %fd127, {%r92, %r94};
add.s32 %r129, %r129, 1;

BB124_28:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r95, %r129, -2147483648;
mov.u32 %r96, 1127219200;
mov.b64 %fd106, {%r95, %r96};
mov.u32 %r97, -2147483648;
mov.b64 %fd107, {%r97, %r96};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB124_29;

BB124_25:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd126;
}
mov.b32 %f2, %r88;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB124_29:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd18], %fd121;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r114, %r99, %r52, %r8;
setp.lt.u32	%p23, %r114, %r49;
@%p23 bra BB124_6;

BB124_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<100>;
.reg .f64 %fd<131>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r91, %r50, %r51, %r52;
setp.ge.u32	%p1, %r91, %r41;
@%p1 bra BB125_21;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB125_2:
mul.hi.u32 %r53, %r91, %r44;
add.s32 %r54, %r53, %r91;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r91, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd8, %r59, 8;
add.s64 %rd4, %rd3, %rd8;
ld.global.f64 %fd124, [%rd4];
setp.ltu.f64	%p2, %fd124, 0d0000000000000000;
setp.gtu.f64	%p3, %fd124, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB125_4;
bra.uni BB125_3;

BB125_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r60, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r60;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd4];

BB125_4:
mov.f64 %fd3, %fd124;
mul.lo.s32 %r61, %r91, %r39;
mul.wide.u32 %rd16, %r61, 8;
add.s64 %rd17, %rd1, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p5 bra BB125_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd3;
}
mov.u32 %r94, -1023;
setp.gt.s32	%p6, %r92, 1048575;
mov.f64 %fd123, %fd3;
@%p6 bra BB125_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd5;
}
mov.u32 %r94, -1077;
mov.f64 %fd123, %fd5;

BB125_7:
mov.f64 %fd6, %fd123;
add.s32 %r64, %r92, -1;
setp.lt.u32	%p7, %r64, 2146435071;
@%p7 bra BB125_9;
bra.uni BB125_8;

BB125_9:
shr.u32 %r66, %r92, 20;
add.s32 %r95, %r94, %r66;
and.b32 %r67, %r92, -2146435073;
or.b32 %r68, %r67, 1072693248;
mov.b64 %fd125, {%r93, %r68};
setp.lt.s32	%p9, %r68, 1073127583;
@%p9 bra BB125_11;

{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd125;
}
add.s32 %r71, %r70, -1048576;
mov.b64 %fd125, {%r69, %r71};
add.s32 %r95, %r95, 1;

BB125_11:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r72, %r95, -2147483648;
mov.u32 %r73, 1127219200;
mov.b64 %fd58, {%r72, %r73};
mov.u32 %r74, -2147483648;
mov.b64 %fd59, {%r74, %r73};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB125_12;

BB125_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f1, %r65;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd130, %fd7;

BB125_12:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p10, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p10 bra BB125_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd126;
}
mov.u32 %r98, -1023;
setp.gt.s32	%p11, %r96, 1048575;
@%p11 bra BB125_15;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd126;
}
mov.u32 %r98, -1077;

BB125_15:
add.s32 %r77, %r96, -1;
setp.lt.u32	%p12, %r77, 2146435071;
@%p12 bra BB125_17;
bra.uni BB125_16;

BB125_17:
shr.u32 %r79, %r96, 20;
add.s32 %r99, %r98, %r79;
and.b32 %r80, %r96, -2146435073;
or.b32 %r81, %r80, 1072693248;
mov.b64 %fd127, {%r97, %r81};
setp.lt.s32	%p14, %r81, 1073127583;
@%p14 bra BB125_19;

{
.reg .b32 %temp; 
mov.b64 {%r82, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd127;
}
add.s32 %r84, %r83, -1048576;
mov.b64 %fd127, {%r82, %r84};
add.s32 %r99, %r99, 1;

BB125_19:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r85, %r99, -2147483648;
mov.u32 %r86, 1127219200;
mov.b64 %fd106, {%r85, %r86};
mov.u32 %r87, -2147483648;
mov.b64 %fd107, {%r87, %r86};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB125_20;

BB125_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd126;
}
mov.b32 %f2, %r78;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p13;

BB125_20:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r88, %r91, %r40;
mul.wide.u32 %rd18, %r88, 8;
add.s64 %rd19, %rd2, %rd18;
st.global.f64 [%rd19], %fd121;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r91, %r90, %r50, %r91;
setp.lt.u32	%p15, %r91, %r41;
@%p15 bra BB125_2;

BB125_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<128>;
.reg .f64 %fd<133>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r119, %r70, %r71, %r72;
setp.ge.u32	%p1, %r119, %r53;
@%p1 bra BB126_21;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB126_2:
mul.hi.u32 %r73, %r119, %r56;
add.s32 %r74, %r73, %r119;
shr.u32 %r75, %r74, %r57;
mul.lo.s32 %r76, %r75, %r59;
sub.s32 %r77, %r119, %r76;
mul.lo.s32 %r78, %r77, %r55;
mad.lo.s32 %r79, %r54, %r75, %r78;
mul.wide.u32 %rd8, %r79, 8;
add.s64 %rd4, %rd2, %rd8;
ld.global.f64 %fd126, [%rd4];
setp.ltu.f64	%p2, %fd126, 0d0000000000000000;
setp.gtu.f64	%p3, %fd126, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB126_4;
bra.uni BB126_3;

BB126_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r80, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r80;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd4];

BB126_4:
mov.f64 %fd3, %fd126;
ld.param.u32 %r118, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r81, %r119, %r118;
mul.wide.u32 %rd16, %r81, 8;
add.s64 %rd17, %rd1, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p5 bra BB126_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd3;
}
mov.u32 %r122, -1023;
setp.gt.s32	%p6, %r120, 1048575;
mov.f64 %fd125, %fd3;
@%p6 bra BB126_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd5;
}
mov.u32 %r122, -1077;
mov.f64 %fd125, %fd5;

BB126_7:
mov.f64 %fd6, %fd125;
add.s32 %r84, %r120, -1;
setp.lt.u32	%p7, %r84, 2146435071;
@%p7 bra BB126_9;
bra.uni BB126_8;

BB126_9:
shr.u32 %r86, %r120, 20;
add.s32 %r123, %r122, %r86;
and.b32 %r87, %r120, -2146435073;
or.b32 %r88, %r87, 1072693248;
mov.b64 %fd127, {%r121, %r88};
setp.lt.s32	%p9, %r88, 1073127583;
@%p9 bra BB126_11;

{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd127;
}
add.s32 %r91, %r90, -1048576;
mov.b64 %fd127, {%r89, %r91};
add.s32 %r123, %r123, 1;

BB126_11:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r92, %r123, -2147483648;
mov.u32 %r93, 1127219200;
mov.b64 %fd58, {%r92, %r93};
mov.u32 %r94, -2147483648;
mov.b64 %fd59, {%r94, %r93};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB126_12;

BB126_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd6;
}
mov.b32 %f1, %r85;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd132, %fd7;

BB126_12:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p10, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p10 bra BB126_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd128;
}
mov.u32 %r126, -1023;
setp.gt.s32	%p11, %r124, 1048575;
@%p11 bra BB126_15;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd128;
}
mov.u32 %r126, -1077;

BB126_15:
add.s32 %r97, %r124, -1;
setp.lt.u32	%p12, %r97, 2146435071;
@%p12 bra BB126_17;
bra.uni BB126_16;

BB126_17:
shr.u32 %r99, %r124, 20;
add.s32 %r127, %r126, %r99;
and.b32 %r100, %r124, -2146435073;
or.b32 %r101, %r100, 1072693248;
mov.b64 %fd129, {%r125, %r101};
setp.lt.s32	%p14, %r101, 1073127583;
@%p14 bra BB126_19;

{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r103}, %fd129;
}
add.s32 %r104, %r103, -1048576;
mov.b64 %fd129, {%r102, %r104};
add.s32 %r127, %r127, 1;

BB126_19:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r105, %r127, -2147483648;
mov.u32 %r106, 1127219200;
mov.b64 %fd106, {%r105, %r106};
mov.u32 %r107, -2147483648;
mov.b64 %fd107, {%r107, %r106};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB126_20;

BB126_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd128;
}
mov.b32 %f2, %r98;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p13;

BB126_20:
mov.u32 %r117, %ntid.x;
mul.hi.u32 %r116, %r119, %r64;
mov.f64 %fd122, 0d3FF0000000000000;
add.s32 %r108, %r116, %r119;
shr.u32 %r109, %r108, %r65;
mul.lo.s32 %r110, %r109, %r67;
sub.s32 %r111, %r119, %r110;
mul.lo.s32 %r112, %r111, %r63;
mad.lo.s32 %r113, %r62, %r109, %r112;
mul.wide.u32 %rd18, %r113, 8;
add.s64 %rd19, %rd3, %rd18;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd19], %fd121;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r119, %r115, %r117, %r119;
setp.lt.u32	%p15, %r119, %r53;
@%p15 bra BB126_2;

BB126_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot127[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<129>;
.reg .f64 %fd<131>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot127;
cvta.local.u64 %SP, %rd35;
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r110, 0;
mov.pred %p1, 0;
@%p1 bra BB127_2;

BB127_1:
mul.wide.s32 %rd16, %r110, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p2, %r110, 27;
@%p2 bra BB127_1;

BB127_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r117, %r61, %r62, %r63;
setp.ge.u32	%p3, %r117, %r51;
@%p3 bra BB127_25;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r10, %r64, -1;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd6, %rd1, %rd20;

BB127_4:
mov.u32 %r112, %r117;
mov.u32 %r11, %r112;
mov.u64 %rd34, %rd6;
mul.hi.u32 %r12, %r11, %r55;
mov.u32 %r119, 0;
mov.u32 %r120, %r119;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r111, %r10;
mov.u32 %r115, %r11;
mov.u32 %r116, %r11;
@%p4 bra BB127_6;

BB127_5:
mov.u32 %r14, %r116;
mov.u32 %r13, %r111;
ld.local.u32 %r67, [%rd34+4];
rem.u32 %r68, %r14, %r67;
ld.local.u32 %r69, [%rd34+104];
mad.lo.s32 %r120, %r69, %r68, %r120;
div.u32 %r17, %r14, %r67;
add.s64 %rd34, %rd34, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r111, %r18;
mov.u32 %r115, %r17;
mov.u32 %r116, %r17;
mov.u32 %r119, %r120;
@%p5 bra BB127_5;

BB127_6:
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd32, %rd33;
add.s32 %r70, %r12, %r11;
shr.u32 %r71, %r70, %r56;
mul.lo.s32 %r72, %r71, %r58;
sub.s32 %r73, %r11, %r72;
mul.lo.s32 %r74, %r73, %r54;
mad.lo.s32 %r75, %r53, %r71, %r74;
mul.wide.u32 %rd21, %r75, 8;
add.s64 %rd10, %rd5, %rd21;
mul.lo.s32 %r76, %r11, %r109;
mul.wide.u32 %rd22, %r76, 8;
add.s64 %rd11, %rd4, %rd22;
ld.local.u32 %r77, [%rd32+108];
mad.lo.s32 %r78, %r77, %r115, %r119;
ld.local.u64 %rd23, [%rd32];
mul.wide.u32 %rd24, %r78, 8;
add.s64 %rd12, %rd23, %rd24;
ld.global.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB127_8;
bra.uni BB127_7;

BB127_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T227;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r79, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r79;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd10];

BB127_8:
mov.f64 %fd3, %fd124;
ld.global.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB127_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd3;
}
mov.u32 %r123, -1023;
setp.gt.s32	%p10, %r121, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB127_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd5;
}
mov.u32 %r123, -1077;
mov.f64 %fd123, %fd5;

BB127_11:
mov.f64 %fd6, %fd123;
add.s32 %r82, %r121, -1;
setp.lt.u32	%p11, %r82, 2146435071;
@%p11 bra BB127_13;
bra.uni BB127_12;

BB127_13:
shr.u32 %r84, %r121, 20;
add.s32 %r124, %r123, %r84;
and.b32 %r85, %r121, -2146435073;
or.b32 %r86, %r85, 1072693248;
mov.b64 %fd125, {%r122, %r86};
setp.lt.s32	%p13, %r86, 1073127583;
@%p13 bra BB127_15;

{
.reg .b32 %temp; 
mov.b64 {%r87, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd125;
}
add.s32 %r89, %r88, -1048576;
mov.b64 %fd125, {%r87, %r89};
add.s32 %r124, %r124, 1;

BB127_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r90, %r124, -2147483648;
mov.u32 %r91, 1127219200;
mov.b64 %fd58, {%r90, %r91};
mov.u32 %r92, -2147483648;
mov.b64 %fd59, {%r92, %r91};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB127_16;

BB127_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd6;
}
mov.b32 %f1, %r83;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB127_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB127_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd126;
}
mov.u32 %r127, -1023;
setp.gt.s32	%p15, %r125, 1048575;
@%p15 bra BB127_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd126;
}
mov.u32 %r127, -1077;

BB127_19:
add.s32 %r95, %r125, -1;
setp.lt.u32	%p16, %r95, 2146435071;
@%p16 bra BB127_21;
bra.uni BB127_20;

BB127_21:
shr.u32 %r97, %r125, 20;
add.s32 %r128, %r127, %r97;
and.b32 %r98, %r125, -2146435073;
or.b32 %r99, %r98, 1072693248;
mov.b64 %fd127, {%r126, %r99};
setp.lt.s32	%p18, %r99, 1073127583;
@%p18 bra BB127_23;

{
.reg .b32 %temp; 
mov.b64 {%r100, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd127;
}
add.s32 %r102, %r101, -1048576;
mov.b64 %fd127, {%r100, %r102};
add.s32 %r128, %r128, 1;

BB127_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r103, %r128, -2147483648;
mov.u32 %r104, 1127219200;
mov.b64 %fd106, {%r103, %r104};
mov.u32 %r105, -2147483648;
mov.b64 %fd107, {%r105, %r104};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB127_24;

BB127_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd126;
}
mov.b32 %f2, %r96;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB127_24:
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd12], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r117, %r107, %r61, %r11;
setp.lt.u32	%p19, %r117, %r108;
@%p19 bra BB127_4;

BB127_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<127>;
.reg .f64 %fd<133>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r118, %r70, %r71, %r72;
setp.ge.u32	%p1, %r118, %r53;
@%p1 bra BB128_21;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB128_2:
mul.hi.u32 %r73, %r118, %r56;
add.s32 %r74, %r73, %r118;
shr.u32 %r75, %r74, %r57;
mul.lo.s32 %r76, %r75, %r59;
sub.s32 %r77, %r118, %r76;
mul.lo.s32 %r78, %r77, %r55;
mad.lo.s32 %r79, %r54, %r75, %r78;
mul.wide.u32 %rd8, %r79, 8;
add.s64 %rd4, %rd2, %rd8;
mul.hi.u32 %r14, %r118, %r64;
ld.global.f64 %fd126, [%rd4];
setp.ltu.f64	%p2, %fd126, 0d0000000000000000;
setp.gtu.f64	%p3, %fd126, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB128_4;
bra.uni BB128_3;

BB128_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r80, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r80;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd4];

BB128_4:
mov.f64 %fd3, %fd126;
add.s32 %r81, %r14, %r118;
shr.u32 %r82, %r81, %r65;
mul.lo.s32 %r83, %r82, %r67;
sub.s32 %r84, %r118, %r83;
mul.lo.s32 %r85, %r84, %r63;
mad.lo.s32 %r86, %r62, %r82, %r85;
mul.wide.u32 %rd16, %r86, 8;
add.s64 %rd17, %rd3, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p5 bra BB128_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd3;
}
mov.u32 %r121, -1023;
setp.gt.s32	%p6, %r119, 1048575;
mov.f64 %fd125, %fd3;
@%p6 bra BB128_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd5;
}
mov.u32 %r121, -1077;
mov.f64 %fd125, %fd5;

BB128_7:
mov.f64 %fd6, %fd125;
add.s32 %r89, %r119, -1;
setp.lt.u32	%p7, %r89, 2146435071;
@%p7 bra BB128_9;
bra.uni BB128_8;

BB128_9:
shr.u32 %r91, %r119, 20;
add.s32 %r122, %r121, %r91;
and.b32 %r92, %r119, -2146435073;
or.b32 %r93, %r92, 1072693248;
mov.b64 %fd127, {%r120, %r93};
setp.lt.s32	%p9, %r93, 1073127583;
@%p9 bra BB128_11;

{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd127;
}
add.s32 %r96, %r95, -1048576;
mov.b64 %fd127, {%r94, %r96};
add.s32 %r122, %r122, 1;

BB128_11:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r97, %r122, -2147483648;
mov.u32 %r98, 1127219200;
mov.b64 %fd58, {%r97, %r98};
mov.u32 %r99, -2147483648;
mov.b64 %fd59, {%r99, %r98};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB128_12;

BB128_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd6;
}
mov.b32 %f1, %r90;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd132, %fd7;

BB128_12:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p10, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p10 bra BB128_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd128;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p11, %r123, 1048575;
@%p11 bra BB128_15;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd128;
}
mov.u32 %r125, -1077;

BB128_15:
add.s32 %r102, %r123, -1;
setp.lt.u32	%p12, %r102, 2146435071;
@%p12 bra BB128_17;
bra.uni BB128_16;

BB128_17:
shr.u32 %r104, %r123, 20;
add.s32 %r126, %r125, %r104;
and.b32 %r105, %r123, -2146435073;
or.b32 %r106, %r105, 1072693248;
mov.b64 %fd129, {%r124, %r106};
setp.lt.s32	%p14, %r106, 1073127583;
@%p14 bra BB128_19;

{
.reg .b32 %temp; 
mov.b64 {%r107, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd129;
}
add.s32 %r109, %r108, -1048576;
mov.b64 %fd129, {%r107, %r109};
add.s32 %r126, %r126, 1;

BB128_19:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r110, %r126, -2147483648;
mov.u32 %r111, 1127219200;
mov.b64 %fd106, {%r110, %r111};
mov.u32 %r112, -2147483648;
mov.b64 %fd107, {%r112, %r111};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB128_20;

BB128_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r103}, %fd128;
}
mov.b32 %f2, %r103;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p13;

BB128_20:
mov.u32 %r117, %ntid.x;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mov.f64 %fd122, 0d3FF0000000000000;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r113, %r118, %r116;
mul.wide.u32 %rd18, %r113, 8;
add.s64 %rd19, %rd1, %rd18;
st.global.f64 [%rd19], %fd121;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r118, %r115, %r117, %r118;
setp.lt.u32	%p15, %r118, %r53;
@%p15 bra BB128_2;

BB128_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .f32 %f<3>;
.reg .b32 %r<153>;
.reg .f64 %fd<133>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r74, %r75}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r76, %r77}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r78, %r79}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r82, %r83}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r84, %r85}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r86, %r87}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r65, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r90, %ntid.x;
mov.u32 %r91, %ctaid.x;
mov.u32 %r92, %tid.x;
mad.lo.s32 %r144, %r90, %r91, %r92;
setp.ge.u32	%p1, %r144, %r65;
@%p1 bra BB129_21;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB129_2:
mul.hi.u32 %r93, %r144, %r68;
add.s32 %r94, %r93, %r144;
shr.u32 %r95, %r94, %r69;
mul.lo.s32 %r96, %r95, %r71;
sub.s32 %r97, %r144, %r96;
mul.lo.s32 %r98, %r97, %r67;
mad.lo.s32 %r99, %r66, %r95, %r98;
mul.wide.u32 %rd8, %r99, 8;
add.s64 %rd4, %rd1, %rd8;
mul.hi.u32 %r18, %r144, %r76;
ld.global.f64 %fd126, [%rd4];
setp.ltu.f64	%p2, %fd126, 0d0000000000000000;
setp.gtu.f64	%p3, %fd126, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB129_4;
bra.uni BB129_3;

BB129_3:
mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T227;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r100, 57;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r100;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd4];

BB129_4:
mov.f64 %fd3, %fd126;
add.s32 %r101, %r18, %r144;
shr.u32 %r102, %r101, %r77;
mul.lo.s32 %r103, %r102, %r79;
sub.s32 %r104, %r144, %r103;
mul.lo.s32 %r105, %r104, %r75;
mad.lo.s32 %r106, %r74, %r102, %r105;
mul.wide.u32 %rd16, %r106, 8;
add.s64 %rd17, %rd2, %rd16;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p5 bra BB129_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r145}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r146, %temp}, %fd3;
}
mov.u32 %r147, -1023;
setp.gt.s32	%p6, %r145, 1048575;
mov.f64 %fd125, %fd3;
@%p6 bra BB129_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r145}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r146, %temp}, %fd5;
}
mov.u32 %r147, -1077;
mov.f64 %fd125, %fd5;

BB129_7:
mov.f64 %fd6, %fd125;
add.s32 %r109, %r145, -1;
setp.lt.u32	%p7, %r109, 2146435071;
@%p7 bra BB129_9;
bra.uni BB129_8;

BB129_9:
shr.u32 %r111, %r145, 20;
add.s32 %r148, %r147, %r111;
and.b32 %r112, %r145, -2146435073;
or.b32 %r113, %r112, 1072693248;
mov.b64 %fd127, {%r146, %r113};
setp.lt.s32	%p9, %r113, 1073127583;
@%p9 bra BB129_11;

{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r115}, %fd127;
}
add.s32 %r116, %r115, -1048576;
mov.b64 %fd127, {%r114, %r116};
add.s32 %r148, %r148, 1;

BB129_11:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r117, %r148, -2147483648;
mov.u32 %r118, 1127219200;
mov.b64 %fd58, {%r117, %r118};
mov.u32 %r119, -2147483648;
mov.b64 %fd59, {%r119, %r118};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB129_12;

BB129_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd6;
}
mov.b32 %f1, %r110;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd132, %fd7;

BB129_12:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p10, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p10 bra BB129_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r149}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r150, %temp}, %fd128;
}
mov.u32 %r151, -1023;
setp.gt.s32	%p11, %r149, 1048575;
@%p11 bra BB129_15;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r149}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r150, %temp}, %fd128;
}
mov.u32 %r151, -1077;

BB129_15:
add.s32 %r122, %r149, -1;
setp.lt.u32	%p12, %r122, 2146435071;
@%p12 bra BB129_17;
bra.uni BB129_16;

BB129_17:
shr.u32 %r124, %r149, 20;
add.s32 %r152, %r151, %r124;
and.b32 %r125, %r149, -2146435073;
or.b32 %r126, %r125, 1072693248;
mov.b64 %fd129, {%r150, %r126};
setp.lt.s32	%p14, %r126, 1073127583;
@%p14 bra BB129_19;

{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r128}, %fd129;
}
add.s32 %r129, %r128, -1048576;
mov.b64 %fd129, {%r127, %r129};
add.s32 %r152, %r152, 1;

BB129_19:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r130, %r152, -2147483648;
mov.u32 %r131, 1127219200;
mov.b64 %fd106, {%r130, %r131};
mov.u32 %r132, -2147483648;
mov.b64 %fd107, {%r132, %r131};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB129_20;

BB129_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd128;
}
mov.b32 %f2, %r123;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p13;

BB129_20:
ld.param.u32 %r143, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r142, %ntid.x;
mul.hi.u32 %r141, %r144, %r84;
mov.f64 %fd122, 0d3FF0000000000000;
add.s32 %r133, %r141, %r144;
shr.u32 %r134, %r133, %r85;
mul.lo.s32 %r135, %r134, %r87;
sub.s32 %r136, %r144, %r135;
mul.lo.s32 %r137, %r136, %r83;
mad.lo.s32 %r138, %r82, %r134, %r137;
mul.wide.u32 %rd18, %r138, 8;
add.s64 %rd19, %rd3, %rd18;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd19], %fd121;
mov.u32 %r140, %nctaid.x;
mad.lo.s32 %r144, %r140, %r142, %r144;
setp.lt.u32	%p15, %r144, %r143;
@%p15 bra BB129_2;

BB129_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot130[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<3>;
.reg .b32 %r<155>;
.reg .f64 %fd<133>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot130;
cvta.local.u64 %SP, %rd35;
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r73, %r74}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r75, %r76}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r77, %r78}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r63, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r136, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd16, %r136, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r136, %r136, 1;
setp.lt.u32	%p2, %r136, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r81, %ntid.x;
mov.u32 %r82, %ctaid.x;
mov.u32 %r83, %tid.x;
mad.lo.s32 %r143, %r81, %r82, %r83;
setp.ge.u32	%p3, %r143, %r63;
@%p3 bra BB130_25;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r84, [%rd1+208];
mul.wide.s32 %rd20, %r84, 4;
add.s64 %rd6, %rd1, %rd20;

BB130_4:
mov.u32 %r138, %r143;
mov.u32 %r15, %r138;
add.s32 %r137, %r84, -1;
mov.u64 %rd34, %rd6;
mul.hi.u32 %r16, %r15, %r67;
mul.hi.u32 %r17, %r15, %r75;
mov.u32 %r145, 0;
mov.u32 %r146, %r145;
setp.lt.s32	%p4, %r137, 1;
mov.u32 %r141, %r15;
mov.u32 %r142, %r15;
@%p4 bra BB130_6;

BB130_5:
mov.u32 %r19, %r142;
ld.local.u32 %r87, [%rd34+4];
rem.u32 %r88, %r19, %r87;
ld.local.u32 %r89, [%rd34+104];
mad.lo.s32 %r146, %r89, %r88, %r146;
div.u32 %r22, %r19, %r87;
add.s64 %rd34, %rd34, -4;
add.s32 %r137, %r137, -1;
setp.gt.s32	%p5, %r137, 0;
mov.u32 %r141, %r22;
mov.u32 %r142, %r22;
mov.u32 %r145, %r146;
@%p5 bra BB130_5;

BB130_6:
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd32, %rd33;
add.s32 %r90, %r16, %r15;
shr.u32 %r91, %r90, %r68;
mul.lo.s32 %r92, %r91, %r70;
sub.s32 %r93, %r15, %r92;
mul.lo.s32 %r94, %r93, %r66;
mad.lo.s32 %r95, %r65, %r91, %r94;
mul.wide.u32 %rd21, %r95, 8;
add.s64 %rd10, %rd4, %rd21;
add.s32 %r96, %r17, %r15;
shr.u32 %r97, %r96, %r76;
mul.lo.s32 %r98, %r97, %r78;
sub.s32 %r99, %r15, %r98;
mul.lo.s32 %r100, %r99, %r74;
mad.lo.s32 %r101, %r73, %r97, %r100;
mul.wide.u32 %rd22, %r101, 8;
add.s64 %rd11, %rd5, %rd22;
ld.local.u32 %r102, [%rd32+108];
mad.lo.s32 %r103, %r102, %r141, %r145;
ld.local.u64 %rd23, [%rd32];
mul.wide.u32 %rd24, %r103, 8;
add.s64 %rd12, %rd23, %rd24;
ld.global.f64 %fd126, [%rd10];
setp.ltu.f64	%p6, %fd126, 0d0000000000000000;
setp.gtu.f64	%p7, %fd126, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB130_8;
bra.uni BB130_7;

BB130_7:
mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T227;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r104, 57;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r104;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd10];

BB130_8:
mov.f64 %fd3, %fd126;
ld.global.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p9 bra BB130_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r147}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r148, %temp}, %fd3;
}
mov.u32 %r149, -1023;
setp.gt.s32	%p10, %r147, 1048575;
mov.f64 %fd125, %fd3;
@%p10 bra BB130_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r147}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r148, %temp}, %fd5;
}
mov.u32 %r149, -1077;
mov.f64 %fd125, %fd5;

BB130_11:
mov.f64 %fd6, %fd125;
add.s32 %r107, %r147, -1;
setp.lt.u32	%p11, %r107, 2146435071;
@%p11 bra BB130_13;
bra.uni BB130_12;

BB130_13:
shr.u32 %r109, %r147, 20;
add.s32 %r150, %r149, %r109;
and.b32 %r110, %r147, -2146435073;
or.b32 %r111, %r110, 1072693248;
mov.b64 %fd127, {%r148, %r111};
setp.lt.s32	%p13, %r111, 1073127583;
@%p13 bra BB130_15;

{
.reg .b32 %temp; 
mov.b64 {%r112, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd127;
}
add.s32 %r114, %r113, -1048576;
mov.b64 %fd127, {%r112, %r114};
add.s32 %r150, %r150, 1;

BB130_15:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r115, %r150, -2147483648;
mov.u32 %r116, 1127219200;
mov.b64 %fd58, {%r115, %r116};
mov.u32 %r117, -2147483648;
mov.b64 %fd59, {%r117, %r116};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB130_16;

BB130_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd6;
}
mov.b32 %f1, %r108;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd132, %fd7;

BB130_16:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p14, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p14 bra BB130_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r151}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r152, %temp}, %fd128;
}
mov.u32 %r153, -1023;
setp.gt.s32	%p15, %r151, 1048575;
@%p15 bra BB130_19;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r151}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r152, %temp}, %fd128;
}
mov.u32 %r153, -1077;

BB130_19:
add.s32 %r120, %r151, -1;
setp.lt.u32	%p16, %r120, 2146435071;
@%p16 bra BB130_21;
bra.uni BB130_20;

BB130_21:
shr.u32 %r122, %r151, 20;
add.s32 %r154, %r153, %r122;
and.b32 %r123, %r151, -2146435073;
or.b32 %r124, %r123, 1072693248;
mov.b64 %fd129, {%r152, %r124};
setp.lt.s32	%p18, %r124, 1073127583;
@%p18 bra BB130_23;

{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd129;
}
add.s32 %r127, %r126, -1048576;
mov.b64 %fd129, {%r125, %r127};
add.s32 %r154, %r154, 1;

BB130_23:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r128, %r154, -2147483648;
mov.u32 %r129, 1127219200;
mov.b64 %fd106, {%r128, %r129};
mov.u32 %r130, -2147483648;
mov.b64 %fd107, {%r130, %r129};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB130_24;

BB130_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd128;
}
mov.b32 %f2, %r121;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p17;

BB130_24:
mov.u32 %r134, %ntid.x;
mov.f64 %fd122, 0d3FF0000000000000;
ld.param.u32 %r133, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd12], %fd121;
mov.u32 %r132, %nctaid.x;
mad.lo.s32 %r143, %r132, %r134, %r15;
setp.lt.u32	%p19, %r143, %r133;
@%p19 bra BB130_4;

BB130_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot131[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<127>;
.reg .f64 %fd<131>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot131;
cvta.local.u64 %SP, %rd35;
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r108, 0;
mov.pred %p1, 0;
@%p1 bra BB131_2;

BB131_1:
mul.wide.s32 %rd15, %r108, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r108, %r108, 1;
setp.lt.u32	%p2, %r108, 27;
@%p2 bra BB131_1;

BB131_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r115, %r61, %r62, %r63;
setp.ge.u32	%p3, %r115, %r51;
@%p3 bra BB131_25;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r10, %r64, -1;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd6, %rd1, %rd19;

BB131_4:
mov.u32 %r110, %r115;
mov.u32 %r11, %r110;
mov.u64 %rd34, %rd6;
mul.hi.u32 %r12, %r11, %r55;
mov.u32 %r117, 0;
mov.u32 %r118, %r117;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r109, %r10;
mov.u32 %r113, %r11;
mov.u32 %r114, %r11;
@%p4 bra BB131_6;

BB131_5:
mov.u32 %r14, %r114;
mov.u32 %r13, %r109;
ld.local.u32 %r67, [%rd34+4];
rem.u32 %r68, %r14, %r67;
ld.local.u32 %r69, [%rd34+104];
mad.lo.s32 %r118, %r69, %r68, %r118;
div.u32 %r17, %r14, %r67;
add.s64 %rd34, %rd34, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r109, %r18;
mov.u32 %r113, %r17;
mov.u32 %r114, %r17;
mov.u32 %r117, %r118;
@%p5 bra BB131_5;

BB131_6:
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd32, %rd33;
add.s32 %r70, %r12, %r11;
shr.u32 %r71, %r70, %r56;
mul.lo.s32 %r72, %r71, %r58;
sub.s32 %r73, %r11, %r72;
mul.lo.s32 %r74, %r73, %r54;
mad.lo.s32 %r75, %r53, %r71, %r74;
mul.wide.u32 %rd20, %r75, 8;
add.s64 %rd10, %rd5, %rd20;
ld.local.u32 %r76, [%rd32+108];
mad.lo.s32 %r77, %r76, %r113, %r117;
ld.local.u64 %rd21, [%rd32];
mul.wide.u32 %rd22, %r77, 8;
add.s64 %rd11, %rd21, %rd22;
ld.global.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB131_8;
bra.uni BB131_7;

BB131_7:
mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T227;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r78, 57;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r78;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd10];

BB131_8:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd11];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB131_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd3;
}
mov.u32 %r121, -1023;
setp.gt.s32	%p10, %r119, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB131_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd5;
}
mov.u32 %r121, -1077;
mov.f64 %fd123, %fd5;

BB131_11:
mov.f64 %fd6, %fd123;
add.s32 %r81, %r119, -1;
setp.lt.u32	%p11, %r81, 2146435071;
@%p11 bra BB131_13;
bra.uni BB131_12;

BB131_13:
shr.u32 %r83, %r119, 20;
add.s32 %r122, %r121, %r83;
and.b32 %r84, %r119, -2146435073;
or.b32 %r85, %r84, 1072693248;
mov.b64 %fd125, {%r120, %r85};
setp.lt.s32	%p13, %r85, 1073127583;
@%p13 bra BB131_15;

{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd125;
}
add.s32 %r88, %r87, -1048576;
mov.b64 %fd125, {%r86, %r88};
add.s32 %r122, %r122, 1;

BB131_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r89, %r122, -2147483648;
mov.u32 %r90, 1127219200;
mov.b64 %fd58, {%r89, %r90};
mov.u32 %r91, -2147483648;
mov.b64 %fd59, {%r91, %r90};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB131_16;

BB131_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd6;
}
mov.b32 %f1, %r82;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB131_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB131_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd126;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p15, %r123, 1048575;
@%p15 bra BB131_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd126;
}
mov.u32 %r125, -1077;

BB131_19:
add.s32 %r94, %r123, -1;
setp.lt.u32	%p16, %r94, 2146435071;
@%p16 bra BB131_21;
bra.uni BB131_20;

BB131_21:
shr.u32 %r96, %r123, 20;
add.s32 %r126, %r125, %r96;
and.b32 %r97, %r123, -2146435073;
or.b32 %r98, %r97, 1072693248;
mov.b64 %fd127, {%r124, %r98};
setp.lt.s32	%p18, %r98, 1073127583;
@%p18 bra BB131_23;

{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd127;
}
add.s32 %r101, %r100, -1048576;
mov.b64 %fd127, {%r99, %r101};
add.s32 %r126, %r126, 1;

BB131_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r102, %r126, -2147483648;
mov.u32 %r103, 1127219200;
mov.b64 %fd106, {%r102, %r103};
mov.u32 %r104, -2147483648;
mov.b64 %fd107, {%r104, %r103};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB131_24;

BB131_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd126;
}
mov.b32 %f2, %r95;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB131_24:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r105, %r11, %r50;
mul.wide.u32 %rd30, %r105, 8;
add.s64 %rd31, %rd4, %rd30;
st.global.f64 [%rd31], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r115, %r107, %r61, %r11;
setp.lt.u32	%p19, %r115, %r51;
@%p19 bra BB131_4;

BB131_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot132[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<3>;
.reg .b32 %r<152>;
.reg .f64 %fd<133>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot132;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r74, %r75}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r76, %r77}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r78, %r79}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r64, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r135, 0;
mov.pred %p1, 0;
@%p1 bra BB132_2;

BB132_1:
mul.wide.s32 %rd14, %r135, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r135, %r135, 1;
setp.lt.u32	%p2, %r135, 27;
@%p2 bra BB132_1;

BB132_2:
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mov.u32 %r84, %tid.x;
mad.lo.s32 %r142, %r82, %r83, %r84;
setp.ge.u32	%p3, %r142, %r64;
@%p3 bra BB132_26;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;

BB132_4:
mov.u32 %r137, %r142;
mov.u32 %r14, %r137;
mul.hi.u32 %r15, %r14, %r68;
ld.local.u32 %r16, [%rd1+208];
add.s32 %r136, %r16, -1;
mov.u32 %r143, 0;
setp.lt.s32	%p4, %r136, 1;
mov.u32 %r140, %r14;
@%p4 bra BB132_7;

mul.wide.s32 %rd18, %r16, 4;
add.s64 %rd31, %rd1, %rd18;
mov.u32 %r143, 0;
mov.u32 %r141, %r14;

BB132_6:
ld.local.u32 %r87, [%rd31+4];
rem.u32 %r88, %r141, %r87;
ld.local.u32 %r89, [%rd31+104];
mad.lo.s32 %r143, %r89, %r88, %r143;
div.u32 %r141, %r141, %r87;
add.s64 %rd31, %rd31, -4;
add.s32 %r136, %r136, -1;
setp.gt.s32	%p5, %r136, 0;
mov.u32 %r139, %r141;
mov.u32 %r140, %r139;
@%p5 bra BB132_6;

BB132_7:
mov.u32 %r24, %r140;
add.s32 %r90, %r15, %r14;
shr.u32 %r91, %r90, %r69;
mul.lo.s32 %r92, %r91, %r71;
sub.s32 %r93, %r14, %r92;
mul.lo.s32 %r94, %r93, %r67;
mad.lo.s32 %r95, %r66, %r91, %r94;
mul.wide.u32 %rd19, %r95, 8;
add.s64 %rd9, %rd4, %rd19;
ld.local.u32 %r96, [%rd1+108];
mad.lo.s32 %r97, %r96, %r24, %r143;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r97, 8;
add.s64 %rd10, %rd20, %rd21;
ld.global.f64 %fd126, [%rd9];
setp.ltu.f64	%p6, %fd126, 0d0000000000000000;
setp.gtu.f64	%p7, %fd126, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB132_9;
bra.uni BB132_8;

BB132_8:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T227;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r98, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd126, [%rd9];

BB132_9:
mov.f64 %fd3, %fd126;
ld.f64 %fd4, [%rd10];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p9 bra BB132_17;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r145, %temp}, %fd3;
}
mov.u32 %r146, -1023;
setp.gt.s32	%p10, %r144, 1048575;
mov.f64 %fd125, %fd3;
@%p10 bra BB132_12;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r145, %temp}, %fd5;
}
mov.u32 %r146, -1077;
mov.f64 %fd125, %fd5;

BB132_12:
mov.f64 %fd6, %fd125;
add.s32 %r101, %r144, -1;
setp.lt.u32	%p11, %r101, 2146435071;
@%p11 bra BB132_14;
bra.uni BB132_13;

BB132_14:
shr.u32 %r103, %r144, 20;
add.s32 %r147, %r146, %r103;
and.b32 %r104, %r144, -2146435073;
or.b32 %r105, %r104, 1072693248;
mov.b64 %fd127, {%r145, %r105};
setp.lt.s32	%p13, %r105, 1073127583;
@%p13 bra BB132_16;

{
.reg .b32 %temp; 
mov.b64 {%r106, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r107}, %fd127;
}
add.s32 %r108, %r107, -1048576;
mov.b64 %fd127, {%r106, %r108};
add.s32 %r147, %r147, 1;

BB132_16:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r109, %r147, -2147483648;
mov.u32 %r110, 1127219200;
mov.b64 %fd58, {%r109, %r110};
mov.u32 %r111, -2147483648;
mov.b64 %fd59, {%r111, %r110};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB132_17;

BB132_13:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r102}, %fd6;
}
mov.b32 %f1, %r102;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd132, %fd7;

BB132_17:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p14, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p14 bra BB132_25;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd128;
}
mov.u32 %r150, -1023;
setp.gt.s32	%p15, %r148, 1048575;
@%p15 bra BB132_20;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd128;
}
mov.u32 %r150, -1077;

BB132_20:
add.s32 %r114, %r148, -1;
setp.lt.u32	%p16, %r114, 2146435071;
@%p16 bra BB132_22;
bra.uni BB132_21;

BB132_22:
shr.u32 %r116, %r148, 20;
add.s32 %r151, %r150, %r116;
and.b32 %r117, %r148, -2146435073;
or.b32 %r118, %r117, 1072693248;
mov.b64 %fd129, {%r149, %r118};
setp.lt.s32	%p18, %r118, 1073127583;
@%p18 bra BB132_24;

{
.reg .b32 %temp; 
mov.b64 {%r119, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd129;
}
add.s32 %r121, %r120, -1048576;
mov.b64 %fd129, {%r119, %r121};
add.s32 %r151, %r151, 1;

BB132_24:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r122, %r151, -2147483648;
mov.u32 %r123, 1127219200;
mov.b64 %fd106, {%r122, %r123};
mov.u32 %r124, -2147483648;
mov.b64 %fd107, {%r124, %r123};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB132_25;

BB132_21:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r115}, %fd128;
}
mov.b32 %f2, %r115;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p17;

BB132_25:
mul.hi.u32 %r134, %r14, %r76;
mov.f64 %fd122, 0d3FF0000000000000;
ld.param.u32 %r133, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r125, %r134, %r14;
shr.u32 %r126, %r125, %r77;
mul.lo.s32 %r127, %r126, %r79;
sub.s32 %r128, %r14, %r127;
mul.lo.s32 %r129, %r128, %r75;
mad.lo.s32 %r130, %r74, %r126, %r129;
mul.wide.u32 %rd29, %r130, 8;
add.s64 %rd30, %rd5, %rd29;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd30], %fd121;
mov.u32 %r132, %nctaid.x;
mad.lo.s32 %r142, %r132, %r82, %r14;
setp.lt.u32	%p19, %r142, %r133;
@%p19 bra BB132_4;

BB132_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot133[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .f32 %f<3>;
.reg .b32 %r<156>;
.reg .f64 %fd<131>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot133;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r61, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r126, 0;
mov.pred %p1, 0;
@%p1 bra BB133_2;

BB133_1:
mul.wide.s32 %rd22, %r126, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r126, %r126, 1;
setp.lt.u32	%p2, %r126, 27;
@%p2 bra BB133_1;

BB133_2:
mov.u32 %r127, 0;
@%p1 bra BB133_4;

BB133_3:
mul.wide.s32 %rd26, %r127, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r127, %r127, 1;
setp.lt.u32	%p4, %r127, 27;
@%p4 bra BB133_3;

BB133_4:
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mov.u32 %r74, %tid.x;
mad.lo.s32 %r140, %r72, %r73, %r74;
setp.ge.u32	%p5, %r140, %r61;
@%p5 bra BB133_30;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r75, [%rd2+208];
add.s32 %r11, %r75, -1;
mul.wide.s32 %rd30, %r75, 4;
add.s64 %rd9, %rd2, %rd30;

BB133_6:
mov.u32 %r130, %r140;
mov.u32 %r12, %r130;
mov.u64 %rd46, %rd9;
mul.hi.u32 %r13, %r12, %r65;
mov.u32 %r77, 0;
mov.u32 %r147, %r77;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r128, %r11;
mov.u32 %r138, %r12;
mov.u32 %r139, %r12;
mov.u32 %r146, %r77;
@%p6 bra BB133_8;

BB133_7:
mov.u32 %r15, %r139;
mov.u32 %r14, %r128;
ld.local.u32 %r78, [%rd46+4];
rem.u32 %r79, %r15, %r78;
ld.local.u32 %r80, [%rd46+104];
mad.lo.s32 %r147, %r80, %r79, %r147;
div.u32 %r18, %r15, %r78;
add.s64 %rd46, %rd46, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p7, %r19, 0;
mov.u32 %r128, %r19;
mov.u32 %r138, %r18;
mov.u32 %r139, %r18;
mov.u32 %r141, %r147;
mov.u32 %r146, %r141;
@%p7 bra BB133_7;

BB133_8:
mov.u32 %r21, %r146;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd44, %rd45;
add.s32 %r82, %r13, %r12;
shr.u32 %r83, %r82, %r66;
mul.lo.s32 %r84, %r83, %r68;
sub.s32 %r85, %r12, %r84;
mul.lo.s32 %r86, %r85, %r64;
mad.lo.s32 %r87, %r63, %r83, %r86;
mul.wide.u32 %rd31, %r87, 8;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r88, [%rd44+108];
mad.lo.s32 %r89, %r88, %r138, %r21;
ld.local.u64 %rd32, [%rd44];
mul.wide.u32 %rd33, %r89, 8;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r129, %r22, -1;
setp.lt.s32	%p8, %r129, 1;
mov.u32 %r136, %r12;
mov.u32 %r144, %r77;
@%p8 bra BB133_11;

mul.wide.s32 %rd34, %r22, 4;
add.s64 %rd47, %rd3, %rd34;
mov.u32 %r145, 0;
mov.u32 %r137, %r12;

BB133_10:
ld.local.u32 %r91, [%rd47+4];
rem.u32 %r92, %r137, %r91;
ld.local.u32 %r93, [%rd47+104];
mad.lo.s32 %r145, %r93, %r92, %r145;
div.u32 %r137, %r137, %r91;
add.s64 %rd47, %rd47, -4;
add.s32 %r129, %r129, -1;
setp.gt.s32	%p9, %r129, 0;
mov.u32 %r136, %r137;
mov.u32 %r144, %r145;
@%p9 bra BB133_10;

BB133_11:
ld.local.u32 %r94, [%rd3+108];
mad.lo.s32 %r95, %r94, %r136, %r144;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r95, 8;
add.s64 %rd18, %rd35, %rd36;
ld.global.f64 %fd124, [%rd13];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB133_13;
bra.uni BB133_12;

BB133_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T227;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r96, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r96;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd13];

BB133_13:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd14];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB133_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd3;
}
mov.u32 %r150, -1023;
setp.gt.s32	%p14, %r148, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB133_16;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd5;
}
mov.u32 %r150, -1077;
mov.f64 %fd123, %fd5;

BB133_16:
mov.f64 %fd6, %fd123;
add.s32 %r99, %r148, -1;
setp.lt.u32	%p15, %r99, 2146435071;
@%p15 bra BB133_18;
bra.uni BB133_17;

BB133_18:
shr.u32 %r101, %r148, 20;
add.s32 %r151, %r150, %r101;
and.b32 %r102, %r148, -2146435073;
or.b32 %r103, %r102, 1072693248;
mov.b64 %fd125, {%r149, %r103};
setp.lt.s32	%p17, %r103, 1073127583;
@%p17 bra BB133_20;

{
.reg .b32 %temp; 
mov.b64 {%r104, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r105}, %fd125;
}
add.s32 %r106, %r105, -1048576;
mov.b64 %fd125, {%r104, %r106};
add.s32 %r151, %r151, 1;

BB133_20:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r107, %r151, -2147483648;
mov.u32 %r108, 1127219200;
mov.b64 %fd58, {%r107, %r108};
mov.u32 %r109, -2147483648;
mov.b64 %fd59, {%r109, %r108};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB133_21;

BB133_17:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd6;
}
mov.b32 %f1, %r100;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB133_21:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB133_29;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r152}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r153, %temp}, %fd126;
}
mov.u32 %r154, -1023;
setp.gt.s32	%p19, %r152, 1048575;
@%p19 bra BB133_24;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r152}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r153, %temp}, %fd126;
}
mov.u32 %r154, -1077;

BB133_24:
add.s32 %r112, %r152, -1;
setp.lt.u32	%p20, %r112, 2146435071;
@%p20 bra BB133_26;
bra.uni BB133_25;

BB133_26:
shr.u32 %r114, %r152, 20;
add.s32 %r155, %r154, %r114;
and.b32 %r115, %r152, -2146435073;
or.b32 %r116, %r115, 1072693248;
mov.b64 %fd127, {%r153, %r116};
setp.lt.s32	%p22, %r116, 1073127583;
@%p22 bra BB133_28;

{
.reg .b32 %temp; 
mov.b64 {%r117, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r118}, %fd127;
}
add.s32 %r119, %r118, -1048576;
mov.b64 %fd127, {%r117, %r119};
add.s32 %r155, %r155, 1;

BB133_28:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r120, %r155, -2147483648;
mov.u32 %r121, 1127219200;
mov.b64 %fd106, {%r120, %r121};
mov.u32 %r122, -2147483648;
mov.b64 %fd107, {%r122, %r121};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB133_29;

BB133_25:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd126;
}
mov.b32 %f2, %r113;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB133_29:
ld.param.u32 %r125, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd18], %fd121;
mov.u32 %r124, %nctaid.x;
mad.lo.s32 %r140, %r124, %r72, %r12;
setp.lt.u32	%p23, %r140, %r125;
@%p23 bra BB133_6;

BB133_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot134[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<102>;
.reg .f64 %fd<131>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot134;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r83, 0;
mov.pred %p1, 0;
@%p1 bra BB134_2;

BB134_1:
mul.wide.s32 %rd14, %r83, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p2, %r83, 27;
@%p2 bra BB134_1;

BB134_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r90, %r41, %r42, %r43;
setp.ge.u32	%p3, %r90, %r39;
@%p3 bra BB134_25;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r6, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB134_4:
mov.u32 %r85, %r90;
mov.u32 %r7, %r85;
mov.u64 %rd32, %rd6;
mov.u32 %r92, 0;
mov.u32 %r93, %r92;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r84, %r6;
mov.u32 %r88, %r7;
mov.u32 %r89, %r7;
@%p4 bra BB134_6;

BB134_5:
mov.u32 %r9, %r89;
mov.u32 %r8, %r84;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r9, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r93, %r49, %r48, %r93;
div.u32 %r12, %r9, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r84, %r13;
mov.u32 %r88, %r12;
mov.u32 %r89, %r12;
mov.u32 %r92, %r93;
@%p5 bra BB134_5;

BB134_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r88, %r92;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r51, 8;
add.s64 %rd10, %rd19, %rd20;
ld.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB134_8;
bra.uni BB134_7;

BB134_7:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T227;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r52, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd10];

BB134_8:
mov.f64 %fd3, %fd124;
mul.lo.s32 %r53, %r7, %r37;
mul.wide.u32 %rd28, %r53, 8;
add.s64 %rd29, %rd4, %rd28;
ld.global.f64 %fd4, [%rd29];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB134_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd3;
}
mov.u32 %r96, -1023;
setp.gt.s32	%p10, %r94, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB134_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd5;
}
mov.u32 %r96, -1077;
mov.f64 %fd123, %fd5;

BB134_11:
mov.f64 %fd6, %fd123;
add.s32 %r56, %r94, -1;
setp.lt.u32	%p11, %r56, 2146435071;
@%p11 bra BB134_13;
bra.uni BB134_12;

BB134_13:
shr.u32 %r58, %r94, 20;
add.s32 %r97, %r96, %r58;
and.b32 %r59, %r94, -2146435073;
or.b32 %r60, %r59, 1072693248;
mov.b64 %fd125, {%r95, %r60};
setp.lt.s32	%p13, %r60, 1073127583;
@%p13 bra BB134_15;

{
.reg .b32 %temp; 
mov.b64 {%r61, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r62}, %fd125;
}
add.s32 %r63, %r62, -1048576;
mov.b64 %fd125, {%r61, %r63};
add.s32 %r97, %r97, 1;

BB134_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r64, %r97, -2147483648;
mov.u32 %r65, 1127219200;
mov.b64 %fd58, {%r64, %r65};
mov.u32 %r66, -2147483648;
mov.b64 %fd59, {%r66, %r65};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB134_16;

BB134_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f1, %r57;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB134_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB134_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p15, %r98, 1048575;
@%p15 bra BB134_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd126;
}
mov.u32 %r100, -1077;

BB134_19:
add.s32 %r69, %r98, -1;
setp.lt.u32	%p16, %r69, 2146435071;
@%p16 bra BB134_21;
bra.uni BB134_20;

BB134_21:
shr.u32 %r71, %r98, 20;
add.s32 %r101, %r100, %r71;
and.b32 %r72, %r98, -2146435073;
or.b32 %r73, %r72, 1072693248;
mov.b64 %fd127, {%r99, %r73};
setp.lt.s32	%p18, %r73, 1073127583;
@%p18 bra BB134_23;

{
.reg .b32 %temp; 
mov.b64 {%r74, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd127;
}
add.s32 %r76, %r75, -1048576;
mov.b64 %fd127, {%r74, %r76};
add.s32 %r101, %r101, 1;

BB134_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r77, %r101, -2147483648;
mov.u32 %r78, 1127219200;
mov.b64 %fd106, {%r77, %r78};
mov.u32 %r79, -2147483648;
mov.b64 %fd107, {%r79, %r78};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB134_24;

BB134_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd126;
}
mov.b32 %f2, %r70;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB134_24:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r80, %r7, %r38;
mul.wide.u32 %rd30, %r80, 8;
add.s64 %rd31, %rd5, %rd30;
st.global.f64 [%rd31], %fd121;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r90, %r82, %r41, %r7;
setp.lt.u32	%p19, %r90, %r39;
@%p19 bra BB134_4;

BB134_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot135[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<125>;
.reg .f64 %fd<131>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot135;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r108, 0;
mov.pred %p1, 0;
@%p1 bra BB135_2;

BB135_1:
mul.wide.s32 %rd13, %r108, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r108, %r108, 1;
setp.lt.u32	%p2, %r108, 27;
@%p2 bra BB135_1;

BB135_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r115, %r62, %r63, %r64;
setp.ge.u32	%p3, %r115, %r52;
@%p3 bra BB135_26;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB135_4:
mov.u32 %r110, %r115;
mov.u32 %r10, %r110;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r109, %r11, -1;
mov.u32 %r116, 0;
setp.lt.s32	%p4, %r109, 1;
mov.u32 %r113, %r10;
@%p4 bra BB135_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd31, %rd1, %rd17;
mov.u32 %r116, 0;
mov.u32 %r114, %r10;

BB135_6:
ld.local.u32 %r67, [%rd31+4];
rem.u32 %r68, %r114, %r67;
ld.local.u32 %r69, [%rd31+104];
mad.lo.s32 %r116, %r69, %r68, %r116;
div.u32 %r114, %r114, %r67;
add.s64 %rd31, %rd31, -4;
add.s32 %r109, %r109, -1;
setp.gt.s32	%p5, %r109, 0;
mov.u32 %r112, %r114;
mov.u32 %r113, %r112;
@%p5 bra BB135_6;

BB135_7:
mov.u32 %r19, %r113;
ld.local.u32 %r70, [%rd1+108];
mad.lo.s32 %r71, %r70, %r19, %r116;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r71, 8;
add.s64 %rd9, %rd18, %rd19;
mul.hi.u32 %r21, %r10, %r56;
ld.f64 %fd124, [%rd9];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB135_9;
bra.uni BB135_8;

BB135_8:
mov.u64 %rd20, $str;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, $str1;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, __T227;
cvta.global.u64 %rd25, %rd24;
mov.u32 %r72, 57;
mov.u64 %rd26, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd21;
.param .b64 param1;
st.param.b64	[param1+0], %rd23;
.param .b32 param2;
st.param.b32	[param2+0], %r72;
.param .b64 param3;
st.param.b64	[param3+0], %rd25;
.param .b64 param4;
st.param.b64	[param4+0], %rd26;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd9];

BB135_9:
mov.f64 %fd3, %fd124;
mul.lo.s32 %r73, %r10, %r43;
mul.wide.u32 %rd27, %r73, 8;
add.s64 %rd28, %rd4, %rd27;
ld.global.f64 %fd4, [%rd28];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB135_17;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r117}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd3;
}
mov.u32 %r119, -1023;
setp.gt.s32	%p10, %r117, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB135_12;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r117}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd5;
}
mov.u32 %r119, -1077;
mov.f64 %fd123, %fd5;

BB135_12:
mov.f64 %fd6, %fd123;
add.s32 %r76, %r117, -1;
setp.lt.u32	%p11, %r76, 2146435071;
@%p11 bra BB135_14;
bra.uni BB135_13;

BB135_14:
shr.u32 %r78, %r117, 20;
add.s32 %r120, %r119, %r78;
and.b32 %r79, %r117, -2146435073;
or.b32 %r80, %r79, 1072693248;
mov.b64 %fd125, {%r118, %r80};
setp.lt.s32	%p13, %r80, 1073127583;
@%p13 bra BB135_16;

{
.reg .b32 %temp; 
mov.b64 {%r81, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd125;
}
add.s32 %r83, %r82, -1048576;
mov.b64 %fd125, {%r81, %r83};
add.s32 %r120, %r120, 1;

BB135_16:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r84, %r120, -2147483648;
mov.u32 %r85, 1127219200;
mov.b64 %fd58, {%r84, %r85};
mov.u32 %r86, -2147483648;
mov.b64 %fd59, {%r86, %r85};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB135_17;

BB135_13:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r77}, %fd6;
}
mov.b32 %f1, %r77;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB135_17:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB135_25;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd126;
}
mov.u32 %r123, -1023;
setp.gt.s32	%p15, %r121, 1048575;
@%p15 bra BB135_20;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r121}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r122, %temp}, %fd126;
}
mov.u32 %r123, -1077;

BB135_20:
add.s32 %r89, %r121, -1;
setp.lt.u32	%p16, %r89, 2146435071;
@%p16 bra BB135_22;
bra.uni BB135_21;

BB135_22:
shr.u32 %r91, %r121, 20;
add.s32 %r124, %r123, %r91;
and.b32 %r92, %r121, -2146435073;
or.b32 %r93, %r92, 1072693248;
mov.b64 %fd127, {%r122, %r93};
setp.lt.s32	%p18, %r93, 1073127583;
@%p18 bra BB135_24;

{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd127;
}
add.s32 %r96, %r95, -1048576;
mov.b64 %fd127, {%r94, %r96};
add.s32 %r124, %r124, 1;

BB135_24:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r97, %r124, -2147483648;
mov.u32 %r98, 1127219200;
mov.b64 %fd106, {%r97, %r98};
mov.u32 %r99, -2147483648;
mov.b64 %fd107, {%r99, %r98};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB135_25;

BB135_21:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd126;
}
mov.b32 %f2, %r90;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB135_25:
add.s32 %r100, %r21, %r10;
shr.u32 %r101, %r100, %r57;
mul.lo.s32 %r102, %r101, %r59;
sub.s32 %r103, %r10, %r102;
mul.lo.s32 %r104, %r103, %r55;
mad.lo.s32 %r105, %r54, %r101, %r104;
mul.wide.u32 %rd29, %r105, 8;
add.s64 %rd30, %rd5, %rd29;
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd30], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r115, %r107, %r62, %r10;
setp.lt.u32	%p19, %r115, %r52;
@%p19 bra BB135_4;

BB135_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot136[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<130>;
.reg .f64 %fd<131>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot136;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r100, 0;
mov.pred %p1, 0;
@%p1 bra BB136_2;

BB136_1:
mul.wide.s32 %rd22, %r100, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r100, %r100, 1;
setp.lt.u32	%p2, %r100, 27;
@%p2 bra BB136_1;

BB136_2:
mov.u32 %r101, 0;
@%p1 bra BB136_4;

BB136_3:
mul.wide.s32 %rd26, %r101, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p4, %r101, 27;
@%p4 bra BB136_3;

BB136_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r114, %r52, %r53, %r54;
setp.ge.u32	%p5, %r114, %r49;
@%p5 bra BB136_30;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r7, %r55, -1;
mul.wide.s32 %rd30, %r55, 4;
add.s64 %rd9, %rd2, %rd30;

BB136_6:
mov.u32 %r104, %r114;
mov.u32 %r8, %r104;
mov.u64 %rd44, %rd9;
mov.u32 %r57, 0;
mov.u32 %r121, %r57;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r102, %r7;
mov.u32 %r112, %r8;
mov.u32 %r113, %r8;
mov.u32 %r120, %r57;
@%p6 bra BB136_8;

BB136_7:
mov.u32 %r10, %r113;
mov.u32 %r9, %r102;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r10, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r121, %r60, %r59, %r121;
div.u32 %r13, %r10, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r102, %r14;
mov.u32 %r112, %r13;
mov.u32 %r113, %r13;
mov.u32 %r115, %r121;
mov.u32 %r120, %r115;
@%p7 bra BB136_7;

BB136_8:
mov.u32 %r16, %r120;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r112, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r63, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r103, %r17, -1;
setp.lt.s32	%p8, %r103, 1;
mov.u32 %r110, %r8;
mov.u32 %r118, %r57;
@%p8 bra BB136_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd45, %rd3, %rd33;
mov.u32 %r119, 0;
mov.u32 %r111, %r8;

BB136_10:
ld.local.u32 %r65, [%rd45+4];
rem.u32 %r66, %r111, %r65;
ld.local.u32 %r67, [%rd45+104];
mad.lo.s32 %r119, %r67, %r66, %r119;
div.u32 %r111, %r111, %r65;
add.s64 %rd45, %rd45, -4;
add.s32 %r103, %r103, -1;
setp.gt.s32	%p9, %r103, 0;
mov.u32 %r110, %r111;
mov.u32 %r118, %r119;
@%p9 bra BB136_10;

BB136_11:
mul.lo.s32 %r68, %r8, %r48;
mul.wide.u32 %rd34, %r68, 8;
add.s64 %rd17, %rd8, %rd34;
ld.local.u32 %r69, [%rd3+108];
mad.lo.s32 %r70, %r69, %r110, %r118;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd18, %rd35, %rd36;
ld.f64 %fd124, [%rd13];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB136_13;
bra.uni BB136_12;

BB136_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T227;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r71, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r71;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd13];

BB136_13:
mov.f64 %fd3, %fd124;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB136_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd3;
}
mov.u32 %r124, -1023;
setp.gt.s32	%p14, %r122, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB136_16;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd5;
}
mov.u32 %r124, -1077;
mov.f64 %fd123, %fd5;

BB136_16:
mov.f64 %fd6, %fd123;
add.s32 %r74, %r122, -1;
setp.lt.u32	%p15, %r74, 2146435071;
@%p15 bra BB136_18;
bra.uni BB136_17;

BB136_18:
shr.u32 %r76, %r122, 20;
add.s32 %r125, %r124, %r76;
and.b32 %r77, %r122, -2146435073;
or.b32 %r78, %r77, 1072693248;
mov.b64 %fd125, {%r123, %r78};
setp.lt.s32	%p17, %r78, 1073127583;
@%p17 bra BB136_20;

{
.reg .b32 %temp; 
mov.b64 {%r79, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd125;
}
add.s32 %r81, %r80, -1048576;
mov.b64 %fd125, {%r79, %r81};
add.s32 %r125, %r125, 1;

BB136_20:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r82, %r125, -2147483648;
mov.u32 %r83, 1127219200;
mov.b64 %fd58, {%r82, %r83};
mov.u32 %r84, -2147483648;
mov.b64 %fd59, {%r84, %r83};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB136_21;

BB136_17:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd6;
}
mov.b32 %f1, %r75;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB136_21:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB136_29;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1023;
setp.gt.s32	%p19, %r126, 1048575;
@%p19 bra BB136_24;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1077;

BB136_24:
add.s32 %r87, %r126, -1;
setp.lt.u32	%p20, %r87, 2146435071;
@%p20 bra BB136_26;
bra.uni BB136_25;

BB136_26:
shr.u32 %r89, %r126, 20;
add.s32 %r129, %r128, %r89;
and.b32 %r90, %r126, -2146435073;
or.b32 %r91, %r90, 1072693248;
mov.b64 %fd127, {%r127, %r91};
setp.lt.s32	%p22, %r91, 1073127583;
@%p22 bra BB136_28;

{
.reg .b32 %temp; 
mov.b64 {%r92, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd127;
}
add.s32 %r94, %r93, -1048576;
mov.b64 %fd127, {%r92, %r94};
add.s32 %r129, %r129, 1;

BB136_28:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r95, %r129, -2147483648;
mov.u32 %r96, 1127219200;
mov.b64 %fd106, {%r95, %r96};
mov.u32 %r97, -2147483648;
mov.b64 %fd107, {%r97, %r96};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB136_29;

BB136_25:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd126;
}
mov.b32 %f2, %r88;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB136_29:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd18], %fd121;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r114, %r99, %r52, %r8;
setp.lt.u32	%p23, %r114, %r49;
@%p23 bra BB136_6;

BB136_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot137[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<127>;
.reg .f64 %fd<131>;
.reg .b64 %rd<36>;


mov.u64 %rd35, __local_depot137;
cvta.local.u64 %SP, %rd35;
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r108, 0;
mov.pred %p1, 0;
@%p1 bra BB137_2;

BB137_1:
mul.wide.s32 %rd14, %r108, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r108, %r108, 1;
setp.lt.u32	%p2, %r108, 27;
@%p2 bra BB137_1;

BB137_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r115, %r61, %r62, %r63;
setp.ge.u32	%p3, %r115, %r51;
@%p3 bra BB137_25;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r10, %r64, -1;
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd6, %rd1, %rd18;

BB137_4:
mov.u32 %r110, %r115;
mov.u32 %r11, %r110;
mov.u64 %rd34, %rd6;
mov.u32 %r117, 0;
mov.u32 %r118, %r117;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r109, %r10;
mov.u32 %r113, %r11;
mov.u32 %r114, %r11;
@%p4 bra BB137_6;

BB137_5:
mov.u32 %r13, %r114;
mov.u32 %r12, %r109;
ld.local.u32 %r67, [%rd34+4];
rem.u32 %r68, %r13, %r67;
ld.local.u32 %r69, [%rd34+104];
mad.lo.s32 %r118, %r69, %r68, %r118;
div.u32 %r16, %r13, %r67;
add.s64 %rd34, %rd34, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r109, %r17;
mov.u32 %r113, %r16;
mov.u32 %r114, %r16;
mov.u32 %r117, %r118;
@%p5 bra BB137_5;

BB137_6:
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd32, %rd33;
ld.local.u32 %r70, [%rd32+108];
mad.lo.s32 %r71, %r70, %r113, %r117;
ld.local.u64 %rd19, [%rd32];
mul.wide.u32 %rd20, %r71, 8;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r20, %r11, %r55;
ld.f64 %fd124, [%rd10];
setp.ltu.f64	%p6, %fd124, 0d0000000000000000;
setp.gtu.f64	%p7, %fd124, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB137_8;
bra.uni BB137_7;

BB137_7:
mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T227;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r72, 57;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r72;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd10];

BB137_8:
mov.f64 %fd3, %fd124;
add.s32 %r73, %r20, %r11;
shr.u32 %r74, %r73, %r56;
mul.lo.s32 %r75, %r74, %r58;
sub.s32 %r76, %r11, %r75;
mul.lo.s32 %r77, %r76, %r54;
mad.lo.s32 %r78, %r53, %r74, %r77;
mul.wide.u32 %rd28, %r78, 8;
add.s64 %rd29, %rd5, %rd28;
ld.global.f64 %fd4, [%rd29];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p9 bra BB137_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd3;
}
mov.u32 %r121, -1023;
setp.gt.s32	%p10, %r119, 1048575;
mov.f64 %fd123, %fd3;
@%p10 bra BB137_11;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r120, %temp}, %fd5;
}
mov.u32 %r121, -1077;
mov.f64 %fd123, %fd5;

BB137_11:
mov.f64 %fd6, %fd123;
add.s32 %r81, %r119, -1;
setp.lt.u32	%p11, %r81, 2146435071;
@%p11 bra BB137_13;
bra.uni BB137_12;

BB137_13:
shr.u32 %r83, %r119, 20;
add.s32 %r122, %r121, %r83;
and.b32 %r84, %r119, -2146435073;
or.b32 %r85, %r84, 1072693248;
mov.b64 %fd125, {%r120, %r85};
setp.lt.s32	%p13, %r85, 1073127583;
@%p13 bra BB137_15;

{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd125;
}
add.s32 %r88, %r87, -1048576;
mov.b64 %fd125, {%r86, %r88};
add.s32 %r122, %r122, 1;

BB137_15:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r89, %r122, -2147483648;
mov.u32 %r90, 1127219200;
mov.b64 %fd58, {%r89, %r90};
mov.u32 %r91, -2147483648;
mov.b64 %fd59, {%r91, %r90};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB137_16;

BB137_12:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd6;
}
mov.b32 %f1, %r82;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd130, %fd7;

BB137_16:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p14, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p14 bra BB137_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd126;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p15, %r123, 1048575;
@%p15 bra BB137_19;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd126;
}
mov.u32 %r125, -1077;

BB137_19:
add.s32 %r94, %r123, -1;
setp.lt.u32	%p16, %r94, 2146435071;
@%p16 bra BB137_21;
bra.uni BB137_20;

BB137_21:
shr.u32 %r96, %r123, 20;
add.s32 %r126, %r125, %r96;
and.b32 %r97, %r123, -2146435073;
or.b32 %r98, %r97, 1072693248;
mov.b64 %fd127, {%r124, %r98};
setp.lt.s32	%p18, %r98, 1073127583;
@%p18 bra BB137_23;

{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd127;
}
add.s32 %r101, %r100, -1048576;
mov.b64 %fd127, {%r99, %r101};
add.s32 %r126, %r126, 1;

BB137_23:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r102, %r126, -2147483648;
mov.u32 %r103, 1127219200;
mov.b64 %fd106, {%r102, %r103};
mov.u32 %r104, -2147483648;
mov.b64 %fd107, {%r104, %r103};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB137_24;

BB137_20:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd126;
}
mov.b32 %f2, %r95;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p17;

BB137_24:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r105, %r11, %r50;
mul.wide.u32 %rd30, %r105, 8;
add.s64 %rd31, %rd4, %rd30;
st.global.f64 [%rd31], %fd121;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r115, %r107, %r61, %r11;
setp.lt.u32	%p19, %r115, %r51;
@%p19 bra BB137_4;

BB137_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot138[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<3>;
.reg .b32 %r<152>;
.reg .f64 %fd<133>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot138;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r74, %r75}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r76, %r77}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r78, %r79}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r64, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r135, 0;
mov.pred %p1, 0;
@%p1 bra BB138_2;

BB138_1:
mul.wide.s32 %rd13, %r135, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r135, %r135, 1;
setp.lt.u32	%p2, %r135, 27;
@%p2 bra BB138_1;

BB138_2:
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mov.u32 %r84, %tid.x;
mad.lo.s32 %r142, %r82, %r83, %r84;
setp.ge.u32	%p3, %r142, %r64;
@%p3 bra BB138_26;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB138_4:
mov.u32 %r137, %r142;
mov.u32 %r14, %r137;
ld.local.u32 %r15, [%rd1+208];
add.s32 %r136, %r15, -1;
mov.u32 %r143, 0;
setp.lt.s32	%p4, %r136, 1;
mov.u32 %r140, %r14;
@%p4 bra BB138_7;

mul.wide.s32 %rd17, %r15, 4;
add.s64 %rd31, %rd1, %rd17;
mov.u32 %r143, 0;
mov.u32 %r141, %r14;

BB138_6:
ld.local.u32 %r87, [%rd31+4];
rem.u32 %r88, %r141, %r87;
ld.local.u32 %r89, [%rd31+104];
mad.lo.s32 %r143, %r89, %r88, %r143;
div.u32 %r141, %r141, %r87;
add.s64 %rd31, %rd31, -4;
add.s32 %r136, %r136, -1;
setp.gt.s32	%p5, %r136, 0;
mov.u32 %r139, %r141;
mov.u32 %r140, %r139;
@%p5 bra BB138_6;

BB138_7:
mov.u32 %r23, %r140;
ld.local.u32 %r90, [%rd1+108];
mad.lo.s32 %r91, %r90, %r23, %r143;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r91, 8;
add.s64 %rd9, %rd18, %rd19;
mul.hi.u32 %r25, %r14, %r68;
ld.f64 %fd126, [%rd9];
setp.ltu.f64	%p6, %fd126, 0d0000000000000000;
setp.gtu.f64	%p7, %fd126, 0d3FF0000000000000;
or.pred %p8, %p6, %p7;
@!%p8 bra BB138_9;
bra.uni BB138_8;

BB138_8:
mov.u64 %rd20, $str;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, $str1;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, __T227;
cvta.global.u64 %rd25, %rd24;
mov.u32 %r92, 57;
mov.u64 %rd26, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd21;
.param .b64 param1;
st.param.b64	[param1+0], %rd23;
.param .b32 param2;
st.param.b32	[param2+0], %r92;
.param .b64 param3;
st.param.b64	[param3+0], %rd25;
.param .b64 param4;
st.param.b64	[param4+0], %rd26;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd126, [%rd9];

BB138_9:
mov.f64 %fd3, %fd126;
add.s32 %r93, %r25, %r14;
shr.u32 %r94, %r93, %r69;
mul.lo.s32 %r95, %r94, %r71;
sub.s32 %r96, %r14, %r95;
mul.lo.s32 %r97, %r96, %r67;
mad.lo.s32 %r98, %r66, %r94, %r97;
mul.wide.u32 %rd27, %r98, 8;
add.s64 %rd28, %rd4, %rd27;
ld.global.f64 %fd4, [%rd28];
setp.eq.f64	%p9, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd132, %fd22;
@%p9 bra BB138_17;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r145, %temp}, %fd3;
}
mov.u32 %r146, -1023;
setp.gt.s32	%p10, %r144, 1048575;
mov.f64 %fd125, %fd3;
@%p10 bra BB138_12;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r145, %temp}, %fd5;
}
mov.u32 %r146, -1077;
mov.f64 %fd125, %fd5;

BB138_12:
mov.f64 %fd6, %fd125;
add.s32 %r101, %r144, -1;
setp.lt.u32	%p11, %r101, 2146435071;
@%p11 bra BB138_14;
bra.uni BB138_13;

BB138_14:
shr.u32 %r103, %r144, 20;
add.s32 %r147, %r146, %r103;
and.b32 %r104, %r144, -2146435073;
or.b32 %r105, %r104, 1072693248;
mov.b64 %fd127, {%r145, %r105};
setp.lt.s32	%p13, %r105, 1073127583;
@%p13 bra BB138_16;

{
.reg .b32 %temp; 
mov.b64 {%r106, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r107}, %fd127;
}
add.s32 %r108, %r107, -1048576;
mov.b64 %fd127, {%r106, %r108};
add.s32 %r147, %r147, 1;

BB138_16:
add.f64 %fd26, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd127, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r109, %r147, -2147483648;
mov.u32 %r110, 1127219200;
mov.b64 %fd58, {%r109, %r110};
mov.u32 %r111, -2147483648;
mov.b64 %fd59, {%r111, %r110};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd132, %fd11;
bra.uni BB138_17;

BB138_13:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r102}, %fd6;
}
mov.b32 %f1, %r102;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p12;
mov.f64 %fd132, %fd7;

BB138_17:
mov.f64 %fd12, %fd132;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd128, %fd70, %fd3;
setp.eq.f64	%p14, %fd128, 0d0000000000000000;
mov.f64 %fd131, %fd22;
@%p14 bra BB138_25;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd128;
}
mov.u32 %r150, -1023;
setp.gt.s32	%p15, %r148, 1048575;
@%p15 bra BB138_20;

mul.f64 %fd128, %fd128, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd128;
}
mov.u32 %r150, -1077;

BB138_20:
add.s32 %r114, %r148, -1;
setp.lt.u32	%p16, %r114, 2146435071;
@%p16 bra BB138_22;
bra.uni BB138_21;

BB138_22:
shr.u32 %r116, %r148, 20;
add.s32 %r151, %r150, %r116;
and.b32 %r117, %r148, -2146435073;
or.b32 %r118, %r117, 1072693248;
mov.b64 %fd129, {%r149, %r118};
setp.lt.s32	%p18, %r118, 1073127583;
@%p18 bra BB138_24;

{
.reg .b32 %temp; 
mov.b64 {%r119, %temp}, %fd129;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd129;
}
add.s32 %r121, %r120, -1048576;
mov.b64 %fd129, {%r119, %r121};
add.s32 %r151, %r151, 1;

BB138_24:
mov.f64 %fd123, 0d3FF0000000000000;
add.f64 %fd74, %fd129, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd123;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd129, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r122, %r151, -2147483648;
mov.u32 %r123, 1127219200;
mov.b64 %fd106, {%r122, %r123};
mov.u32 %r124, -2147483648;
mov.b64 %fd107, {%r124, %r123};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd131, %fd110, %fd116;
bra.uni BB138_25;

BB138_21:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd128, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r115}, %fd128;
}
mov.b32 %f2, %r115;
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f64	%fd131, 0dFFF0000000000000, %fd72, %p17;

BB138_25:
mul.hi.u32 %r134, %r14, %r76;
mov.f64 %fd122, 0d3FF0000000000000;
ld.param.u32 %r133, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r125, %r134, %r14;
shr.u32 %r126, %r125, %r77;
mul.lo.s32 %r127, %r126, %r79;
sub.s32 %r128, %r14, %r127;
mul.lo.s32 %r129, %r128, %r75;
mad.lo.s32 %r130, %r74, %r126, %r129;
mul.wide.u32 %rd29, %r130, 8;
add.s64 %rd30, %rd5, %rd29;
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd131;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd30], %fd121;
mov.u32 %r132, %nctaid.x;
mad.lo.s32 %r142, %r132, %r82, %r14;
setp.lt.u32	%p19, %r142, %r133;
@%p19 bra BB138_4;

BB138_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot139[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .f32 %f<3>;
.reg .b32 %r<156>;
.reg .f64 %fd<131>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot139;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r61, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r126, 0;
mov.pred %p1, 0;
@%p1 bra BB139_2;

BB139_1:
mul.wide.s32 %rd22, %r126, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r126, %r126, 1;
setp.lt.u32	%p2, %r126, 27;
@%p2 bra BB139_1;

BB139_2:
mov.u32 %r127, 0;
@%p1 bra BB139_4;

BB139_3:
mul.wide.s32 %rd26, %r127, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r127, %r127, 1;
setp.lt.u32	%p4, %r127, 27;
@%p4 bra BB139_3;

BB139_4:
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mov.u32 %r74, %tid.x;
mad.lo.s32 %r140, %r72, %r73, %r74;
setp.ge.u32	%p5, %r140, %r61;
@%p5 bra BB139_30;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r75, [%rd2+208];
add.s32 %r11, %r75, -1;
mul.wide.s32 %rd30, %r75, 4;
add.s64 %rd9, %rd2, %rd30;

BB139_6:
mov.u32 %r130, %r140;
mov.u32 %r12, %r130;
mov.u64 %rd46, %rd9;
mov.u32 %r77, 0;
mov.u32 %r147, %r77;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r128, %r11;
mov.u32 %r138, %r12;
mov.u32 %r139, %r12;
mov.u32 %r146, %r77;
@%p6 bra BB139_8;

BB139_7:
mov.u32 %r14, %r139;
mov.u32 %r13, %r128;
ld.local.u32 %r78, [%rd46+4];
rem.u32 %r79, %r14, %r78;
ld.local.u32 %r80, [%rd46+104];
mad.lo.s32 %r147, %r80, %r79, %r147;
div.u32 %r17, %r14, %r78;
add.s64 %rd46, %rd46, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r128, %r18;
mov.u32 %r138, %r17;
mov.u32 %r139, %r17;
mov.u32 %r141, %r147;
mov.u32 %r146, %r141;
@%p7 bra BB139_7;

BB139_8:
mov.u32 %r20, %r146;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd44, %rd45;
ld.local.u32 %r82, [%rd44+108];
mad.lo.s32 %r83, %r82, %r138, %r20;
ld.local.u64 %rd31, [%rd44];
mul.wide.u32 %rd32, %r83, 8;
add.s64 %rd13, %rd31, %rd32;
mul.hi.u32 %r21, %r12, %r65;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r129, %r22, -1;
setp.lt.s32	%p8, %r129, 1;
mov.u32 %r136, %r12;
mov.u32 %r144, %r77;
@%p8 bra BB139_11;

mul.wide.s32 %rd33, %r22, 4;
add.s64 %rd47, %rd3, %rd33;
mov.u32 %r145, 0;
mov.u32 %r137, %r12;

BB139_10:
ld.local.u32 %r85, [%rd47+4];
rem.u32 %r86, %r137, %r85;
ld.local.u32 %r87, [%rd47+104];
mad.lo.s32 %r145, %r87, %r86, %r145;
div.u32 %r137, %r137, %r85;
add.s64 %rd47, %rd47, -4;
add.s32 %r129, %r129, -1;
setp.gt.s32	%p9, %r129, 0;
mov.u32 %r136, %r137;
mov.u32 %r144, %r145;
@%p9 bra BB139_10;

BB139_11:
add.s32 %r88, %r21, %r12;
shr.u32 %r89, %r88, %r66;
mul.lo.s32 %r90, %r89, %r68;
sub.s32 %r91, %r12, %r90;
mul.lo.s32 %r92, %r91, %r64;
mad.lo.s32 %r93, %r63, %r89, %r92;
mul.wide.u32 %rd34, %r93, 8;
add.s64 %rd17, %rd8, %rd34;
ld.local.u32 %r94, [%rd3+108];
mad.lo.s32 %r95, %r94, %r136, %r144;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r95, 8;
add.s64 %rd18, %rd35, %rd36;
ld.f64 %fd124, [%rd13];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB139_13;
bra.uni BB139_12;

BB139_12:
mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T227;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r96, 57;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r96;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd13];

BB139_13:
mov.f64 %fd3, %fd124;
ld.global.f64 %fd4, [%rd17];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB139_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd3;
}
mov.u32 %r150, -1023;
setp.gt.s32	%p14, %r148, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB139_16;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r148}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r149, %temp}, %fd5;
}
mov.u32 %r150, -1077;
mov.f64 %fd123, %fd5;

BB139_16:
mov.f64 %fd6, %fd123;
add.s32 %r99, %r148, -1;
setp.lt.u32	%p15, %r99, 2146435071;
@%p15 bra BB139_18;
bra.uni BB139_17;

BB139_18:
shr.u32 %r101, %r148, 20;
add.s32 %r151, %r150, %r101;
and.b32 %r102, %r148, -2146435073;
or.b32 %r103, %r102, 1072693248;
mov.b64 %fd125, {%r149, %r103};
setp.lt.s32	%p17, %r103, 1073127583;
@%p17 bra BB139_20;

{
.reg .b32 %temp; 
mov.b64 {%r104, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r105}, %fd125;
}
add.s32 %r106, %r105, -1048576;
mov.b64 %fd125, {%r104, %r106};
add.s32 %r151, %r151, 1;

BB139_20:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r107, %r151, -2147483648;
mov.u32 %r108, 1127219200;
mov.b64 %fd58, {%r107, %r108};
mov.u32 %r109, -2147483648;
mov.b64 %fd59, {%r109, %r108};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB139_21;

BB139_17:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd6;
}
mov.b32 %f1, %r100;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB139_21:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB139_29;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r152}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r153, %temp}, %fd126;
}
mov.u32 %r154, -1023;
setp.gt.s32	%p19, %r152, 1048575;
@%p19 bra BB139_24;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r152}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r153, %temp}, %fd126;
}
mov.u32 %r154, -1077;

BB139_24:
add.s32 %r112, %r152, -1;
setp.lt.u32	%p20, %r112, 2146435071;
@%p20 bra BB139_26;
bra.uni BB139_25;

BB139_26:
shr.u32 %r114, %r152, 20;
add.s32 %r155, %r154, %r114;
and.b32 %r115, %r152, -2146435073;
or.b32 %r116, %r115, 1072693248;
mov.b64 %fd127, {%r153, %r116};
setp.lt.s32	%p22, %r116, 1073127583;
@%p22 bra BB139_28;

{
.reg .b32 %temp; 
mov.b64 {%r117, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r118}, %fd127;
}
add.s32 %r119, %r118, -1048576;
mov.b64 %fd127, {%r117, %r119};
add.s32 %r155, %r155, 1;

BB139_28:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r120, %r155, -2147483648;
mov.u32 %r121, 1127219200;
mov.b64 %fd106, {%r120, %r121};
mov.u32 %r122, -2147483648;
mov.b64 %fd107, {%r122, %r121};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB139_29;

BB139_25:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd126;
}
mov.b32 %f2, %r113;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB139_29:
ld.param.u32 %r125, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd18], %fd121;
mov.u32 %r124, %nctaid.x;
mad.lo.s32 %r140, %r124, %r72, %r12;
setp.lt.u32	%p23, %r140, %r125;
@%p23 bra BB139_6;

BB139_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot140[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<130>;
.reg .f64 %fd<131>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot140;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r100, 0;
mov.pred %p1, 0;
@%p1 bra BB140_2;

BB140_1:
mul.wide.s32 %rd21, %r100, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r100, %r100, 1;
setp.lt.u32	%p2, %r100, 27;
@%p2 bra BB140_1;

BB140_2:
mov.u32 %r101, 0;
@%p1 bra BB140_4;

BB140_3:
mul.wide.s32 %rd25, %r101, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p4, %r101, 27;
@%p4 bra BB140_3;

BB140_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r114, %r52, %r53, %r54;
setp.ge.u32	%p5, %r114, %r49;
@%p5 bra BB140_30;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r7, %r55, -1;
mul.wide.s32 %rd29, %r55, 4;
add.s64 %rd9, %rd2, %rd29;

BB140_6:
mov.u32 %r104, %r114;
mov.u32 %r8, %r104;
mov.u64 %rd44, %rd9;
mov.u32 %r57, 0;
mov.u32 %r121, %r57;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r102, %r7;
mov.u32 %r112, %r8;
mov.u32 %r113, %r8;
mov.u32 %r120, %r57;
@%p6 bra BB140_8;

BB140_7:
mov.u32 %r10, %r113;
mov.u32 %r9, %r102;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r10, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r121, %r60, %r59, %r121;
div.u32 %r13, %r10, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r102, %r14;
mov.u32 %r112, %r13;
mov.u32 %r113, %r13;
mov.u32 %r115, %r121;
mov.u32 %r120, %r115;
@%p7 bra BB140_7;

BB140_8:
mov.u32 %r16, %r120;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r112, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r63, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r103, %r17, -1;
setp.lt.s32	%p8, %r103, 1;
mov.u32 %r110, %r8;
mov.u32 %r118, %r57;
@%p8 bra BB140_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd45, %rd3, %rd32;
mov.u32 %r119, 0;
mov.u32 %r111, %r8;

BB140_10:
ld.local.u32 %r65, [%rd45+4];
rem.u32 %r66, %r111, %r65;
ld.local.u32 %r67, [%rd45+104];
mad.lo.s32 %r119, %r67, %r66, %r119;
div.u32 %r111, %r111, %r65;
add.s64 %rd45, %rd45, -4;
add.s32 %r103, %r103, -1;
setp.gt.s32	%p9, %r103, 0;
mov.u32 %r110, %r111;
mov.u32 %r118, %r119;
@%p9 bra BB140_10;

BB140_11:
ld.local.u32 %r68, [%rd3+108];
mad.lo.s32 %r69, %r68, %r110, %r118;
ld.local.u64 %rd33, [%rd3];
mul.wide.u32 %rd34, %r69, 8;
add.s64 %rd17, %rd33, %rd34;
ld.f64 %fd124, [%rd13];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB140_13;
bra.uni BB140_12;

BB140_12:
mov.u64 %rd35, $str;
cvta.global.u64 %rd36, %rd35;
mov.u64 %rd37, $str1;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, __T227;
cvta.global.u64 %rd40, %rd39;
mov.u32 %r70, 57;
mov.u64 %rd41, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd36;
.param .b64 param1;
st.param.b64	[param1+0], %rd38;
.param .b32 param2;
st.param.b32	[param2+0], %r70;
.param .b64 param3;
st.param.b64	[param3+0], %rd40;
.param .b64 param4;
st.param.b64	[param4+0], %rd41;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd13];

BB140_13:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd17];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB140_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd3;
}
mov.u32 %r124, -1023;
setp.gt.s32	%p14, %r122, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB140_16;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd5;
}
mov.u32 %r124, -1077;
mov.f64 %fd123, %fd5;

BB140_16:
mov.f64 %fd6, %fd123;
add.s32 %r73, %r122, -1;
setp.lt.u32	%p15, %r73, 2146435071;
@%p15 bra BB140_18;
bra.uni BB140_17;

BB140_18:
shr.u32 %r75, %r122, 20;
add.s32 %r125, %r124, %r75;
and.b32 %r76, %r122, -2146435073;
or.b32 %r77, %r76, 1072693248;
mov.b64 %fd125, {%r123, %r77};
setp.lt.s32	%p17, %r77, 1073127583;
@%p17 bra BB140_20;

{
.reg .b32 %temp; 
mov.b64 {%r78, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd125;
}
add.s32 %r80, %r79, -1048576;
mov.b64 %fd125, {%r78, %r80};
add.s32 %r125, %r125, 1;

BB140_20:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r81, %r125, -2147483648;
mov.u32 %r82, 1127219200;
mov.b64 %fd58, {%r81, %r82};
mov.u32 %r83, -2147483648;
mov.b64 %fd59, {%r83, %r82};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB140_21;

BB140_17:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd6;
}
mov.b32 %f1, %r74;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB140_21:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB140_29;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1023;
setp.gt.s32	%p19, %r126, 1048575;
@%p19 bra BB140_24;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd126;
}
mov.u32 %r128, -1077;

BB140_24:
add.s32 %r86, %r126, -1;
setp.lt.u32	%p20, %r86, 2146435071;
@%p20 bra BB140_26;
bra.uni BB140_25;

BB140_26:
shr.u32 %r88, %r126, 20;
add.s32 %r129, %r128, %r88;
and.b32 %r89, %r126, -2146435073;
or.b32 %r90, %r89, 1072693248;
mov.b64 %fd127, {%r127, %r90};
setp.lt.s32	%p22, %r90, 1073127583;
@%p22 bra BB140_28;

{
.reg .b32 %temp; 
mov.b64 {%r91, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd127;
}
add.s32 %r93, %r92, -1048576;
mov.b64 %fd127, {%r91, %r93};
add.s32 %r129, %r129, 1;

BB140_28:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r94, %r129, -2147483648;
mov.u32 %r95, 1127219200;
mov.b64 %fd106, {%r94, %r95};
mov.u32 %r96, -2147483648;
mov.b64 %fd107, {%r96, %r95};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB140_29;

BB140_25:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd126;
}
mov.b32 %f2, %r87;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB140_29:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s32 %r97, %r8, %r48;
mul.wide.u32 %rd42, %r97, 8;
add.s64 %rd43, %rd8, %rd42;
st.global.f64 [%rd43], %fd121;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r114, %r99, %r52, %r8;
setp.lt.u32	%p23, %r114, %r49;
@%p23 bra BB140_6;

BB140_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot141[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .f32 %f<3>;
.reg .b32 %r<155>;
.reg .f64 %fd<131>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot141;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r125, 0;
mov.pred %p1, 0;
@%p1 bra BB141_2;

BB141_1:
mul.wide.s32 %rd20, %r125, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r125, %r125, 1;
setp.lt.u32	%p2, %r125, 27;
@%p2 bra BB141_1;

BB141_2:
mov.u32 %r126, 0;
@%p1 bra BB141_4;

BB141_3:
mul.wide.s32 %rd24, %r126, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r126, %r126, 1;
setp.lt.u32	%p4, %r126, 27;
@%p4 bra BB141_3;

BB141_4:
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r139, %r73, %r74, %r75;
setp.ge.u32	%p5, %r139, %r62;
@%p5 bra BB141_31;

cvta.to.global.u64 %rd8, %rd17;

BB141_6:
mov.u32 %r129, %r139;
mov.u32 %r11, %r129;
ld.local.u32 %r12, [%rd2+208];
add.s32 %r127, %r12, -1;
mov.u32 %r76, 0;
setp.lt.s32	%p6, %r127, 1;
mov.u32 %r137, %r11;
mov.u32 %r145, %r76;
@%p6 bra BB141_9;

mul.wide.s32 %rd28, %r12, 4;
add.s64 %rd43, %rd2, %rd28;
mov.u32 %r146, 0;
mov.u32 %r138, %r11;

BB141_8:
ld.local.u32 %r78, [%rd43+4];
rem.u32 %r79, %r138, %r78;
ld.local.u32 %r80, [%rd43+104];
mad.lo.s32 %r146, %r80, %r79, %r146;
div.u32 %r138, %r138, %r78;
add.s64 %rd43, %rd43, -4;
add.s32 %r127, %r127, -1;
setp.gt.s32	%p7, %r127, 0;
mov.u32 %r133, %r138;
mov.u32 %r137, %r133;
mov.u32 %r140, %r146;
mov.u32 %r145, %r140;
@%p7 bra BB141_8;

BB141_9:
mov.u32 %r21, %r145;
mov.u32 %r20, %r137;
ld.local.u32 %r82, [%rd2+108];
mad.lo.s32 %r83, %r82, %r20, %r21;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r83, 8;
add.s64 %rd12, %rd29, %rd30;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r128, %r22, -1;
setp.lt.s32	%p8, %r128, 1;
mov.u32 %r135, %r11;
mov.u32 %r143, %r76;
@%p8 bra BB141_12;

mul.wide.s32 %rd31, %r22, 4;
add.s64 %rd44, %rd3, %rd31;
mov.u32 %r144, 0;
mov.u32 %r136, %r11;

BB141_11:
ld.local.u32 %r85, [%rd44+4];
rem.u32 %r86, %r136, %r85;
ld.local.u32 %r87, [%rd44+104];
mad.lo.s32 %r144, %r87, %r86, %r144;
div.u32 %r136, %r136, %r85;
add.s64 %rd44, %rd44, -4;
add.s32 %r128, %r128, -1;
setp.gt.s32	%p9, %r128, 0;
mov.u32 %r135, %r136;
mov.u32 %r143, %r144;
@%p9 bra BB141_11;

BB141_12:
ld.local.u32 %r88, [%rd3+108];
mad.lo.s32 %r89, %r88, %r135, %r143;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r89, 8;
add.s64 %rd16, %rd32, %rd33;
mul.hi.u32 %r32, %r11, %r66;
ld.f64 %fd124, [%rd12];
setp.ltu.f64	%p10, %fd124, 0d0000000000000000;
setp.gtu.f64	%p11, %fd124, 0d3FF0000000000000;
or.pred %p12, %p10, %p11;
@!%p12 bra BB141_14;
bra.uni BB141_13;

BB141_13:
mov.u64 %rd34, $str;
cvta.global.u64 %rd35, %rd34;
mov.u64 %rd36, $str1;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, __T227;
cvta.global.u64 %rd39, %rd38;
mov.u32 %r90, 57;
mov.u64 %rd40, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
.param .b64 param1;
st.param.b64	[param1+0], %rd37;
.param .b32 param2;
st.param.b32	[param2+0], %r90;
.param .b64 param3;
st.param.b64	[param3+0], %rd39;
.param .b64 param4;
st.param.b64	[param4+0], %rd40;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd12];

BB141_14:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd16];
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p13 bra BB141_22;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r147}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r148, %temp}, %fd3;
}
mov.u32 %r149, -1023;
setp.gt.s32	%p14, %r147, 1048575;
mov.f64 %fd123, %fd3;
@%p14 bra BB141_17;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r147}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r148, %temp}, %fd5;
}
mov.u32 %r149, -1077;
mov.f64 %fd123, %fd5;

BB141_17:
mov.f64 %fd6, %fd123;
add.s32 %r93, %r147, -1;
setp.lt.u32	%p15, %r93, 2146435071;
@%p15 bra BB141_19;
bra.uni BB141_18;

BB141_19:
shr.u32 %r95, %r147, 20;
add.s32 %r150, %r149, %r95;
and.b32 %r96, %r147, -2146435073;
or.b32 %r97, %r96, 1072693248;
mov.b64 %fd125, {%r148, %r97};
setp.lt.s32	%p17, %r97, 1073127583;
@%p17 bra BB141_21;

{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd125;
}
add.s32 %r100, %r99, -1048576;
mov.b64 %fd125, {%r98, %r100};
add.s32 %r150, %r150, 1;

BB141_21:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r101, %r150, -2147483648;
mov.u32 %r102, 1127219200;
mov.b64 %fd58, {%r101, %r102};
mov.u32 %r103, -2147483648;
mov.b64 %fd59, {%r103, %r102};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB141_22;

BB141_18:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd6;
}
mov.b32 %f1, %r94;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p16;
mov.f64 %fd130, %fd7;

BB141_22:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p18, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p18 bra BB141_30;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r151}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r152, %temp}, %fd126;
}
mov.u32 %r153, -1023;
setp.gt.s32	%p19, %r151, 1048575;
@%p19 bra BB141_25;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r151}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r152, %temp}, %fd126;
}
mov.u32 %r153, -1077;

BB141_25:
add.s32 %r106, %r151, -1;
setp.lt.u32	%p20, %r106, 2146435071;
@%p20 bra BB141_27;
bra.uni BB141_26;

BB141_27:
shr.u32 %r108, %r151, 20;
add.s32 %r154, %r153, %r108;
and.b32 %r109, %r151, -2146435073;
or.b32 %r110, %r109, 1072693248;
mov.b64 %fd127, {%r152, %r110};
setp.lt.s32	%p22, %r110, 1073127583;
@%p22 bra BB141_29;

{
.reg .b32 %temp; 
mov.b64 {%r111, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd127;
}
add.s32 %r113, %r112, -1048576;
mov.b64 %fd127, {%r111, %r113};
add.s32 %r154, %r154, 1;

BB141_29:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r114, %r154, -2147483648;
mov.u32 %r115, 1127219200;
mov.b64 %fd106, {%r114, %r115};
mov.u32 %r116, -2147483648;
mov.b64 %fd107, {%r116, %r115};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB141_30;

BB141_26:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r107}, %fd126;
}
mov.b32 %f2, %r107;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p21;

BB141_30:
add.s32 %r117, %r32, %r11;
shr.u32 %r118, %r117, %r67;
mul.lo.s32 %r119, %r118, %r69;
sub.s32 %r120, %r11, %r119;
mul.lo.s32 %r121, %r120, %r65;
mad.lo.s32 %r122, %r64, %r118, %r121;
mul.wide.u32 %rd41, %r122, 8;
add.s64 %rd42, %rd8, %rd41;
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.global.f64 [%rd42], %fd121;
mov.u32 %r124, %nctaid.x;
mad.lo.s32 %r139, %r124, %r73, %r11;
setp.lt.u32	%p23, %r139, %r62;
@%p23 bra BB141_6;

BB141_31:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot142[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<28>;
.reg .f32 %f<3>;
.reg .b32 %r<158>;
.reg .f64 %fd<131>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot142;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r59, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
add.u64 %rd26, %SP, 216;
cvta.to.local.u64 %rd4, %rd26;
add.u64 %rd27, %SP, 432;
cvta.to.local.u64 %rd5, %rd27;
mov.u32 %r117, 0;
mov.pred %p1, 0;
@%p1 bra BB142_2;

BB142_1:
mul.wide.s32 %rd28, %r117, 8;
add.s64 %rd29, %rd6, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r117, %r117, 1;
setp.lt.u32	%p2, %r117, 27;
@%p2 bra BB142_1;

BB142_2:
mov.u32 %r118, 0;
@%p1 bra BB142_4;

BB142_3:
mul.wide.s32 %rd32, %r118, 8;
add.s64 %rd33, %rd1, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd4, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r118, %r118, 1;
setp.lt.u32	%p4, %r118, 27;
@%p4 bra BB142_3;

BB142_4:
mov.u32 %r119, 0;
@%p1 bra BB142_6;

BB142_5:
mul.wide.s32 %rd36, %r119, 8;
add.s64 %rd37, %rd2, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd5, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r119, %r119, 1;
setp.lt.u32	%p6, %r119, 27;
@%p6 bra BB142_5;

BB142_6:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r138, %r63, %r64, %r65;
setp.ge.u32	%p7, %r138, %r59;
@%p7 bra BB142_35;

ld.local.u32 %r66, [%rd3+208];
add.s32 %r8, %r66, -1;
mul.wide.s32 %rd40, %r66, 4;
add.s64 %rd12, %rd3, %rd40;

BB142_8:
mov.u32 %r123, %r138;
mov.u32 %r9, %r123;
mov.u64 %rd56, %rd12;
mov.u32 %r68, 0;
mov.u32 %r149, %r68;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r120, %r8;
mov.u32 %r136, %r9;
mov.u32 %r137, %r9;
mov.u32 %r148, %r68;
@%p8 bra BB142_10;

BB142_9:
mov.u32 %r11, %r137;
mov.u32 %r10, %r120;
ld.local.u32 %r69, [%rd56+4];
rem.u32 %r70, %r11, %r69;
ld.local.u32 %r71, [%rd56+104];
mad.lo.s32 %r149, %r71, %r70, %r149;
div.u32 %r14, %r11, %r69;
add.s64 %rd56, %rd56, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r120, %r15;
mov.u32 %r136, %r14;
mov.u32 %r137, %r14;
mov.u32 %r139, %r149;
mov.u32 %r148, %r139;
@%p9 bra BB142_9;

BB142_10:
mov.u32 %r17, %r148;
ld.local.u32 %r73, [%rd3+108];
mad.lo.s32 %r74, %r73, %r136, %r17;
ld.local.u64 %rd41, [%rd3];
mul.wide.u32 %rd42, %r74, 8;
add.s64 %rd16, %rd41, %rd42;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r121, %r18, -1;
setp.lt.s32	%p10, %r121, 1;
mov.u32 %r134, %r9;
mov.u32 %r146, %r68;
@%p10 bra BB142_13;

mul.wide.s32 %rd43, %r18, 4;
add.s64 %rd57, %rd4, %rd43;
mov.u32 %r147, 0;
mov.u32 %r135, %r9;

BB142_12:
ld.local.u32 %r76, [%rd57+4];
rem.u32 %r77, %r135, %r76;
ld.local.u32 %r78, [%rd57+104];
mad.lo.s32 %r147, %r78, %r77, %r147;
div.u32 %r135, %r135, %r76;
add.s64 %rd57, %rd57, -4;
add.s32 %r121, %r121, -1;
setp.gt.s32	%p11, %r121, 0;
mov.u32 %r134, %r135;
mov.u32 %r146, %r147;
@%p11 bra BB142_12;

BB142_13:
ld.local.u32 %r80, [%rd4+108];
mad.lo.s32 %r81, %r80, %r134, %r146;
ld.local.u64 %rd44, [%rd4];
mul.wide.u32 %rd45, %r81, 8;
add.s64 %rd20, %rd44, %rd45;
ld.local.u32 %r28, [%rd5+208];
add.s32 %r122, %r28, -1;
setp.lt.s32	%p12, %r122, 1;
mov.u32 %r132, %r9;
mov.u32 %r144, %r68;
@%p12 bra BB142_16;

mul.wide.s32 %rd46, %r28, 4;
add.s64 %rd58, %rd5, %rd46;
mov.u32 %r145, 0;
mov.u32 %r133, %r9;

BB142_15:
ld.local.u32 %r83, [%rd58+4];
rem.u32 %r84, %r133, %r83;
ld.local.u32 %r85, [%rd58+104];
mad.lo.s32 %r145, %r85, %r84, %r145;
div.u32 %r133, %r133, %r83;
add.s64 %rd58, %rd58, -4;
add.s32 %r122, %r122, -1;
setp.gt.s32	%p13, %r122, 0;
mov.u32 %r132, %r133;
mov.u32 %r144, %r145;
@%p13 bra BB142_15;

BB142_16:
ld.local.u32 %r86, [%rd5+108];
mad.lo.s32 %r87, %r86, %r132, %r144;
ld.local.u64 %rd47, [%rd5];
mul.wide.u32 %rd48, %r87, 8;
add.s64 %rd24, %rd47, %rd48;
ld.f64 %fd124, [%rd16];
setp.ltu.f64	%p14, %fd124, 0d0000000000000000;
setp.gtu.f64	%p15, %fd124, 0d3FF0000000000000;
or.pred %p16, %p14, %p15;
@!%p16 bra BB142_18;
bra.uni BB142_17;

BB142_17:
mov.u64 %rd49, $str;
cvta.global.u64 %rd50, %rd49;
mov.u64 %rd51, $str1;
cvta.global.u64 %rd52, %rd51;
mov.u64 %rd53, __T227;
cvta.global.u64 %rd54, %rd53;
mov.u32 %r88, 57;
mov.u64 %rd55, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd50;
.param .b64 param1;
st.param.b64	[param1+0], %rd52;
.param .b32 param2;
st.param.b32	[param2+0], %r88;
.param .b64 param3;
st.param.b64	[param3+0], %rd54;
.param .b64 param4;
st.param.b64	[param4+0], %rd55;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd124, [%rd16];

BB142_18:
mov.f64 %fd3, %fd124;
ld.f64 %fd4, [%rd20];
setp.eq.f64	%p17, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p17 bra BB142_26;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r150}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r151, %temp}, %fd3;
}
mov.u32 %r152, -1023;
setp.gt.s32	%p18, %r150, 1048575;
mov.f64 %fd123, %fd3;
@%p18 bra BB142_21;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r150}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r151, %temp}, %fd5;
}
mov.u32 %r152, -1077;
mov.f64 %fd123, %fd5;

BB142_21:
mov.f64 %fd6, %fd123;
add.s32 %r91, %r150, -1;
setp.lt.u32	%p19, %r91, 2146435071;
@%p19 bra BB142_23;
bra.uni BB142_22;

BB142_23:
shr.u32 %r93, %r150, 20;
add.s32 %r153, %r152, %r93;
and.b32 %r94, %r150, -2146435073;
or.b32 %r95, %r94, 1072693248;
mov.b64 %fd125, {%r151, %r95};
setp.lt.s32	%p21, %r95, 1073127583;
@%p21 bra BB142_25;

{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd125;
}
add.s32 %r98, %r97, -1048576;
mov.b64 %fd125, {%r96, %r98};
add.s32 %r153, %r153, 1;

BB142_25:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r99, %r153, -2147483648;
mov.u32 %r100, 1127219200;
mov.b64 %fd58, {%r99, %r100};
mov.u32 %r101, -2147483648;
mov.b64 %fd59, {%r101, %r100};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB142_26;

BB142_22:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd6;
}
mov.b32 %f1, %r92;
setp.eq.f32	%p20, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p20;
mov.f64 %fd130, %fd7;

BB142_26:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p22, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p22 bra BB142_34;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r154}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r155, %temp}, %fd126;
}
mov.u32 %r156, -1023;
setp.gt.s32	%p23, %r154, 1048575;
@%p23 bra BB142_29;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r154}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r155, %temp}, %fd126;
}
mov.u32 %r156, -1077;

BB142_29:
add.s32 %r104, %r154, -1;
setp.lt.u32	%p24, %r104, 2146435071;
@%p24 bra BB142_31;
bra.uni BB142_30;

BB142_31:
shr.u32 %r106, %r154, 20;
add.s32 %r157, %r156, %r106;
and.b32 %r107, %r154, -2146435073;
or.b32 %r108, %r107, 1072693248;
mov.b64 %fd127, {%r155, %r108};
setp.lt.s32	%p26, %r108, 1073127583;
@%p26 bra BB142_33;

{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd127;
}
add.s32 %r111, %r110, -1048576;
mov.b64 %fd127, {%r109, %r111};
add.s32 %r157, %r157, 1;

BB142_33:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r112, %r157, -2147483648;
mov.u32 %r113, 1127219200;
mov.b64 %fd106, {%r112, %r113};
mov.u32 %r114, -2147483648;
mov.b64 %fd107, {%r114, %r113};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB142_34;

BB142_30:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r105}, %fd126;
}
mov.b32 %f2, %r105;
setp.eq.f32	%p25, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p25;

BB142_34:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd24], %fd121;
mov.u32 %r116, %nctaid.x;
mad.lo.s32 %r138, %r116, %r63, %r9;
setp.lt.u32	%p27, %r138, %r59;
@%p27 bra BB142_8;

BB142_35:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<16>;
.reg .f32 %f<3>;
.reg .b32 %r<61>;
.reg .f64 %fd<131>;
.reg .b64 %rd<38>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd18, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd19, %r23;
add.s64 %rd37, %rd18, %rd19;
setp.ge.u64	%p1, %rd37, %rd17;
@%p1 bra BB143_21;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd6, %rd15;

BB143_2:
ld.param.u64 %rd36, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s64 %rd20, %rd37, %rd36;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd9, %rd2, %rd21;
ld.global.f64 %fd124, [%rd9];
setp.ltu.f64	%p2, %fd124, 0d0000000000000000;
setp.gtu.f64	%p3, %fd124, 0d3FF0000000000000;
or.pred %p4, %p2, %p3;
@!%p4 bra BB143_4;
bra.uni BB143_3;

BB143_3:
mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T227;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r24, 57;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r24;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.global.f64 %fd124, [%rd9];

BB143_4:
mov.f64 %fd3, %fd124;
mul.lo.s64 %rd29, %rd37, %rd14;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd4, %rd30;
ld.global.f64 %fd4, [%rd31];
setp.eq.f64	%p5, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd130, %fd22;
@%p5 bra BB143_12;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r54, %temp}, %fd3;
}
mov.u32 %r55, -1023;
setp.gt.s32	%p6, %r53, 1048575;
mov.f64 %fd123, %fd3;
@%p6 bra BB143_7;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r54, %temp}, %fd5;
}
mov.u32 %r55, -1077;
mov.f64 %fd123, %fd5;

BB143_7:
mov.f64 %fd6, %fd123;
add.s32 %r27, %r53, -1;
setp.lt.u32	%p7, %r27, 2146435071;
@%p7 bra BB143_9;
bra.uni BB143_8;

BB143_9:
shr.u32 %r29, %r53, 20;
add.s32 %r56, %r55, %r29;
and.b32 %r30, %r53, -2146435073;
or.b32 %r31, %r30, 1072693248;
mov.b64 %fd125, {%r54, %r31};
setp.lt.s32	%p9, %r31, 1073127583;
@%p9 bra BB143_11;

{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd125;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r33}, %fd125;
}
add.s32 %r34, %r33, -1048576;
mov.b64 %fd125, {%r32, %r34};
add.s32 %r56, %r56, 1;

BB143_11:
add.f64 %fd26, %fd125, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd125, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r35, %r56, -2147483648;
mov.u32 %r36, 1127219200;
mov.b64 %fd58, {%r35, %r36};
mov.u32 %r37, -2147483648;
mov.b64 %fd59, {%r37, %r36};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd130, %fd11;
bra.uni BB143_12;

BB143_8:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd6;
}
mov.b32 %f1, %r28;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p8;
mov.f64 %fd130, %fd7;

BB143_12:
mov.f64 %fd12, %fd130;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd126, %fd70, %fd3;
setp.eq.f64	%p10, %fd126, 0d0000000000000000;
mov.f64 %fd129, %fd22;
@%p10 bra BB143_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r58, %temp}, %fd126;
}
mov.u32 %r59, -1023;
setp.gt.s32	%p11, %r57, 1048575;
@%p11 bra BB143_15;

mul.f64 %fd126, %fd126, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%r58, %temp}, %fd126;
}
mov.u32 %r59, -1077;

BB143_15:
add.s32 %r40, %r57, -1;
setp.lt.u32	%p12, %r40, 2146435071;
@%p12 bra BB143_17;
bra.uni BB143_16;

BB143_17:
shr.u32 %r42, %r57, 20;
add.s32 %r60, %r59, %r42;
and.b32 %r43, %r57, -2146435073;
or.b32 %r44, %r43, 1072693248;
mov.b64 %fd127, {%r58, %r44};
setp.lt.s32	%p14, %r44, 1073127583;
@%p14 bra BB143_19;

{
.reg .b32 %temp; 
mov.b64 {%r45, %temp}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd127;
}
add.s32 %r47, %r46, -1048576;
mov.b64 %fd127, {%r45, %r47};
add.s32 %r60, %r60, 1;

BB143_19:
add.f64 %fd74, %fd127, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd127, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r48, %r60, -2147483648;
mov.u32 %r49, 1127219200;
mov.b64 %fd106, {%r48, %r49};
mov.u32 %r50, -2147483648;
mov.b64 %fd107, {%r50, %r49};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd129, %fd110, %fd116;
bra.uni BB143_20;

BB143_16:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd126, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd126;
}
mov.b32 %f2, %r41;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd129, 0dFFF0000000000000, %fd72, %p13;

BB143_20:
sub.f64 %fd118, %fd70, %fd4;
mul.f64 %fd119, %fd118, %fd129;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
mul.lo.s64 %rd32, %rd37, %rd16;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd6, %rd33;
st.global.f64 [%rd34], %fd121;
mov.u32 %r51, %nctaid.x;
mul.wide.u32 %rd35, %r51, %r22;
add.s64 %rd37, %rd35, %rd37;
setp.lt.u64	%p15, %rd37, %rd17;
@%p15 bra BB143_2;

BB143_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot144[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<31>;
.reg .f32 %f<3>;
.reg .b32 %r<101>;
.reg .f64 %fd<132>;
.reg .b64 %rd<172>;


mov.u64 %rd171, __local_depot144;
cvta.local.u64 %SP, %rd171;
ld.param.u64 %rd67, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd68, %SP, 0;
cvta.to.local.u64 %rd3, %rd68;
add.u64 %rd69, %SP, 416;
cvta.to.local.u64 %rd4, %rd69;
add.u64 %rd70, %SP, 832;
cvta.to.local.u64 %rd5, %rd70;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB144_2;

BB144_1:
mul.wide.s32 %rd71, %r87, 8;
add.s64 %rd72, %rd6, %rd71;
ld.param.u64 %rd73, [%rd72];
add.s64 %rd74, %rd3, %rd71;
st.local.u64 [%rd74], %rd73;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 52;
@%p2 bra BB144_1;

BB144_2:
mov.u32 %r88, 0;
@%p1 bra BB144_4;

BB144_3:
mul.wide.s32 %rd75, %r88, 8;
add.s64 %rd76, %rd1, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd4, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 52;
@%p4 bra BB144_3;

BB144_4:
mov.u32 %r89, 0;
@%p1 bra BB144_6;

BB144_5:
mul.wide.s32 %rd79, %r89, 8;
add.s64 %rd80, %rd2, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd5, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p6, %r89, 52;
@%p6 bra BB144_5;

BB144_6:
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %ntid.x;
mul.wide.u32 %rd83, %r42, %r41;
mov.u32 %r43, %tid.x;
cvt.u64.u32	%rd84, %r43;
add.s64 %rd159, %rd83, %rd84;
setp.ge.u64	%p7, %rd159, %rd67;
@%p7 bra BB144_44;

ld.local.u32 %r44, [%rd3+408];
add.s32 %r7, %r44, -1;
mul.wide.s32 %rd85, %r44, 8;
add.s64 %rd13, %rd3, %rd85;

BB144_8:
mov.u64 %rd138, %rd159;
mov.u64 %rd14, %rd138;
mov.u64 %rd132, %rd13;
mov.u64 %rd87, 0;
mov.u64 %rd170, %rd87;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r90, %r7;
mov.u64 %rd156, %rd14;
mov.u64 %rd157, %rd14;
mov.u64 %rd169, %rd87;
@%p8 bra BB144_13;

BB144_9:
mov.u64 %rd17, %rd157;
mov.u32 %r8, %r90;
ld.local.u64 %rd20, [%rd132];
or.b64 %rd88, %rd17, %rd20;
and.b64 %rd89, %rd88, -4294967296;
setp.eq.s64	%p9, %rd89, 0;
@%p9 bra BB144_11;
bra.uni BB144_10;

BB144_11:
cvt.u32.u64	%r45, %rd20;
cvt.u32.u64	%r46, %rd17;
div.u32 %r47, %r46, %r45;
rem.u32 %r48, %r46, %r45;
cvt.u64.u32	%rd158, %r47;
cvt.u64.u32	%rd133, %r48;
bra.uni BB144_12;

BB144_10:
div.u64 %rd158, %rd17, %rd20;
rem.u64 %rd133, %rd17, %rd20;

BB144_12:
mov.u64 %rd25, %rd158;
ld.local.u64 %rd90, [%rd132+200];
mul.lo.s64 %rd91, %rd90, %rd133;
add.s64 %rd170, %rd91, %rd170;
add.s64 %rd132, %rd132, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r90, %r9;
mov.u64 %rd156, %rd25;
mov.u64 %rd157, %rd25;
mov.u64 %rd160, %rd170;
mov.u64 %rd169, %rd160;
@%p10 bra BB144_9;

BB144_13:
mov.u64 %rd30, %rd169;
add.u64 %rd131, %SP, 0;
cvta.to.local.u64 %rd130, %rd131;
ld.local.u64 %rd93, [%rd130+208];
mul.lo.s64 %rd94, %rd93, %rd156;
add.s64 %rd95, %rd94, %rd30;
ld.local.u64 %rd96, [%rd130];
shl.b64 %rd97, %rd95, 3;
add.s64 %rd31, %rd96, %rd97;
ld.local.u32 %r10, [%rd4+408];
add.s32 %r91, %r10, -1;
setp.lt.s32	%p11, %r91, 1;
mov.u64 %rd153, %rd14;
mov.u64 %rd167, %rd87;
@%p11 bra BB144_19;

mul.wide.s32 %rd99, %r10, 8;
add.s64 %rd134, %rd4, %rd99;
mov.u64 %rd168, 0;
mov.u64 %rd154, %rd14;

BB144_15:
ld.local.u64 %rd37, [%rd134];
or.b64 %rd100, %rd154, %rd37;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p12, %rd101, 0;
@%p12 bra BB144_17;
bra.uni BB144_16;

BB144_17:
cvt.u32.u64	%r49, %rd37;
cvt.u32.u64	%r50, %rd154;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd155, %r51;
cvt.u64.u32	%rd135, %r52;
bra.uni BB144_18;

BB144_16:
div.u64 %rd155, %rd154, %rd37;
rem.u64 %rd135, %rd154, %rd37;

BB144_18:
mov.u64 %rd154, %rd155;
ld.local.u64 %rd102, [%rd134+200];
mul.lo.s64 %rd103, %rd102, %rd135;
add.s64 %rd168, %rd103, %rd168;
add.s64 %rd134, %rd134, -8;
add.s32 %r91, %r91, -1;
setp.gt.s32	%p13, %r91, 0;
mov.u64 %rd153, %rd154;
mov.u64 %rd167, %rd168;
@%p13 bra BB144_15;

BB144_19:
ld.local.u64 %rd105, [%rd4+208];
mul.lo.s64 %rd106, %rd105, %rd153;
add.s64 %rd107, %rd106, %rd167;
ld.local.u64 %rd108, [%rd4];
shl.b64 %rd109, %rd107, 3;
add.s64 %rd48, %rd108, %rd109;
ld.local.u32 %r14, [%rd5+408];
add.s32 %r92, %r14, -1;
setp.lt.s32	%p14, %r92, 1;
mov.u64 %rd150, %rd14;
mov.u64 %rd165, %rd87;
@%p14 bra BB144_25;

mul.wide.s32 %rd111, %r14, 8;
add.s64 %rd136, %rd5, %rd111;
mov.u64 %rd166, 0;
mov.u64 %rd151, %rd14;

BB144_21:
ld.local.u64 %rd54, [%rd136];
or.b64 %rd112, %rd151, %rd54;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p15, %rd113, 0;
@%p15 bra BB144_23;
bra.uni BB144_22;

BB144_23:
cvt.u32.u64	%r53, %rd54;
cvt.u32.u64	%r54, %rd151;
div.u32 %r55, %r54, %r53;
rem.u32 %r56, %r54, %r53;
cvt.u64.u32	%rd152, %r55;
cvt.u64.u32	%rd137, %r56;
bra.uni BB144_24;

BB144_22:
div.u64 %rd152, %rd151, %rd54;
rem.u64 %rd137, %rd151, %rd54;

BB144_24:
mov.u64 %rd151, %rd152;
ld.local.u64 %rd114, [%rd136+200];
mul.lo.s64 %rd115, %rd114, %rd137;
add.s64 %rd166, %rd115, %rd166;
add.s64 %rd136, %rd136, -8;
add.s32 %r92, %r92, -1;
setp.gt.s32	%p16, %r92, 0;
mov.u64 %rd150, %rd151;
mov.u64 %rd165, %rd166;
@%p16 bra BB144_21;

BB144_25:
ld.local.u64 %rd116, [%rd5+208];
mul.lo.s64 %rd117, %rd116, %rd150;
add.s64 %rd118, %rd117, %rd165;
ld.local.u64 %rd119, [%rd5];
shl.b64 %rd120, %rd118, 3;
add.s64 %rd65, %rd119, %rd120;
ld.f64 %fd125, [%rd31];
setp.ltu.f64	%p17, %fd125, 0d0000000000000000;
setp.gtu.f64	%p18, %fd125, 0d3FF0000000000000;
or.pred %p19, %p17, %p18;
@!%p19 bra BB144_27;
bra.uni BB144_26;

BB144_26:
mov.u64 %rd121, $str;
cvta.global.u64 %rd122, %rd121;
mov.u64 %rd123, $str1;
cvta.global.u64 %rd124, %rd123;
mov.u64 %rd125, __T227;
cvta.global.u64 %rd126, %rd125;
mov.u32 %r57, 57;
mov.u64 %rd127, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd122;
.param .b64 param1;
st.param.b64	[param1+0], %rd124;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd126;
.param .b64 param4;
st.param.b64	[param4+0], %rd127;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	ld.f64 %fd125, [%rd31];

BB144_27:
mov.f64 %fd3, %fd125;
ld.f64 %fd4, [%rd48];
setp.eq.f64	%p20, %fd3, 0d0000000000000000;
mov.f64 %fd22, 0dC03BA18A998FFFA0;
mov.f64 %fd131, %fd22;
@%p20 bra BB144_35;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd3;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p21, %r93, 1048575;
mov.f64 %fd124, %fd3;
@%p21 bra BB144_30;

mul.f64 %fd5, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd5;
}
mov.u32 %r95, -1077;
mov.f64 %fd124, %fd5;

BB144_30:
mov.f64 %fd6, %fd124;
add.s32 %r60, %r93, -1;
setp.lt.u32	%p22, %r60, 2146435071;
@%p22 bra BB144_32;
bra.uni BB144_31;

BB144_32:
shr.u32 %r62, %r93, 20;
add.s32 %r96, %r95, %r62;
and.b32 %r63, %r93, -2146435073;
or.b32 %r64, %r63, 1072693248;
mov.b64 %fd126, {%r94, %r64};
setp.lt.s32	%p24, %r64, 1073127583;
@%p24 bra BB144_34;

{
.reg .b32 %temp; 
mov.b64 {%r65, %temp}, %fd126;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd126;
}
add.s32 %r67, %r66, -1048576;
mov.b64 %fd126, {%r65, %r67};
add.s32 %r96, %r96, 1;

BB144_34:
add.f64 %fd26, %fd126, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd126, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r68, %r96, -2147483648;
mov.u32 %r69, 1127219200;
mov.b64 %fd58, {%r68, %r69};
mov.u32 %r70, -2147483648;
mov.b64 %fd59, {%r70, %r69};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd11, %fd62, %fd68;
mov.f64 %fd131, %fd11;
bra.uni BB144_35;

BB144_31:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd6, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd6;
}
mov.b32 %f1, %r61;
setp.eq.f32	%p23, %f1, 0f00000000;
selp.f64	%fd7, 0dFFF0000000000000, %fd24, %p23;
mov.f64 %fd131, %fd7;

BB144_35:
mov.f64 %fd12, %fd131;
mov.f64 %fd70, 0d3FF0000000000000;
sub.f64 %fd127, %fd70, %fd3;
setp.eq.f64	%p25, %fd127, 0d0000000000000000;
mov.f64 %fd130, %fd22;
@%p25 bra BB144_43;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd127;
}
mov.u32 %r99, -1023;
setp.gt.s32	%p26, %r97, 1048575;
@%p26 bra BB144_38;

mul.f64 %fd127, %fd127, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd127;
}
{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd127;
}
mov.u32 %r99, -1077;

BB144_38:
add.s32 %r73, %r97, -1;
setp.lt.u32	%p27, %r73, 2146435071;
@%p27 bra BB144_40;
bra.uni BB144_39;

BB144_40:
shr.u32 %r75, %r97, 20;
add.s32 %r100, %r99, %r75;
and.b32 %r76, %r97, -2146435073;
or.b32 %r77, %r76, 1072693248;
mov.b64 %fd128, {%r98, %r77};
setp.lt.s32	%p29, %r77, 1073127583;
@%p29 bra BB144_42;

{
.reg .b32 %temp; 
mov.b64 {%r78, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd128;
}
add.s32 %r80, %r79, -1048576;
mov.b64 %fd128, {%r78, %r80};
add.s32 %r100, %r100, 1;

BB144_42:
add.f64 %fd74, %fd128, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd73,%fd74;

	neg.f64 %fd75, %fd74;
fma.rn.f64 %fd77, %fd75, %fd73, %fd70;
fma.rn.f64 %fd78, %fd77, %fd77, %fd77;
fma.rn.f64 %fd79, %fd78, %fd73, %fd73;
add.f64 %fd80, %fd128, 0dBFF0000000000000;
mul.f64 %fd81, %fd80, %fd79;
fma.rn.f64 %fd82, %fd80, %fd79, %fd81;
mul.f64 %fd83, %fd82, %fd82;
mov.f64 %fd84, 0d3ED0EE258B7A8B04;
mov.f64 %fd85, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd86, %fd85, %fd83, %fd84;
mov.f64 %fd87, 0d3EF3B2669F02676F;
fma.rn.f64 %fd88, %fd86, %fd83, %fd87;
mov.f64 %fd89, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd90, %fd88, %fd83, %fd89;
mov.f64 %fd91, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd92, %fd90, %fd83, %fd91;
mov.f64 %fd93, 0d3F624924923BE72D;
fma.rn.f64 %fd94, %fd92, %fd83, %fd93;
mov.f64 %fd95, 0d3F8999999999A3C4;
fma.rn.f64 %fd96, %fd94, %fd83, %fd95;
mov.f64 %fd97, 0d3FB5555555555554;
fma.rn.f64 %fd98, %fd96, %fd83, %fd97;
sub.f64 %fd99, %fd80, %fd82;
add.f64 %fd100, %fd99, %fd99;
neg.f64 %fd101, %fd82;
fma.rn.f64 %fd102, %fd101, %fd80, %fd100;
mul.f64 %fd103, %fd79, %fd102;
mul.f64 %fd104, %fd83, %fd98;
fma.rn.f64 %fd105, %fd104, %fd82, %fd103;
xor.b32 %r81, %r100, -2147483648;
mov.u32 %r82, 1127219200;
mov.b64 %fd106, {%r81, %r82};
mov.u32 %r83, -2147483648;
mov.b64 %fd107, {%r83, %r82};
sub.f64 %fd108, %fd106, %fd107;
mov.f64 %fd109, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd110, %fd108, %fd109, %fd82;
neg.f64 %fd111, %fd108;
fma.rn.f64 %fd112, %fd111, %fd109, %fd110;
sub.f64 %fd113, %fd112, %fd82;
sub.f64 %fd114, %fd105, %fd113;
mov.f64 %fd115, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd116, %fd108, %fd115, %fd114;
add.f64 %fd130, %fd110, %fd116;
bra.uni BB144_43;

BB144_39:
mov.f64 %fd71, 0d7FF0000000000000;
fma.rn.f64 %fd72, %fd127, %fd71, %fd71;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd127;
}
mov.b32 %f2, %r74;
setp.eq.f32	%p28, %f2, 0f00000000;
selp.f64	%fd130, 0dFFF0000000000000, %fd72, %p28;

BB144_43:
mov.f64 %fd122, 0d3FF0000000000000;
mov.u32 %r86, %ntid.x;
ld.param.u64 %rd129, [_Z21kernelPointwiseApply3I34bce_updateOutput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
sub.f64 %fd118, %fd122, %fd4;
mul.f64 %fd119, %fd118, %fd130;
fma.rn.f64 %fd120, %fd4, %fd12, %fd119;
neg.f64 %fd121, %fd120;
st.f64 [%rd65], %fd121;
mov.u32 %r84, %nctaid.x;
mul.wide.u32 %rd128, %r84, %r86;
add.s64 %rd159, %rd128, %rd14;
setp.lt.u64	%p30, %rd159, %rd129;
@%p30 bra BB144_8;

BB144_44:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .b32 %r<20>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB145_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB145_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 8;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB145_2;

BB145_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB146_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd6;

BB146_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 8;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB146_2;

BB146_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot147[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot147;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB147_2;

BB147_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB147_1;

BB147_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB147_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB147_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB147_6;

BB147_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB147_5;

BB147_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 8;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 8;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd23, %rd24;
ld.global.f64 %fd1, [%rd19];
ld.global.f64 %fd2, [%rd21];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB147_4;

BB147_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r4, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB148_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd5;

BB148_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 8;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB148_2;

BB148_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB149_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB149_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 8;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB149_2;

BB149_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot150[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot150;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB150_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB150_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB150_6;

BB150_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB150_5;

BB150_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd1, [%rd25];
ld.global.f64 %fd2, [%rd19];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd23], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB150_4;

BB150_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot151[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot151;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB151_2;

BB151_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB151_1;

BB151_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB151_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB151_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB151_6;

BB151_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB151_5;

BB151_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 8;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 8;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd1, [%rd19];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB151_4;

BB151_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot152[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot152;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB152_2;

BB152_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB152_1;

BB152_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB152_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB152_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB152_6;

BB152_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB152_5;

BB152_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd1, [%rd25];
ld.global.f64 %fd2, [%rd21];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd23], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB152_4;

BB152_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot153[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<11>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot153;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB153_2;

BB153_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB153_1;

BB153_2:
mov.u32 %r55, 0;
@%p1 bra BB153_4;

BB153_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB153_3;

BB153_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB153_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB153_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB153_8;

BB153_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB153_7;

BB153_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 8;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 8;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB153_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB153_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB153_10;

BB153_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 8;
add.s64 %rd38, %rd36, %rd37;
ld.global.f64 %fd1, [%rd13];
ld.global.f64 %fd2, [%rd14];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd38], %fd10;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB153_6;

BB153_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r4, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB154_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd4;

BB154_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 8;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 8;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB154_2;

BB154_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB155_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB155_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 8;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 8;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB155_2;

BB155_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot156[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot156;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB156_2;

BB156_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB156_1;

BB156_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB156_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB156_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB156_6;

BB156_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB156_5;

BB156_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd1, [%rd19];
ld.global.f64 %fd2, [%rd25];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd23], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB156_4;

BB156_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB157_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB157_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 8;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB157_2;

BB157_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<95>;
.reg .f64 %fd<11>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB158_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB158_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 8;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd10];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd12], %fd10;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p2, %r94, %r43;
@%p2 bra BB158_2;

BB158_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot159[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<97>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot159;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB159_2;

BB159_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB159_1;

BB159_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB159_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB159_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB159_6;

BB159_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB159_5;

BB159_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 8;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 8;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd6, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB159_4;

BB159_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot160[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot160;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB160_2;

BB160_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB160_1;

BB160_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB160_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB160_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB160_6;

BB160_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB160_5;

BB160_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd1, [%rd19];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB160_4;

BB160_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot161[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<97>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot161;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB161_2;

BB161_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB161_1;

BB161_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB161_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB161_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB161_6;

BB161_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB161_5;

BB161_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 8;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 8;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd6, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB161_4;

BB161_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot162[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<100>;
.reg .f64 %fd<11>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot162;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB162_2;

BB162_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB162_1;

BB162_2:
mov.u32 %r79, 0;
@%p1 bra BB162_4;

BB162_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB162_3;

BB162_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB162_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB162_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB162_8;

BB162_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB162_7;

BB162_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 8;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB162_10;

BB162_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB162_9;

BB162_10:
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 8;
add.s64 %rd39, %rd10, %rd38;
ld.global.f64 %fd1, [%rd16];
ld.global.f64 %fd2, [%rd37];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd39], %fd10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB162_6;

BB162_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot163[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot163;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB163_2;

BB163_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB163_1;

BB163_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB163_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB163_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB163_6;

BB163_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB163_5;

BB163_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 8;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 8;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB163_4;

BB163_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot164[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot164;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB164_2;

BB164_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB164_1;

BB164_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB164_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB164_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB164_6;

BB164_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB164_5;

BB164_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 8;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB164_4;

BB164_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot165[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<11>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot165;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB165_2;

BB165_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB165_1;

BB165_2:
mov.u32 %r55, 0;
@%p1 bra BB165_4;

BB165_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB165_3;

BB165_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB165_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB165_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB165_8;

BB165_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB165_7;

BB165_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB165_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB165_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB165_10;

BB165_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 8;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 8;
add.s64 %rd38, %rd36, %rd37;
ld.global.f64 %fd1, [%rd13];
ld.global.f64 %fd2, [%rd34];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd38], %fd10;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB165_6;

BB165_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot166[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot166;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB166_2;

BB166_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB166_1;

BB166_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB166_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB166_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB166_6;

BB166_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB166_5;

BB166_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB166_4;

BB166_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot167[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<97>;
.reg .f64 %fd<11>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot167;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB167_2;

BB167_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB167_1;

BB167_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB167_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB167_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB167_6;

BB167_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB167_5;

BB167_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 8;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 8;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd6, %rd24;
ld.global.f64 %fd1, [%rd21];
ld.global.f64 %fd2, [%rd23];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd25], %fd10;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB167_4;

BB167_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot168[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<100>;
.reg .f64 %fd<11>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot168;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB168_2;

BB168_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB168_1;

BB168_2:
mov.u32 %r79, 0;
@%p1 bra BB168_4;

BB168_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB168_3;

BB168_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB168_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB168_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB168_8;

BB168_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB168_7;

BB168_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB168_10;

BB168_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB168_9;

BB168_10:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 8;
add.s64 %rd39, %rd10, %rd38;
ld.global.f64 %fd1, [%rd35];
ld.global.f64 %fd2, [%rd37];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd39], %fd10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB168_6;

BB168_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot169[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .f64 %fd<11>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot169;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB169_2;

BB169_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB169_1;

BB169_2:
mov.u32 %r54, 0;
@%p1 bra BB169_4;

BB169_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB169_3;

BB169_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB169_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB169_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB169_8;

BB169_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB169_7;

BB169_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB169_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB169_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB169_10;

BB169_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 8;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 8;
add.s64 %rd38, %rd8, %rd37;
ld.global.f64 %fd1, [%rd13];
ld.global.f64 %fd2, [%rd36];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd38], %fd10;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB169_6;

BB169_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot170[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<100>;
.reg .f64 %fd<11>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot170;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB170_2;

BB170_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB170_1;

BB170_2:
mov.u32 %r79, 0;
@%p1 bra BB170_4;

BB170_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB170_3;

BB170_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB170_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB170_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB170_8;

BB170_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB170_7;

BB170_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB170_10;

BB170_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB170_9;

BB170_10:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 8;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 8;
add.s64 %rd39, %rd10, %rd38;
ld.global.f64 %fd1, [%rd35];
ld.global.f64 %fd2, [%rd37];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd39], %fd10;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB170_6;

BB170_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot171[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<103>;
.reg .f64 %fd<11>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot171;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB171_2;

BB171_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB171_1;

BB171_2:
mov.u32 %r71, 0;
@%p1 bra BB171_4;

BB171_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB171_3;

BB171_4:
mov.u32 %r72, 0;
@%p1 bra BB171_6;

BB171_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB171_5;

BB171_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB171_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB171_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB171_10;

BB171_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB171_9;

BB171_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB171_12;

BB171_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB171_11;

BB171_12:
mul.wide.u32 %rd49, %r23, 8;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB171_14;

BB171_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB171_13;

BB171_14:
mul.wide.u32 %rd50, %r32, 8;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 8;
add.s64 %rd53, %rd14, %rd52;
ld.global.f64 %fd1, [%rd24];
ld.global.f64 %fd2, [%rd51];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd53], %fd10;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB171_8;

BB171_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<5>;
.reg .f64 %fd<11>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB172_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB172_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd7, %rd29;
ld.global.f64 %fd1, [%rd24];
ld.global.f64 %fd2, [%rd27];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd30], %fd10;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB172_2;

BB172_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot173[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<45>;
.reg .f64 %fd<11>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot173;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I37bce_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB173_2;

BB173_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB173_1;

BB173_2:
mov.u32 %r40, 0;
@%p1 bra BB173_4;

BB173_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB173_3;

BB173_4:
mov.u32 %r41, 0;
@%p1 bra BB173_6;

BB173_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB173_5;

BB173_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB173_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB173_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB173_13;

BB173_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB173_11;
bra.uni BB173_10;

BB173_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB173_12;

BB173_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB173_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB173_9;

BB173_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB173_18;

BB173_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB173_16;
bra.uni BB173_15;

BB173_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB173_17;

BB173_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB173_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB173_14;

BB173_18:
shl.b64 %rd111, %rd39, 3;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB173_23;

BB173_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB173_21;
bra.uni BB173_20;

BB173_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB173_22;

BB173_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB173_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB173_19;

BB173_23:
shl.b64 %rd117, %rd56, 3;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 3;
add.s64 %rd122, %rd18, %rd121;
ld.global.f64 %fd1, [%rd54];
ld.global.f64 %fd2, [%rd118];
sub.f64 %fd3, %fd2, %fd1;
neg.f64 %fd4, %fd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd6, %fd5, %fd1;
add.f64 %fd7, %fd6, 0d3D719799812DEA11;
add.f64 %fd8, %fd1, 0d3D719799812DEA11;
mul.f64 %fd9, %fd8, %fd7;
div.rn.f64 %fd10, %fd4, %fd9;
st.global.f64 [%rd122], %fd10;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB173_8;

BB173_24:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot174[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<92>;
.reg .b16 %rs<69>;
.reg .f32 %f<481>;
.reg .b32 %r<82>;
.reg .b64 %rd<247>;


mov.u64 %rd246, __local_depot174;
cvta.local.u64 %SP, %rd246;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
cvta.to.global.u64 %rd3, %rd2;
ld.param.u64 %rd81, [%rd1+24];
cvta.to.global.u64 %rd4, %rd81;
ld.param.u64 %rd82, [%rd1+32];
cvta.to.global.u64 %rd5, %rd82;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd83, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd84, %rd83;
setp.eq.s64	%p6, %rd84, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB174_2;

ld.param.s32 %rd85, [%rd1+112];
mov.u32 %r27, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r27;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd87, %rd86;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd87;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd85;

BB174_2:
ld.param.u64 %rd6, [%rd1+48];
ld.param.u64 %rd7, [%rd1+64];
ld.param.u64 %rd8, [%rd1+72];
ld.param.u64 %rd9, [%rd1+80];
ld.param.f32 %f480, [%rd1+96];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd10, %r4;
mul.lo.s64 %rd88, %rd10, %rd7;
min.s64 %rd11, %rd9, %rd10;
add.s64 %rd12, %rd11, %rd88;
setp.lt.s64	%p8, %rd10, %rd9;
selp.u64	%rd89, 1, 0, %p8;
add.s64 %rd90, %rd89, %rd7;
add.s64 %rd91, %rd90, %rd12;
mul.lo.s64 %rd92, %rd91, %rd8;
min.s64 %rd13, %rd92, %rd6;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd220, %rd13;
@%p9 bra BB174_17;

add.s64 %rd14, %rd13, -1;
shl.b64 %rd93, %rd13, 1;
add.s64 %rd94, %rd93, -2;
add.s64 %rd95, %rd3, %rd94;
ld.global.u16 %rs1, [%rd95];
add.s64 %rd96, %rd4, %rd94;
ld.global.u16 %rs2, [%rd96];
add.s64 %rd97, %rd5, %rd94;
ld.global.u16 %rs3, [%rd97];

	{ cvt.f32.f16 %f88, %rs1;}


	setp.ltu.f32	%p10, %f88, 0f00000000;
@%p10 bra BB174_5;


	{ cvt.f32.f16 %f89, %rs1;}


	setp.le.f32	%p11, %f89, 0f3F800000;
@%p11 bra BB174_6;

BB174_5:
mov.u64 %rd98, $str2;
cvta.global.u64 %rd99, %rd98;
mov.u64 %rd100, $str1;
cvta.global.u64 %rd101, %rd100;
mov.u64 %rd102, __T213;
cvta.global.u64 %rd103, %rd102;
mov.u32 %r28, 74;
mov.u64 %rd104, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd99;
.param .b64 param1;
st.param.b64	[param1+0], %rd101;
.param .b32 param2;
st.param.b32	[param2+0], %r28;
.param .b64 param3;
st.param.b64	[param3+0], %rd103;
.param .b64 param4;
st.param.b64	[param4+0], %rd104;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB174_6:

	{ cvt.f32.f16 %f90, %rs3;}


	neg.f32 %f91, %f90;

	{ cvt.rn.f16.f32 %rs22, %f91;}


	
	{ cvt.f32.f16 %f92, %rs1;}


	setp.eq.f32	%p12, %f92, 0f00000000;
@%p12 bra BB174_10;
bra.uni BB174_7;

BB174_10:
mov.f32 %f121, 0f00000000;
mov.f32 %f122, 0f34000000;
mov.f32 %f123, 0fCDA00000;
fma.rn.f32 %f124, %f123, %f122, %f121;
mov.f32 %f125, 0f3E1039F6;
mov.f32 %f126, 0f3DCBCCC0;
mov.f32 %f127, 0fBE055027;
fma.rn.f32 %f128, %f127, %f126, %f125;
mov.f32 %f129, 0fBDF8CDCC;
fma.rn.f32 %f130, %f128, %f126, %f129;
mov.f32 %f131, 0f3E0F2955;
fma.rn.f32 %f132, %f130, %f126, %f131;
mov.f32 %f133, 0fBE2AD8B9;
fma.rn.f32 %f134, %f132, %f126, %f133;
mov.f32 %f135, 0f3E4CED0B;
fma.rn.f32 %f136, %f134, %f126, %f135;
mov.f32 %f137, 0fBE7FFF22;
fma.rn.f32 %f138, %f136, %f126, %f137;
mov.f32 %f139, 0f3EAAAA78;
fma.rn.f32 %f140, %f138, %f126, %f139;
mov.f32 %f141, 0fBF000000;
fma.rn.f32 %f142, %f140, %f126, %f141;
mul.f32 %f143, %f142, 0f3DCBCCC0;
fma.rn.f32 %f144, %f143, %f126, %f126;
mov.f32 %f145, 0f3F317218;
fma.rn.f32 %f468, %f124, %f145, %f144;
bra.uni BB174_11;

BB174_7:
setp.lt.f32	%p13, %f92, 0f00800000;
mul.f32 %f93, %f92, 0f4B000000;
selp.f32	%f3, %f93, %f92, %p13;
selp.f32	%f94, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r29, %f3;
add.s32 %r30, %r29, -1059760811;
and.b32 %r31, %r30, -8388608;
sub.s32 %r32, %r29, %r31;
mov.b32 %f95, %r32;
cvt.rn.f32.s32	%f96, %r31;
mov.f32 %f97, 0f34000000;
fma.rn.f32 %f98, %f96, %f97, %f94;
add.f32 %f99, %f95, 0fBF800000;
mov.f32 %f100, 0f3E1039F6;
mov.f32 %f101, 0fBE055027;
fma.rn.f32 %f102, %f101, %f99, %f100;
mov.f32 %f103, 0fBDF8CDCC;
fma.rn.f32 %f104, %f102, %f99, %f103;
mov.f32 %f105, 0f3E0F2955;
fma.rn.f32 %f106, %f104, %f99, %f105;
mov.f32 %f107, 0fBE2AD8B9;
fma.rn.f32 %f108, %f106, %f99, %f107;
mov.f32 %f109, 0f3E4CED0B;
fma.rn.f32 %f110, %f108, %f99, %f109;
mov.f32 %f111, 0fBE7FFF22;
fma.rn.f32 %f112, %f110, %f99, %f111;
mov.f32 %f113, 0f3EAAAA78;
fma.rn.f32 %f114, %f112, %f99, %f113;
mov.f32 %f115, 0fBF000000;
fma.rn.f32 %f116, %f114, %f99, %f115;
mul.f32 %f117, %f99, %f116;
fma.rn.f32 %f118, %f117, %f99, %f99;
mov.f32 %f119, 0f3F317218;
fma.rn.f32 %f467, %f98, %f119, %f118;
setp.lt.u32	%p14, %r29, 2139095040;
@%p14 bra BB174_9;

mov.f32 %f120, 0f7F800000;
fma.rn.f32 %f467, %f3, %f120, %f120;

BB174_9:
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f32	%f468, 0fFF800000, %f467, %p15;

BB174_11:

	{ cvt.f32.f16 %f146, %rs2;}


	mul.f32 %f10, %f468, %f146;

	{ cvt.f32.f16 %f147, %rs2;}


	
	{ cvt.f32.f16 %f148, %rs1;}


	mov.f32 %f149, 0f3F800000;
sub.f32 %f12, %f149, %f148;
setp.eq.f32	%p16, %f12, 0f00000000;
@%p16 bra BB174_15;
bra.uni BB174_12;

BB174_15:
mov.f32 %f178, 0f00000000;
mov.f32 %f179, 0f34000000;
mov.f32 %f180, 0fCDA00000;
fma.rn.f32 %f181, %f180, %f179, %f178;
mov.f32 %f182, 0f3E1039F6;
mov.f32 %f183, 0f3DCBCCC0;
mov.f32 %f184, 0fBE055027;
fma.rn.f32 %f185, %f184, %f183, %f182;
mov.f32 %f186, 0fBDF8CDCC;
fma.rn.f32 %f187, %f185, %f183, %f186;
mov.f32 %f188, 0f3E0F2955;
fma.rn.f32 %f189, %f187, %f183, %f188;
mov.f32 %f190, 0fBE2AD8B9;
fma.rn.f32 %f191, %f189, %f183, %f190;
mov.f32 %f192, 0f3E4CED0B;
fma.rn.f32 %f193, %f191, %f183, %f192;
mov.f32 %f194, 0fBE7FFF22;
fma.rn.f32 %f195, %f193, %f183, %f194;
mov.f32 %f196, 0f3EAAAA78;
fma.rn.f32 %f197, %f195, %f183, %f196;
mov.f32 %f198, 0fBF000000;
fma.rn.f32 %f199, %f197, %f183, %f198;
mul.f32 %f200, %f199, 0f3DCBCCC0;
fma.rn.f32 %f201, %f200, %f183, %f183;
mov.f32 %f202, 0f3F317218;
fma.rn.f32 %f470, %f181, %f202, %f201;
bra.uni BB174_16;

BB174_12:
setp.lt.f32	%p17, %f12, 0f00800000;
mul.f32 %f150, %f12, 0f4B000000;
selp.f32	%f13, %f150, %f12, %p17;
selp.f32	%f151, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r33, %f13;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f152, %r36;
cvt.rn.f32.s32	%f153, %r35;
mov.f32 %f154, 0f34000000;
fma.rn.f32 %f155, %f153, %f154, %f151;
add.f32 %f156, %f152, 0fBF800000;
mov.f32 %f157, 0f3E1039F6;
mov.f32 %f158, 0fBE055027;
fma.rn.f32 %f159, %f158, %f156, %f157;
mov.f32 %f160, 0fBDF8CDCC;
fma.rn.f32 %f161, %f159, %f156, %f160;
mov.f32 %f162, 0f3E0F2955;
fma.rn.f32 %f163, %f161, %f156, %f162;
mov.f32 %f164, 0fBE2AD8B9;
fma.rn.f32 %f165, %f163, %f156, %f164;
mov.f32 %f166, 0f3E4CED0B;
fma.rn.f32 %f167, %f165, %f156, %f166;
mov.f32 %f168, 0fBE7FFF22;
fma.rn.f32 %f169, %f167, %f156, %f168;
mov.f32 %f170, 0f3EAAAA78;
fma.rn.f32 %f171, %f169, %f156, %f170;
mov.f32 %f172, 0fBF000000;
fma.rn.f32 %f173, %f171, %f156, %f172;
mul.f32 %f174, %f156, %f173;
fma.rn.f32 %f175, %f174, %f156, %f156;
mov.f32 %f176, 0f3F317218;
fma.rn.f32 %f469, %f155, %f176, %f175;
setp.lt.u32	%p18, %r33, 2139095040;
@%p18 bra BB174_14;

mov.f32 %f177, 0f7F800000;
fma.rn.f32 %f469, %f13, %f177, %f177;

BB174_14:
setp.eq.f32	%p19, %f13, 0f00000000;
selp.f32	%f470, 0fFF800000, %f469, %p19;

BB174_16:
sub.f32 %f205, %f149, %f147;
fma.rn.f32 %f206, %f205, %f470, %f10;

	{ cvt.f32.f16 %f203, %rs22;}


	mul.f32 %f480, %f203, %f206;
mov.u64 %rd220, %rd14;

BB174_17:
ld.param.u64 %rd105, [%rd1+88];
cvta.to.global.u64 %rd106, %rd105;
mul.lo.s64 %rd107, %rd12, %rd8;
shl.b64 %rd108, %rd107, 1;
add.s64 %rd221, %rd2, %rd108;
shl.b64 %rd109, %rd10, 2;
add.s64 %rd17, %rd106, %rd109;
shl.b64 %rd110, %rd220, 1;
add.s64 %rd18, %rd2, %rd110;
sub.s64 %rd111, %rd221, %rd18;
shr.u64 %rd112, %rd111, 1;
neg.s64 %rd113, %rd112;
cvt.u32.u64	%r5, %rd113;
mov.u16 %rs67, 0;
setp.lt.s32	%p20, %r5, 1;
@%p20 bra BB174_78;

add.s32 %r38, %r3, %r1;
cvt.s64.s32	%rd115, %r38;
mul.lo.s64 %rd116, %rd7, %rd115;
add.s64 %rd117, %rd11, %rd116;
mul.lo.s64 %rd118, %rd8, %rd117;
cvt.s64.s32	%rd119, %r2;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd19, %rd5, %rd121;
add.s64 %rd20, %rd4, %rd121;
add.s64 %rd21, %rd3, %rd121;
mov.u16 %rs66, 0;
mov.u32 %r37, 0;
mov.u64 %rd226, 0;
mov.u32 %r80, %r37;

BB174_19:
mov.u64 %rd222, %rd226;
mov.u64 %rd22, %rd222;
sub.s64 %rd122, %rd221, %rd18;
shr.u64 %rd123, %rd122, 1;
neg.s64 %rd124, %rd123;
cvt.u32.u64	%r42, %rd124;
setp.lt.s32	%p21, %r42, 896;
mov.u32 %r43, 896;
min.s32 %r7, %r42, %r43;
add.u64 %rd125, %SP, 0;
cvta.to.local.u64 %rd227, %rd125;
mov.u32 %r70, -7;
mov.u32 %r71, %r70;
mov.u64 %rd225, %rd22;
mov.u64 %rd224, %rd22;
mov.u32 %r72, %r2;
mov.u32 %r78, %r37;
@%p21 bra BB174_34;
bra.uni BB174_20;

BB174_34:
mov.u32 %r74, %r78;
mov.u32 %r79, %r74;
mov.u32 %r12, %r72;
mov.u64 %rd29, %rd224;
setp.ge.s32	%p33, %r12, %r7;
@%p33 bra BB174_49;

add.s64 %rd136, %rd21, %rd29;
ld.global.u16 %rs10, [%rd136];
add.s64 %rd137, %rd20, %rd29;
ld.global.u16 %rs11, [%rd137];
add.s64 %rd138, %rd19, %rd29;
ld.global.u16 %rs12, [%rd138];

	{ cvt.f32.f16 %f329, %rs10;}


	setp.ltu.f32	%p34, %f329, 0f00000000;
@%p34 bra BB174_37;


	{ cvt.f32.f16 %f330, %rs10;}


	setp.le.f32	%p35, %f330, 0f3F800000;
@%p35 bra BB174_38;

BB174_37:
mov.u64 %rd139, $str2;
cvta.global.u64 %rd140, %rd139;
mov.u64 %rd141, $str1;
cvta.global.u64 %rd142, %rd141;
mov.u64 %rd143, __T213;
cvta.global.u64 %rd144, %rd143;
mov.u32 %r54, 74;
mov.u64 %rd145, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd140;
.param .b64 param1;
st.param.b64	[param1+0], %rd142;
.param .b32 param2;
st.param.b32	[param2+0], %r54;
.param .b64 param3;
st.param.b64	[param3+0], %rd144;
.param .b64 param4;
st.param.b64	[param4+0], %rd145;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB174_38:

	{ cvt.f32.f16 %f331, %rs12;}


	neg.f32 %f332, %f331;

	{ cvt.rn.f16.f32 %rs42, %f332;}


	
	{ cvt.f32.f16 %f333, %rs10;}


	setp.eq.f32	%p36, %f333, 0f00000000;
@%p36 bra BB174_42;
bra.uni BB174_39;

BB174_42:
mov.f32 %f362, 0f00000000;
mov.f32 %f363, 0f34000000;
mov.f32 %f364, 0fCDA00000;
fma.rn.f32 %f365, %f364, %f363, %f362;
mov.f32 %f366, 0f3E1039F6;
mov.f32 %f367, 0f3DCBCCC0;
mov.f32 %f368, 0fBE055027;
fma.rn.f32 %f369, %f368, %f367, %f366;
mov.f32 %f370, 0fBDF8CDCC;
fma.rn.f32 %f371, %f369, %f367, %f370;
mov.f32 %f372, 0f3E0F2955;
fma.rn.f32 %f373, %f371, %f367, %f372;
mov.f32 %f374, 0fBE2AD8B9;
fma.rn.f32 %f375, %f373, %f367, %f374;
mov.f32 %f376, 0f3E4CED0B;
fma.rn.f32 %f377, %f375, %f367, %f376;
mov.f32 %f378, 0fBE7FFF22;
fma.rn.f32 %f379, %f377, %f367, %f378;
mov.f32 %f380, 0f3EAAAA78;
fma.rn.f32 %f381, %f379, %f367, %f380;
mov.f32 %f382, 0fBF000000;
fma.rn.f32 %f383, %f381, %f367, %f382;
mul.f32 %f384, %f383, 0f3DCBCCC0;
fma.rn.f32 %f385, %f384, %f367, %f367;
mov.f32 %f386, 0f3F317218;
fma.rn.f32 %f476, %f365, %f386, %f385;
bra.uni BB174_43;

BB174_39:
setp.lt.f32	%p37, %f333, 0f00800000;
mul.f32 %f334, %f333, 0f4B000000;
selp.f32	%f42, %f334, %f333, %p37;
selp.f32	%f335, 0fC1B80000, 0f00000000, %p37;
mov.b32 %r55, %f42;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f336, %r58;
cvt.rn.f32.s32	%f337, %r57;
mov.f32 %f338, 0f34000000;
fma.rn.f32 %f339, %f337, %f338, %f335;
add.f32 %f340, %f336, 0fBF800000;
mov.f32 %f341, 0f3E1039F6;
mov.f32 %f342, 0fBE055027;
fma.rn.f32 %f343, %f342, %f340, %f341;
mov.f32 %f344, 0fBDF8CDCC;
fma.rn.f32 %f345, %f343, %f340, %f344;
mov.f32 %f346, 0f3E0F2955;
fma.rn.f32 %f347, %f345, %f340, %f346;
mov.f32 %f348, 0fBE2AD8B9;
fma.rn.f32 %f349, %f347, %f340, %f348;
mov.f32 %f350, 0f3E4CED0B;
fma.rn.f32 %f351, %f349, %f340, %f350;
mov.f32 %f352, 0fBE7FFF22;
fma.rn.f32 %f353, %f351, %f340, %f352;
mov.f32 %f354, 0f3EAAAA78;
fma.rn.f32 %f355, %f353, %f340, %f354;
mov.f32 %f356, 0fBF000000;
fma.rn.f32 %f357, %f355, %f340, %f356;
mul.f32 %f358, %f340, %f357;
fma.rn.f32 %f359, %f358, %f340, %f340;
mov.f32 %f360, 0f3F317218;
fma.rn.f32 %f475, %f339, %f360, %f359;
setp.lt.u32	%p38, %r55, 2139095040;
@%p38 bra BB174_41;

mov.f32 %f361, 0f7F800000;
fma.rn.f32 %f475, %f42, %f361, %f361;

BB174_41:
setp.eq.f32	%p39, %f42, 0f00000000;
selp.f32	%f476, 0fFF800000, %f475, %p39;

BB174_43:

	{ cvt.f32.f16 %f387, %rs11;}


	mul.f32 %f49, %f476, %f387;

	{ cvt.f32.f16 %f388, %rs11;}


	
	{ cvt.f32.f16 %f389, %rs10;}


	mov.f32 %f390, 0f3F800000;
sub.f32 %f51, %f390, %f389;
setp.eq.f32	%p40, %f51, 0f00000000;
@%p40 bra BB174_47;
bra.uni BB174_44;

BB174_47:
mov.f32 %f419, 0f00000000;
mov.f32 %f420, 0f34000000;
mov.f32 %f421, 0fCDA00000;
fma.rn.f32 %f422, %f421, %f420, %f419;
mov.f32 %f423, 0f3E1039F6;
mov.f32 %f424, 0f3DCBCCC0;
mov.f32 %f425, 0fBE055027;
fma.rn.f32 %f426, %f425, %f424, %f423;
mov.f32 %f427, 0fBDF8CDCC;
fma.rn.f32 %f428, %f426, %f424, %f427;
mov.f32 %f429, 0f3E0F2955;
fma.rn.f32 %f430, %f428, %f424, %f429;
mov.f32 %f431, 0fBE2AD8B9;
fma.rn.f32 %f432, %f430, %f424, %f431;
mov.f32 %f433, 0f3E4CED0B;
fma.rn.f32 %f434, %f432, %f424, %f433;
mov.f32 %f435, 0fBE7FFF22;
fma.rn.f32 %f436, %f434, %f424, %f435;
mov.f32 %f437, 0f3EAAAA78;
fma.rn.f32 %f438, %f436, %f424, %f437;
mov.f32 %f439, 0fBF000000;
fma.rn.f32 %f440, %f438, %f424, %f439;
mul.f32 %f441, %f440, 0f3DCBCCC0;
fma.rn.f32 %f442, %f441, %f424, %f424;
mov.f32 %f443, 0f3F317218;
fma.rn.f32 %f478, %f422, %f443, %f442;
bra.uni BB174_48;

BB174_44:
setp.lt.f32	%p41, %f51, 0f00800000;
mul.f32 %f391, %f51, 0f4B000000;
selp.f32	%f52, %f391, %f51, %p41;
selp.f32	%f392, 0fC1B80000, 0f00000000, %p41;
mov.b32 %r59, %f52;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f393, %r62;
cvt.rn.f32.s32	%f394, %r61;
mov.f32 %f395, 0f34000000;
fma.rn.f32 %f396, %f394, %f395, %f392;
add.f32 %f397, %f393, 0fBF800000;
mov.f32 %f398, 0f3E1039F6;
mov.f32 %f399, 0fBE055027;
fma.rn.f32 %f400, %f399, %f397, %f398;
mov.f32 %f401, 0fBDF8CDCC;
fma.rn.f32 %f402, %f400, %f397, %f401;
mov.f32 %f403, 0f3E0F2955;
fma.rn.f32 %f404, %f402, %f397, %f403;
mov.f32 %f405, 0fBE2AD8B9;
fma.rn.f32 %f406, %f404, %f397, %f405;
mov.f32 %f407, 0f3E4CED0B;
fma.rn.f32 %f408, %f406, %f397, %f407;
mov.f32 %f409, 0fBE7FFF22;
fma.rn.f32 %f410, %f408, %f397, %f409;
mov.f32 %f411, 0f3EAAAA78;
fma.rn.f32 %f412, %f410, %f397, %f411;
mov.f32 %f413, 0fBF000000;
fma.rn.f32 %f414, %f412, %f397, %f413;
mul.f32 %f415, %f397, %f414;
fma.rn.f32 %f416, %f415, %f397, %f397;
mov.f32 %f417, 0f3F317218;
fma.rn.f32 %f477, %f396, %f417, %f416;
setp.lt.u32	%p42, %r59, 2139095040;
@%p42 bra BB174_46;

mov.f32 %f418, 0f7F800000;
fma.rn.f32 %f477, %f52, %f418, %f418;

BB174_46:
setp.eq.f32	%p43, %f52, 0f00000000;
selp.f32	%f478, 0fFF800000, %f477, %p43;

BB174_48:
mov.f32 %f466, 0f3F800000;
sub.f32 %f446, %f466, %f388;
fma.rn.f32 %f447, %f446, %f478, %f49;

	{ cvt.f32.f16 %f444, %rs42;}


	mul.f32 %f448, %f444, %f447;
st.local.f32 [%rd227], %f448;
add.s32 %r79, %r79, 1;

BB174_49:
mov.u32 %r15, %r79;
add.s32 %r16, %r12, 128;
add.s64 %rd227, %rd227, 4;
add.s64 %rd32, %rd29, 256;
add.s32 %r71, %r71, 1;
setp.ne.s32	%p44, %r71, 0;
mov.u64 %rd224, %rd32;
mov.u32 %r72, %r16;
mov.u32 %r77, %r15;
mov.u32 %r78, %r15;
@%p44 bra BB174_34;
bra.uni BB174_50;

BB174_20:
add.s64 %rd126, %rd21, %rd225;
ld.global.u16 %rs6, [%rd126];
add.s64 %rd127, %rd20, %rd225;
ld.global.u16 %rs7, [%rd127];
add.s64 %rd128, %rd19, %rd225;
ld.global.u16 %rs8, [%rd128];

	{ cvt.f32.f16 %f209, %rs6;}


	setp.ltu.f32	%p22, %f209, 0f00000000;
@%p22 bra BB174_22;


	{ cvt.f32.f16 %f210, %rs6;}


	setp.le.f32	%p23, %f210, 0f3F800000;
@%p23 bra BB174_23;

BB174_22:
mov.u64 %rd129, $str2;
cvta.global.u64 %rd130, %rd129;
mov.u64 %rd131, $str1;
cvta.global.u64 %rd132, %rd131;
mov.u64 %rd133, __T213;
cvta.global.u64 %rd134, %rd133;
mov.u32 %r44, 74;
mov.u64 %rd135, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd130;
.param .b64 param1;
st.param.b64	[param1+0], %rd132;
.param .b32 param2;
st.param.b32	[param2+0], %r44;
.param .b64 param3;
st.param.b64	[param3+0], %rd134;
.param .b64 param4;
st.param.b64	[param4+0], %rd135;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB174_23:

	{ cvt.f32.f16 %f211, %rs8;}


	neg.f32 %f212, %f211;

	{ cvt.rn.f16.f32 %rs33, %f212;}


	
	{ cvt.f32.f16 %f213, %rs6;}


	setp.eq.f32	%p24, %f213, 0f00000000;
@%p24 bra BB174_27;
bra.uni BB174_24;

BB174_27:
mov.f32 %f242, 0f00000000;
mov.f32 %f243, 0f34000000;
mov.f32 %f244, 0fCDA00000;
fma.rn.f32 %f245, %f244, %f243, %f242;
mov.f32 %f246, 0f3E1039F6;
mov.f32 %f247, 0f3DCBCCC0;
mov.f32 %f248, 0fBE055027;
fma.rn.f32 %f249, %f248, %f247, %f246;
mov.f32 %f250, 0fBDF8CDCC;
fma.rn.f32 %f251, %f249, %f247, %f250;
mov.f32 %f252, 0f3E0F2955;
fma.rn.f32 %f253, %f251, %f247, %f252;
mov.f32 %f254, 0fBE2AD8B9;
fma.rn.f32 %f255, %f253, %f247, %f254;
mov.f32 %f256, 0f3E4CED0B;
fma.rn.f32 %f257, %f255, %f247, %f256;
mov.f32 %f258, 0fBE7FFF22;
fma.rn.f32 %f259, %f257, %f247, %f258;
mov.f32 %f260, 0f3EAAAA78;
fma.rn.f32 %f261, %f259, %f247, %f260;
mov.f32 %f262, 0fBF000000;
fma.rn.f32 %f263, %f261, %f247, %f262;
mul.f32 %f264, %f263, 0f3DCBCCC0;
fma.rn.f32 %f265, %f264, %f247, %f247;
mov.f32 %f266, 0f3F317218;
fma.rn.f32 %f472, %f245, %f266, %f265;
bra.uni BB174_28;

BB174_24:
setp.lt.f32	%p25, %f213, 0f00800000;
mul.f32 %f214, %f213, 0f4B000000;
selp.f32	%f24, %f214, %f213, %p25;
selp.f32	%f215, 0fC1B80000, 0f00000000, %p25;
mov.b32 %r45, %f24;
add.s32 %r46, %r45, -1059760811;
and.b32 %r47, %r46, -8388608;
sub.s32 %r48, %r45, %r47;
mov.b32 %f216, %r48;
cvt.rn.f32.s32	%f217, %r47;
mov.f32 %f218, 0f34000000;
fma.rn.f32 %f219, %f217, %f218, %f215;
add.f32 %f220, %f216, 0fBF800000;
mov.f32 %f221, 0f3E1039F6;
mov.f32 %f222, 0fBE055027;
fma.rn.f32 %f223, %f222, %f220, %f221;
mov.f32 %f224, 0fBDF8CDCC;
fma.rn.f32 %f225, %f223, %f220, %f224;
mov.f32 %f226, 0f3E0F2955;
fma.rn.f32 %f227, %f225, %f220, %f226;
mov.f32 %f228, 0fBE2AD8B9;
fma.rn.f32 %f229, %f227, %f220, %f228;
mov.f32 %f230, 0f3E4CED0B;
fma.rn.f32 %f231, %f229, %f220, %f230;
mov.f32 %f232, 0fBE7FFF22;
fma.rn.f32 %f233, %f231, %f220, %f232;
mov.f32 %f234, 0f3EAAAA78;
fma.rn.f32 %f235, %f233, %f220, %f234;
mov.f32 %f236, 0fBF000000;
fma.rn.f32 %f237, %f235, %f220, %f236;
mul.f32 %f238, %f220, %f237;
fma.rn.f32 %f239, %f238, %f220, %f220;
mov.f32 %f240, 0f3F317218;
fma.rn.f32 %f471, %f219, %f240, %f239;
setp.lt.u32	%p26, %r45, 2139095040;
@%p26 bra BB174_26;

mov.f32 %f241, 0f7F800000;
fma.rn.f32 %f471, %f24, %f241, %f241;

BB174_26:
setp.eq.f32	%p27, %f24, 0f00000000;
selp.f32	%f472, 0fFF800000, %f471, %p27;

BB174_28:

	{ cvt.f32.f16 %f267, %rs7;}


	mul.f32 %f31, %f472, %f267;

	{ cvt.f32.f16 %f268, %rs7;}


	
	{ cvt.f32.f16 %f269, %rs6;}


	mov.f32 %f270, 0f3F800000;
sub.f32 %f33, %f270, %f269;
setp.eq.f32	%p28, %f33, 0f00000000;
@%p28 bra BB174_32;
bra.uni BB174_29;

BB174_32:
mov.f32 %f299, 0f00000000;
mov.f32 %f300, 0f34000000;
mov.f32 %f301, 0fCDA00000;
fma.rn.f32 %f302, %f301, %f300, %f299;
mov.f32 %f303, 0f3E1039F6;
mov.f32 %f304, 0f3DCBCCC0;
mov.f32 %f305, 0fBE055027;
fma.rn.f32 %f306, %f305, %f304, %f303;
mov.f32 %f307, 0fBDF8CDCC;
fma.rn.f32 %f308, %f306, %f304, %f307;
mov.f32 %f309, 0f3E0F2955;
fma.rn.f32 %f310, %f308, %f304, %f309;
mov.f32 %f311, 0fBE2AD8B9;
fma.rn.f32 %f312, %f310, %f304, %f311;
mov.f32 %f313, 0f3E4CED0B;
fma.rn.f32 %f314, %f312, %f304, %f313;
mov.f32 %f315, 0fBE7FFF22;
fma.rn.f32 %f316, %f314, %f304, %f315;
mov.f32 %f317, 0f3EAAAA78;
fma.rn.f32 %f318, %f316, %f304, %f317;
mov.f32 %f319, 0fBF000000;
fma.rn.f32 %f320, %f318, %f304, %f319;
mul.f32 %f321, %f320, 0f3DCBCCC0;
fma.rn.f32 %f322, %f321, %f304, %f304;
mov.f32 %f323, 0f3F317218;
fma.rn.f32 %f474, %f302, %f323, %f322;
bra.uni BB174_33;

BB174_29:
setp.lt.f32	%p29, %f33, 0f00800000;
mul.f32 %f271, %f33, 0f4B000000;
selp.f32	%f34, %f271, %f33, %p29;
selp.f32	%f272, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r49, %f34;
add.s32 %r50, %r49, -1059760811;
and.b32 %r51, %r50, -8388608;
sub.s32 %r52, %r49, %r51;
mov.b32 %f273, %r52;
cvt.rn.f32.s32	%f274, %r51;
mov.f32 %f275, 0f34000000;
fma.rn.f32 %f276, %f274, %f275, %f272;
add.f32 %f277, %f273, 0fBF800000;
mov.f32 %f278, 0f3E1039F6;
mov.f32 %f279, 0fBE055027;
fma.rn.f32 %f280, %f279, %f277, %f278;
mov.f32 %f281, 0fBDF8CDCC;
fma.rn.f32 %f282, %f280, %f277, %f281;
mov.f32 %f283, 0f3E0F2955;
fma.rn.f32 %f284, %f282, %f277, %f283;
mov.f32 %f285, 0fBE2AD8B9;
fma.rn.f32 %f286, %f284, %f277, %f285;
mov.f32 %f287, 0f3E4CED0B;
fma.rn.f32 %f288, %f286, %f277, %f287;
mov.f32 %f289, 0fBE7FFF22;
fma.rn.f32 %f290, %f288, %f277, %f289;
mov.f32 %f291, 0f3EAAAA78;
fma.rn.f32 %f292, %f290, %f277, %f291;
mov.f32 %f293, 0fBF000000;
fma.rn.f32 %f294, %f292, %f277, %f293;
mul.f32 %f295, %f277, %f294;
fma.rn.f32 %f296, %f295, %f277, %f277;
mov.f32 %f297, 0f3F317218;
fma.rn.f32 %f473, %f276, %f297, %f296;
setp.lt.u32	%p30, %r49, 2139095040;
@%p30 bra BB174_31;

mov.f32 %f298, 0f7F800000;
fma.rn.f32 %f473, %f34, %f298, %f298;

BB174_31:
setp.eq.f32	%p31, %f34, 0f00000000;
selp.f32	%f474, 0fFF800000, %f473, %p31;

BB174_33:
sub.f32 %f326, %f270, %f268;
fma.rn.f32 %f327, %f326, %f474, %f31;

	{ cvt.f32.f16 %f324, %rs33;}


	mul.f32 %f328, %f324, %f327;
st.local.f32 [%rd227], %f328;
add.s64 %rd227, %rd227, 4;
add.s64 %rd225, %rd225, 256;
add.s32 %r70, %r70, 1;
setp.eq.s32	%p32, %r70, 0;
mov.u32 %r77, 7;
@%p32 bra BB174_50;
bra.uni BB174_20;

BB174_50:
cvta.to.local.u64 %rd33, %rd125;
and.b16 %rs48, %rs66, 255;
setp.eq.s16	%p45, %rs48, 0;
@%p45 bra BB174_65;
bra.uni BB174_51;

BB174_65:
ld.local.f32 %f479, [%rd33];
mul.wide.u32 %rd147, %r77, 4;
add.s64 %rd148, %rd147, 17179869180;
shr.u64 %rd149, %rd148, 2;
cvt.u32.u64	%r19, %rd149;
setp.lt.s32	%p53, %r19, 1;
@%p53 bra BB174_67;

ld.local.f32 %f456, [%rd33+4];
add.f32 %f479, %f479, %f456;

BB174_67:
setp.lt.s32	%p54, %r19, 2;
@%p54 bra BB174_69;

ld.local.f32 %f457, [%rd33+8];
add.f32 %f479, %f479, %f457;

BB174_69:
setp.lt.s32	%p55, %r19, 3;
@%p55 bra BB174_71;

ld.local.f32 %f458, [%rd33+12];
add.f32 %f479, %f479, %f458;

BB174_71:
setp.lt.s32	%p56, %r19, 4;
@%p56 bra BB174_73;

ld.local.f32 %f459, [%rd33+16];
add.f32 %f479, %f479, %f459;

BB174_73:
setp.lt.s32	%p57, %r19, 5;
@%p57 bra BB174_75;

ld.local.f32 %f460, [%rd33+20];
add.f32 %f479, %f479, %f460;

BB174_75:
setp.lt.s32	%p58, %r19, 6;
@%p58 bra BB174_77;

ld.local.f32 %f461, [%rd33+24];
add.f32 %f479, %f479, %f461;
bra.uni BB174_77;

BB174_51:
setp.lt.s32	%p46, %r77, 1;
@%p46 bra BB174_53;

ld.local.f32 %f449, [%rd33];
add.f32 %f479, %f479, %f449;

BB174_53:
setp.lt.s32	%p47, %r77, 2;
@%p47 bra BB174_55;

ld.local.f32 %f450, [%rd33+4];
add.f32 %f479, %f479, %f450;

BB174_55:
setp.lt.s32	%p48, %r77, 3;
@%p48 bra BB174_57;

ld.local.f32 %f451, [%rd33+8];
add.f32 %f479, %f479, %f451;

BB174_57:
setp.lt.s32	%p49, %r77, 4;
@%p49 bra BB174_59;

ld.local.f32 %f452, [%rd33+12];
add.f32 %f479, %f479, %f452;

BB174_59:
setp.lt.s32	%p50, %r77, 5;
@%p50 bra BB174_61;

ld.local.f32 %f453, [%rd33+16];
add.f32 %f479, %f479, %f453;

BB174_61:
setp.lt.s32	%p51, %r77, 6;
@%p51 bra BB174_63;

ld.local.f32 %f454, [%rd33+20];
add.f32 %f479, %f479, %f454;

BB174_63:
setp.lt.s32	%p52, %r77, 7;
@%p52 bra BB174_77;

ld.local.f32 %f455, [%rd33+24];
add.f32 %f479, %f479, %f455;

BB174_77:
add.s64 %rd221, %rd221, 1792;
add.s32 %r80, %r80, 896;
setp.lt.s32	%p59, %r80, %r5;
add.s64 %rd226, %rd22, 1792;
mov.u16 %rs67, 1;
mov.u16 %rs66, %rs67;
@%p59 bra BB174_19;

BB174_78:
bar.sync 0;
@%p5 bra BB174_99;

ld.shared.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd233, %rd36;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd235, %rd228;
setp.eq.s64	%p61, %rd36, %rd235;
@%p61 bra BB174_83;

mov.u64 %rd234, %rd233;

BB174_81:
mov.u64 %rd230, %rd235;
mov.u64 %rd233, %rd234;
mov.u64 %rd234, %rd230;
ld.shared.u8 %rs51, [%rd228];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p62, %rs52, 1;
not.pred %p63, %p62;
ld.shared.u64 %rd41, [%rd228];
setp.lt.u64	%p64, %rd41, 1024;
or.pred %p65, %p63, %p64;
@!%p65 bra BB174_83;
bra.uni BB174_82;

BB174_82:
shr.u64 %rd152, %rd41, 1;
add.s64 %rd153, %rd228, %rd152;
add.s64 %rd228, %rd153, 16;
add.s64 %rd154, %rd234, %rd152;
add.s64 %rd235, %rd154, 16;
setp.ne.s64	%p66, %rd235, %rd36;
mov.u64 %rd233, %rd234;
@%p66 bra BB174_81;

BB174_83:
setp.eq.s64	%p68, %rd233, %rd36;
mov.pred %p91, 0;
@%p68 bra BB174_85;

ld.u64 %rd156, [%rd233];
shr.u64 %rd157, %rd156, 1;
add.s64 %rd158, %rd233, %rd157;
add.s64 %rd239, %rd158, 16;
setp.ne.s64	%p91, %rd239, %rd36;

BB174_85:
@%p91 bra BB174_91;
bra.uni BB174_86;

BB174_91:
ld.u64 %rd52, [%rd239];
and.b64 %rd173, %rd52, -32;
setp.eq.s64	%p72, %rd173, 1024;
cvt.u16.u64	%rs68, %rd52;
@%p72 bra BB174_94;

add.s64 %rd53, %rd239, 16;
ld.u64 %rd174, [%rd239+528];
and.b64 %rd175, %rd174, 1;
add.s64 %rd176, %rd52, -1056;
and.b64 %rd177, %rd176, -2;
or.b64 %rd178, %rd175, %rd177;
st.u64 [%rd239+528], %rd178;
st.u64 [%rd239+536], %rd239;
cvt.u16.u64	%rs54, %rd176;
or.b16 %rs55, %rs54, 1;
and.b64 %rd179, %rd52, 1;
or.b64 %rd180, %rd179, 1024;
st.u64 [%rd239], %rd180;
st.u8 [%rd239+528], %rs55;
ld.u64 %rd181, [%rd239+528];
shr.u64 %rd54, %rd181, 1;
add.s64 %rd182, %rd54, %rd53;
add.s64 %rd183, %rd182, 528;
ld.shared.u64 %rd184, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p73, %rd183, %rd184;
cvt.u16.u64	%rs56, %rd52;
and.b16 %rs68, %rs56, 1;
@%p73 bra BB174_94;

add.s64 %rd185, %rd53, 512;
st.u64 [%rd182+536], %rd185;
ld.u8 %rs68, [%rd239];

BB174_94:
and.b16 %rs57, %rs68, 254;
st.u8 [%rd239], %rs57;
bra.uni BB174_95;

BB174_86:
mov.u64 %rd160, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd161, %rd160;
sub.s64 %rd162, %rd36, %rd161;
add.s64 %rd163, %rd162, 528;
ld.shared.u64 %rd164, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p69, %rd163, %rd164;
mov.u64 %rd237, -1;
mov.u64 %rd238, %rd36;
@%p69 bra BB174_88;

add.s64 %rd47, %rd36, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd47;
mov.u64 %rd237, %rd47;
mov.u64 %rd238, %rd47;

BB174_88:
mov.u64 %rd48, %rd238;
setp.eq.s64	%p70, %rd237, -1;
@%p70 bra BB174_90;

mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd36, %rd166;
add.s64 %rd168, %rd165, %rd167;
ld.shared.u64 %rd169, [%rd168];
and.b64 %rd170, %rd169, 1;
or.b64 %rd171, %rd170, 1024;
st.shared.u64 [%rd168], %rd171;
st.shared.u64 [%rd168+8], %rd233;
mov.u16 %rs53, 0;
st.shared.u8 [%rd168], %rs53;

BB174_90:
mov.u64 %rd239, %rd36;
setp.eq.s64	%p71, %rd36, %rd48;
mov.u64 %rd240, 0;
@%p71 bra BB174_96;

BB174_95:
add.s64 %rd240, %rd239, 16;

BB174_96:
mov.u64 %rd241, %rd240;
setp.ne.s64	%p74, %rd240, 0;
@%p74 bra BB174_98;

mov.u64 %rd187, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd187;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd241, [retval0+0];


	}

BB174_98:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd241;

BB174_99:
bar.sync 0;
ld.shared.u64 %rd61, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd188, %r2, 4;
add.s64 %rd62, %rd61, %rd188;
setp.eq.s16	%p75, %rs67, 0;
@%p75 bra BB174_101;

st.f32 [%rd62], %f479;

BB174_101:
bar.sync 0;
mov.u32 %r64, 128;
min.s32 %r22, %r5, %r64;
setp.lt.s32	%p76, %r22, 2;
@%p76 bra BB174_106;

not.b32 %r23, %r2;
mov.u32 %r81, %r22;

BB174_103:
mov.u32 %r24, %r81;
shr.s32 %r25, %r24, 1;
setp.ge.s32	%p77, %r2, %r25;
@%p77 bra BB174_105;

add.s32 %r66, %r24, %r23;
mul.wide.s32 %rd189, %r66, 4;
add.s64 %rd190, %rd61, %rd189;
ld.f32 %f462, [%rd190];
ld.f32 %f463, [%rd62];
add.f32 %f464, %f463, %f462;
st.f32 [%rd62], %f464;

BB174_105:
bar.sync 0;
sub.s32 %r26, %r24, %r25;
setp.gt.s32	%p78, %r26, 1;
mov.u32 %r81, %r26;
@%p78 bra BB174_103;

BB174_106:
bar.sync 0;
setp.lt.s32	%p79, %r22, 1;
@%p79 bra BB174_108;

ld.f32 %f465, [%rd61];
add.f32 %f480, %f480, %f465;

BB174_108:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB174_124;
bra.uni BB174_109;

BB174_109:

	{ 
.reg .pred p; 
isspacep.shared p, %rd61; 
selp.u32 %r68, 1, 0, p; 
} 


	setp.eq.s32	%p80, %r68, 0;
@%p80 bra BB174_123;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd63, %rd61, %rd193;
setp.eq.s64	%p81, %rd61, 0;
@%p81 bra BB174_124;

add.s64 %rd194, %rd63, -16;
add.s64 %rd196, %rd192, %rd194;
add.s64 %rd65, %rd193, %rd194;
ld.shared.u8 %rs58, [%rd196];
or.b16 %rs59, %rs58, 1;
st.shared.u8 [%rd196], %rs59;
ld.shared.u64 %rd66, [%rd196+8];
setp.eq.s64	%p82, %rd66, 0;
mov.u64 %rd245, %rd65;
@%p82 bra BB174_117;

mov.u64 %rd67, %rd65;
ld.u8 %rs60, [%rd66];
and.b16 %rs61, %rs60, 1;
setp.eq.b16	%p83, %rs61, 1;
mov.u64 %rd245, %rd67;
@!%p83 bra BB174_117;
bra.uni BB174_113;

BB174_113:
ld.u64 %rd69, [%rd66];
shr.u64 %rd70, %rd69, 1;
add.s64 %rd71, %rd66, 16;
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd72, %rd198;
mov.u64 %rd245, %rd66;
@%p84 bra BB174_117;

ld.u8 %rs62, [%rd72];
and.b16 %rs63, %rs62, 1;
setp.eq.b16	%p85, %rs63, 1;
mov.u64 %rd242, %rd66;
mov.u64 %rd245, %rd242;
@!%p85 bra BB174_117;
bra.uni BB174_115;

BB174_115:
ld.u64 %rd199, [%rd72];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd200, %rd70;
add.s64 %rd202, %rd201, 16;
shl.b64 %rd203, %rd202, 1;
and.b64 %rd204, %rd69, 1;
or.b64 %rd205, %rd203, %rd204;
st.u64 [%rd66], %rd205;
and.b64 %rd73, %rd202, 9223372036854775807;
add.s64 %rd206, %rd71, %rd73;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p86, %rd206, %rd207;
mov.u64 %rd243, %rd66;
mov.u64 %rd245, %rd243;
@%p86 bra BB174_117;

add.s64 %rd208, %rd73, %rd71;
st.u64 [%rd208+8], %rd66;
mov.u64 %rd245, %rd66;

BB174_117:
ld.u64 %rd76, [%rd245];
shr.u64 %rd77, %rd76, 1;
add.s64 %rd78, %rd245, 16;
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd209, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd79, %rd209;
@%p87 bra BB174_121;

ld.u8 %rs64, [%rd79];
and.b16 %rs65, %rs64, 1;
setp.eq.b16	%p88, %rs65, 1;
@!%p88 bra BB174_124;
bra.uni BB174_119;

BB174_119:
ld.u64 %rd210, [%rd79];
shr.u64 %rd211, %rd210, 1;
add.s64 %rd212, %rd211, %rd77;
add.s64 %rd213, %rd212, 16;
shl.b64 %rd214, %rd213, 1;
and.b64 %rd215, %rd76, 1;
or.b64 %rd216, %rd214, %rd215;
st.u64 [%rd245], %rd216;
and.b64 %rd80, %rd213, 9223372036854775807;
add.s64 %rd217, %rd78, %rd80;
ld.shared.u64 %rd218, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p89, %rd217, %rd218;
@%p89 bra BB174_124;

add.s64 %rd219, %rd80, %rd78;
st.u64 [%rd219+8], %rd245;
bra.uni BB174_124;

BB174_123:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd61;
call.uni 
free, 
(
param0
);


	}

BB174_124:
bar.sync 0;
@!%p3 bra BB174_126;
bra.uni BB174_125;

BB174_125:
st.global.f32 [%rd17], %f480;

BB174_126:
ret;

BB174_121:
setp.lt.u64	%p90, %rd79, %rd245;
@%p90 bra BB174_124;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd245;
bra.uni BB174_124;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB175_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB175_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB175_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB175_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB175_4;

BB175_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB176_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB176_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB176_4;

BB176_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB176_3;

BB176_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB177_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB177_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB177_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB177_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB177_4;

BB177_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB178_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB178_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB178_4;

BB178_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB178_3;

BB178_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .f32 %f<82>;
.reg .b32 %r<68>;
.reg .b64 %rd<163>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd57, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIfEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB179_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd60;

BB179_2:
mov.u64 %rd144, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f32 %f81, [%rd3+-4];
add.s64 %rd4, %rd56, -4;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 2;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB179_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 4;
add.s64 %rd143, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB179_4:
sub.s64 %rd67, %rd4, %rd144;
shr.u64 %rd68, %rd67, 2;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB179_6;
bra.uni BB179_5;

BB179_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB179_8;

ld.global.f32 %f74, [%rd143];
mov.u32 %r66, 1;

BB179_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB179_10;

ld.global.f32 %f75, [%rd143+512];
add.s32 %r66, %r66, 1;

BB179_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB179_12;

ld.global.f32 %f76, [%rd143+1024];
add.s32 %r66, %r66, 1;

BB179_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB179_14;

ld.global.f32 %f77, [%rd143+1536];
add.s32 %r66, %r66, 1;

BB179_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB179_16;

ld.global.f32 %f78, [%rd143+2048];
add.s32 %r66, %r66, 1;

BB179_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB179_18;

ld.global.f32 %f79, [%rd143+2560];
add.s32 %r66, %r66, 1;

BB179_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB179_20;

ld.global.f32 %f73, [%rd143+3072];
add.s32 %r66, %r66, 1;
bra.uni BB179_20;

BB179_5:
ld.global.f32 %f74, [%rd143];
ld.global.f32 %f75, [%rd143+512];
ld.global.f32 %f76, [%rd143+1024];
ld.global.f32 %f77, [%rd143+1536];
ld.global.f32 %f78, [%rd143+2048];
ld.global.f32 %f79, [%rd143+2560];
ld.global.f32 %f73, [%rd143+3072];
mov.u32 %r66, 7;

BB179_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB179_22;
bra.uni BB179_21;

BB179_22:
mul.wide.u32 %rd69, %r66, 4;
add.s64 %rd70, %rd69, 17179869180;
shr.u64 %rd71, %rd70, 2;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f32 %f58, %f74, %f75;
selp.f32	%f59, %f58, %f74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f32 %f60, %f59, %f76;
selp.f32	%f61, %f60, %f59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f32 %f62, %f61, %f77;
selp.f32	%f63, %f62, %f61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f32 %f64, %f63, %f78;
selp.f32	%f65, %f64, %f63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f32 %f66, %f65, %f79;
selp.f32	%f67, %f66, %f65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f32 %f68, %f67, %f73;
selp.f32	%f80, %f68, %f67, %p30;
bra.uni BB179_23;

BB179_21:
setp.gt.s32	%p18, %r66, 0;
add.f32 %f45, %f80, %f74;
selp.f32	%f46, %f45, %f80, %p18;
add.f32 %f47, %f46, %f75;
setp.gt.s32	%p19, %r66, 1;
selp.f32	%f48, %f47, %f46, %p19;
add.f32 %f49, %f48, %f76;
setp.gt.s32	%p20, %r66, 2;
selp.f32	%f50, %f49, %f48, %p20;
add.f32 %f51, %f50, %f77;
setp.gt.s32	%p21, %r66, 3;
selp.f32	%f52, %f51, %f50, %p21;
add.f32 %f53, %f52, %f78;
setp.gt.s32	%p22, %r66, 4;
selp.f32	%f54, %f53, %f52, %p22;
add.f32 %f55, %f54, %f79;
setp.gt.s32	%p23, %r66, 5;
selp.f32	%f56, %f55, %f54, %p23;
add.f32 %f57, %f56, %f73;
setp.gt.s32	%p24, %r66, 6;
selp.f32	%f80, %f57, %f56, %p24;

BB179_23:
add.s64 %rd144, %rd144, 3584;
add.s64 %rd143, %rd143, 3584;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB179_4;

BB179_24:
bar.sync 0;
@%p5 bra BB179_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd150, %rd10;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd152, %rd145;
setp.eq.s64	%p33, %rd10, %rd152;
@%p33 bra BB179_29;

mov.u64 %rd151, %rd150;

BB179_27:
mov.u64 %rd147, %rd152;
mov.u64 %rd150, %rd151;
mov.u64 %rd151, %rd147;
ld.shared.u8 %rs30, [%rd145];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd145];
setp.lt.u64	%p36, %rd15, 1024;
or.pred %p37, %p35, %p36;
@!%p37 bra BB179_29;
bra.uni BB179_28;

BB179_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd145, %rd74;
add.s64 %rd145, %rd75, 16;
add.s64 %rd76, %rd151, %rd74;
add.s64 %rd152, %rd76, 16;
setp.ne.s64	%p38, %rd152, %rd10;
mov.u64 %rd150, %rd151;
@%p38 bra BB179_27;

BB179_29:
setp.eq.s64	%p40, %rd150, %rd10;
mov.pred %p63, 0;
@%p40 bra BB179_31;

ld.u64 %rd78, [%rd150];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd150, %rd79;
add.s64 %rd156, %rd80, 16;
setp.ne.s64	%p63, %rd156, %rd10;

BB179_31:
@%p63 bra BB179_37;
bra.uni BB179_32;

BB179_37:
ld.u64 %rd26, [%rd156];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 1024;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB179_40;

add.s64 %rd27, %rd156, 16;
ld.u64 %rd96, [%rd156+528];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -1056;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd156+528], %rd100;
st.u64 [%rd156+536], %rd156;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 1024;
st.u64 [%rd156], %rd102;
st.u8 [%rd156+528], %rs34;
ld.u64 %rd103, [%rd156+528];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 528;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB179_40;

add.s64 %rd107, %rd27, 512;
st.u64 [%rd104+536], %rd107;
ld.u8 %rs47, [%rd156];

BB179_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd156], %rs36;
bra.uni BB179_41;

BB179_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 528;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd154, -1;
mov.u64 %rd155, %rd10;
@%p41 bra BB179_34;

add.s64 %rd21, %rd10, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd154, %rd21;
mov.u64 %rd155, %rd21;

BB179_34:
mov.u64 %rd22, %rd155;
setp.eq.s64	%p42, %rd154, -1;
@%p42 bra BB179_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 1024;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd150;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB179_36:
mov.u64 %rd156, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd157, 0;
@%p43 bra BB179_42;

BB179_41:
add.s64 %rd157, %rd156, 16;

BB179_42:
mov.u64 %rd158, %rd157;
setp.ne.s64	%p46, %rd157, 0;
@%p46 bra BB179_44;

mov.u64 %rd109, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd158, [retval0+0];


	}

BB179_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd158;

BB179_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 4;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB179_47;

st.f32 [%rd36], %f80;

BB179_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB179_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB179_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB179_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 4;
add.s64 %rd112, %rd35, %rd111;
ld.f32 %f69, [%rd112];
ld.f32 %f70, [%rd36];
add.f32 %f71, %f70, %f69;
st.f32 [%rd36], %f71;

BB179_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB179_49;

BB179_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB179_54;

ld.f32 %f72, [%rd35];
add.f32 %f81, %f81, %f72;

BB179_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB179_70;
bra.uni BB179_55;

BB179_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB179_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB179_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd162, %rd39;
@%p54 bra BB179_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd162, %rd41;
@!%p55 bra BB179_63;
bra.uni BB179_59;

BB179_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd162, %rd40;
@%p56 bra BB179_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd159, %rd40;
mov.u64 %rd162, %rd159;
@!%p57 bra BB179_63;
bra.uni BB179_61;

BB179_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd160, %rd40;
mov.u64 %rd162, %rd160;
@%p58 bra BB179_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd162, %rd40;

BB179_63:
ld.u64 %rd50, [%rd162];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd162, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB179_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB179_70;
bra.uni BB179_65;

BB179_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd162], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB179_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd162;
bra.uni BB179_70;

BB179_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB179_70:
bar.sync 0;
@!%p3 bra BB179_72;
bra.uni BB179_71;

BB179_71:
cvta.to.global.u64 %rd142, %rd57;
st.global.f32 [%rd142], %f81;

BB179_72:
ret;

BB179_67:
setp.lt.u64	%p62, %rd53, %rd162;
@%p62 bra BB179_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd162;
bra.uni BB179_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB180_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB180_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB180_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB180_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB180_4;

BB180_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB181_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB181_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB181_4;

BB181_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB181_3;

BB181_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot182[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<92>;
.reg .b16 %rs<80>;
.reg .f32 %f<474>;
.reg .b32 %r<94>;
.reg .b64 %rd<259>;


mov.u64 %rd258, __local_depot182;
cvta.local.u64 %SP, %rd258;
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f88, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd96, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd95, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd94, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd93, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd91, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIN3c104HalfEfENS_12zip_iteratorINSG_INS_10device_ptrISM_EESQ_NS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSY_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESU_SU_EEEEfNS_4plusIfEESR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd90;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd97, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd98, %rd97;
setp.eq.s64	%p6, %rd98, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB182_2;

cvt.s64.s32	%rd99, %r35;
mov.u32 %r39, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r39;
mov.u64 %rd100, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd101, %rd100;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd101;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd99;

BB182_2:
mov.f32 %f473, %f88;
add.s32 %r4, %r1, %r34;
bar.sync 0;
cvt.s64.s32	%rd8, %r4;
mul.lo.s64 %rd102, %rd8, %rd93;
min.s64 %rd9, %rd95, %rd8;
add.s64 %rd10, %rd9, %rd102;
setp.lt.s64	%p8, %rd8, %rd95;
selp.u64	%rd103, 1, 0, %p8;
add.s64 %rd104, %rd103, %rd93;
add.s64 %rd105, %rd104, %rd10;
mul.lo.s64 %rd106, %rd105, %rd94;
min.s64 %rd11, %rd106, %rd91;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd230, %rd11;
@%p9 bra BB182_17;

add.s64 %rd12, %rd11, -1;
shl.b64 %rd107, %rd11, 1;
add.s64 %rd108, %rd107, -2;
add.s64 %rd109, %rd2, %rd108;
ld.global.u16 %rs1, [%rd109];
add.s64 %rd110, %rd3, %rd108;
ld.global.u16 %rs2, [%rd110];

	{ cvt.f32.f16 %f89, %rs1;}


	setp.ltu.f32	%p10, %f89, 0f00000000;
@%p10 bra BB182_5;


	{ cvt.f32.f16 %f90, %rs1;}


	setp.le.f32	%p11, %f90, 0f3F800000;
@%p11 bra BB182_6;

BB182_5:
mov.u64 %rd111, $str2;
cvta.global.u64 %rd112, %rd111;
mov.u64 %rd113, $str1;
cvta.global.u64 %rd114, %rd113;
mov.u64 %rd115, __T214;
cvta.global.u64 %rd116, %rd115;
mov.u32 %r40, 42;
mov.u64 %rd117, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd112;
.param .b64 param1;
st.param.b64	[param1+0], %rd114;
.param .b32 param2;
st.param.b32	[param2+0], %r40;
.param .b64 param3;
st.param.b64	[param3+0], %rd116;
.param .b64 param4;
st.param.b64	[param4+0], %rd117;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB182_6:

	{ cvt.f32.f16 %f91, %rs1;}


	setp.eq.f32	%p12, %f91, 0f00000000;
@%p12 bra BB182_10;
bra.uni BB182_7;

BB182_10:
mov.f32 %f120, 0f00000000;
mov.f32 %f121, 0f34000000;
mov.f32 %f122, 0fCDA00000;
fma.rn.f32 %f123, %f122, %f121, %f120;
mov.f32 %f124, 0f3E1039F6;
mov.f32 %f125, 0f3DCBCCC0;
mov.f32 %f126, 0fBE055027;
fma.rn.f32 %f127, %f126, %f125, %f124;
mov.f32 %f128, 0fBDF8CDCC;
fma.rn.f32 %f129, %f127, %f125, %f128;
mov.f32 %f130, 0f3E0F2955;
fma.rn.f32 %f131, %f129, %f125, %f130;
mov.f32 %f132, 0fBE2AD8B9;
fma.rn.f32 %f133, %f131, %f125, %f132;
mov.f32 %f134, 0f3E4CED0B;
fma.rn.f32 %f135, %f133, %f125, %f134;
mov.f32 %f136, 0fBE7FFF22;
fma.rn.f32 %f137, %f135, %f125, %f136;
mov.f32 %f138, 0f3EAAAA78;
fma.rn.f32 %f139, %f137, %f125, %f138;
mov.f32 %f140, 0fBF000000;
fma.rn.f32 %f141, %f139, %f125, %f140;
mul.f32 %f142, %f141, 0f3DCBCCC0;
fma.rn.f32 %f143, %f142, %f125, %f125;
mov.f32 %f144, 0f3F317218;
fma.rn.f32 %f461, %f123, %f144, %f143;
bra.uni BB182_11;

BB182_7:
setp.lt.f32	%p13, %f91, 0f00800000;
mul.f32 %f92, %f91, 0f4B000000;
selp.f32	%f3, %f92, %f91, %p13;
selp.f32	%f93, 0fC1B80000, 0f00000000, %p13;
mov.b32 %r41, %f3;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f94, %r44;
cvt.rn.f32.s32	%f95, %r43;
mov.f32 %f96, 0f34000000;
fma.rn.f32 %f97, %f95, %f96, %f93;
add.f32 %f98, %f94, 0fBF800000;
mov.f32 %f99, 0f3E1039F6;
mov.f32 %f100, 0fBE055027;
fma.rn.f32 %f101, %f100, %f98, %f99;
mov.f32 %f102, 0fBDF8CDCC;
fma.rn.f32 %f103, %f101, %f98, %f102;
mov.f32 %f104, 0f3E0F2955;
fma.rn.f32 %f105, %f103, %f98, %f104;
mov.f32 %f106, 0fBE2AD8B9;
fma.rn.f32 %f107, %f105, %f98, %f106;
mov.f32 %f108, 0f3E4CED0B;
fma.rn.f32 %f109, %f107, %f98, %f108;
mov.f32 %f110, 0fBE7FFF22;
fma.rn.f32 %f111, %f109, %f98, %f110;
mov.f32 %f112, 0f3EAAAA78;
fma.rn.f32 %f113, %f111, %f98, %f112;
mov.f32 %f114, 0fBF000000;
fma.rn.f32 %f115, %f113, %f98, %f114;
mul.f32 %f116, %f98, %f115;
fma.rn.f32 %f117, %f116, %f98, %f98;
mov.f32 %f118, 0f3F317218;
fma.rn.f32 %f460, %f97, %f118, %f117;
setp.lt.u32	%p14, %r41, 2139095040;
@%p14 bra BB182_9;

mov.f32 %f119, 0f7F800000;
fma.rn.f32 %f460, %f3, %f119, %f119;

BB182_9:
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f32	%f461, 0fFF800000, %f460, %p15;

BB182_11:

	{ cvt.f32.f16 %f145, %rs2;}


	mul.f32 %f10, %f461, %f145;

	{ cvt.f32.f16 %f146, %rs2;}


	
	{ cvt.f32.f16 %f147, %rs1;}


	mov.f32 %f148, 0f3F800000;
sub.f32 %f12, %f148, %f147;
setp.eq.f32	%p16, %f12, 0f00000000;
@%p16 bra BB182_15;
bra.uni BB182_12;

BB182_15:
mov.f32 %f177, 0f00000000;
mov.f32 %f178, 0f34000000;
mov.f32 %f179, 0fCDA00000;
fma.rn.f32 %f180, %f179, %f178, %f177;
mov.f32 %f181, 0f3E1039F6;
mov.f32 %f182, 0f3DCBCCC0;
mov.f32 %f183, 0fBE055027;
fma.rn.f32 %f184, %f183, %f182, %f181;
mov.f32 %f185, 0fBDF8CDCC;
fma.rn.f32 %f186, %f184, %f182, %f185;
mov.f32 %f187, 0f3E0F2955;
fma.rn.f32 %f188, %f186, %f182, %f187;
mov.f32 %f189, 0fBE2AD8B9;
fma.rn.f32 %f190, %f188, %f182, %f189;
mov.f32 %f191, 0f3E4CED0B;
fma.rn.f32 %f192, %f190, %f182, %f191;
mov.f32 %f193, 0fBE7FFF22;
fma.rn.f32 %f194, %f192, %f182, %f193;
mov.f32 %f195, 0f3EAAAA78;
fma.rn.f32 %f196, %f194, %f182, %f195;
mov.f32 %f197, 0fBF000000;
fma.rn.f32 %f198, %f196, %f182, %f197;
mul.f32 %f199, %f198, 0f3DCBCCC0;
fma.rn.f32 %f200, %f199, %f182, %f182;
mov.f32 %f201, 0f3F317218;
fma.rn.f32 %f463, %f180, %f201, %f200;
bra.uni BB182_16;

BB182_12:
setp.lt.f32	%p17, %f12, 0f00800000;
mul.f32 %f149, %f12, 0f4B000000;
selp.f32	%f13, %f149, %f12, %p17;
selp.f32	%f150, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r45, %f13;
add.s32 %r46, %r45, -1059760811;
and.b32 %r47, %r46, -8388608;
sub.s32 %r48, %r45, %r47;
mov.b32 %f151, %r48;
cvt.rn.f32.s32	%f152, %r47;
mov.f32 %f153, 0f34000000;
fma.rn.f32 %f154, %f152, %f153, %f150;
add.f32 %f155, %f151, 0fBF800000;
mov.f32 %f156, 0f3E1039F6;
mov.f32 %f157, 0fBE055027;
fma.rn.f32 %f158, %f157, %f155, %f156;
mov.f32 %f159, 0fBDF8CDCC;
fma.rn.f32 %f160, %f158, %f155, %f159;
mov.f32 %f161, 0f3E0F2955;
fma.rn.f32 %f162, %f160, %f155, %f161;
mov.f32 %f163, 0fBE2AD8B9;
fma.rn.f32 %f164, %f162, %f155, %f163;
mov.f32 %f165, 0f3E4CED0B;
fma.rn.f32 %f166, %f164, %f155, %f165;
mov.f32 %f167, 0fBE7FFF22;
fma.rn.f32 %f168, %f166, %f155, %f167;
mov.f32 %f169, 0f3EAAAA78;
fma.rn.f32 %f170, %f168, %f155, %f169;
mov.f32 %f171, 0fBF000000;
fma.rn.f32 %f172, %f170, %f155, %f171;
mul.f32 %f173, %f155, %f172;
fma.rn.f32 %f174, %f173, %f155, %f155;
mov.f32 %f175, 0f3F317218;
fma.rn.f32 %f462, %f154, %f175, %f174;
setp.lt.u32	%p18, %r45, 2139095040;
@%p18 bra BB182_14;

mov.f32 %f176, 0f7F800000;
fma.rn.f32 %f462, %f13, %f176, %f176;

BB182_14:
setp.eq.f32	%p19, %f13, 0f00000000;
selp.f32	%f463, 0fFF800000, %f462, %p19;

BB182_16:
sub.f32 %f203, %f148, %f146;
fma.rn.f32 %f204, %f203, %f463, %f10;
neg.f32 %f473, %f204;
mov.u64 %rd230, %rd12;

BB182_17:
cvta.to.global.u64 %rd118, %rd96;
mul.lo.s64 %rd14, %rd10, %rd94;
shl.b64 %rd119, %rd14, 1;
add.s64 %rd233, %rd1, %rd119;
shl.b64 %rd120, %rd8, 2;
add.s64 %rd16, %rd118, %rd120;
shl.b64 %rd121, %rd230, 1;
add.s64 %rd17, %rd1, %rd121;
sub.s64 %rd122, %rd233, %rd17;
shr.u64 %rd123, %rd122, 1;
neg.s64 %rd124, %rd123;
cvt.u32.u64	%r5, %rd124;
mov.u16 %rs78, 0;
setp.lt.s32	%p20, %r5, 1;
@%p20 bra BB182_78;

add.s64 %rd232, %rd2, %rd119;
add.s64 %rd231, %rd3, %rd119;
add.s32 %r50, %r34, %r1;
cvt.s64.s32	%rd127, %r50;
mul.lo.s64 %rd128, %rd93, %rd127;
add.s64 %rd129, %rd9, %rd128;
mul.lo.s64 %rd130, %rd94, %rd129;
cvt.s64.s32	%rd131, %r2;
add.s64 %rd132, %rd130, %rd131;
shl.b64 %rd133, %rd132, 1;
add.s64 %rd20, %rd3, %rd133;
add.s64 %rd21, %rd2, %rd133;
mov.u16 %rs77, 0;
mov.u32 %r49, 0;
mov.u64 %rd238, 0;
mov.u32 %r92, %r49;

BB182_19:
mov.u64 %rd236, %rd238;
mov.u64 %rd22, %rd236;
sub.s64 %rd134, %rd233, %rd17;
shr.u64 %rd135, %rd134, 1;
neg.s64 %rd136, %rd135;
cvt.u32.u64	%r54, %rd136;
setp.lt.s32	%p21, %r54, 896;
mov.u32 %r55, 896;
min.s32 %r7, %r54, %r55;
mul.wide.s32 %rd137, %r2, 2;
add.s64 %rd235, %rd232, %rd137;
add.s64 %rd234, %rd231, %rd137;
add.u64 %rd138, %SP, 0;
cvta.to.local.u64 %rd239, %rd138;
mov.u32 %r82, -7;
mov.u32 %r83, %r82;
mov.u64 %rd237, %rd22;
mov.u32 %r84, %r2;
mov.u32 %r90, %r49;
@%p21 bra BB182_34;
bra.uni BB182_20;

BB182_34:
mov.u32 %r86, %r90;
mov.u32 %r91, %r86;
mov.u32 %r12, %r84;
mov.u64 %rd35, %rd237;
setp.ge.s32	%p33, %r12, %r7;
@%p33 bra BB182_49;

add.s64 %rd146, %rd21, %rd35;
ld.global.u16 %rs6, [%rd146];
add.s64 %rd147, %rd20, %rd35;
ld.global.u16 %rs7, [%rd147];

	{ cvt.f32.f16 %f324, %rs6;}


	setp.ltu.f32	%p34, %f324, 0f00000000;
@%p34 bra BB182_37;


	{ cvt.f32.f16 %f325, %rs6;}


	setp.le.f32	%p35, %f325, 0f3F800000;
@%p35 bra BB182_38;

BB182_37:
mov.u64 %rd148, $str2;
cvta.global.u64 %rd149, %rd148;
mov.u64 %rd150, $str1;
cvta.global.u64 %rd151, %rd150;
mov.u64 %rd152, __T214;
cvta.global.u64 %rd153, %rd152;
mov.u32 %r66, 42;
mov.u64 %rd154, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd149;
.param .b64 param1;
st.param.b64	[param1+0], %rd151;
.param .b32 param2;
st.param.b32	[param2+0], %r66;
.param .b64 param3;
st.param.b64	[param3+0], %rd153;
.param .b64 param4;
st.param.b64	[param4+0], %rd154;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB182_38:

	{ cvt.f32.f16 %f326, %rs6;}


	setp.eq.f32	%p36, %f326, 0f00000000;
@%p36 bra BB182_42;
bra.uni BB182_39;

BB182_42:
mov.f32 %f355, 0f00000000;
mov.f32 %f356, 0f34000000;
mov.f32 %f357, 0fCDA00000;
fma.rn.f32 %f358, %f357, %f356, %f355;
mov.f32 %f359, 0f3E1039F6;
mov.f32 %f360, 0f3DCBCCC0;
mov.f32 %f361, 0fBE055027;
fma.rn.f32 %f362, %f361, %f360, %f359;
mov.f32 %f363, 0fBDF8CDCC;
fma.rn.f32 %f364, %f362, %f360, %f363;
mov.f32 %f365, 0f3E0F2955;
fma.rn.f32 %f366, %f364, %f360, %f365;
mov.f32 %f367, 0fBE2AD8B9;
fma.rn.f32 %f368, %f366, %f360, %f367;
mov.f32 %f369, 0f3E4CED0B;
fma.rn.f32 %f370, %f368, %f360, %f369;
mov.f32 %f371, 0fBE7FFF22;
fma.rn.f32 %f372, %f370, %f360, %f371;
mov.f32 %f373, 0f3EAAAA78;
fma.rn.f32 %f374, %f372, %f360, %f373;
mov.f32 %f375, 0fBF000000;
fma.rn.f32 %f376, %f374, %f360, %f375;
mul.f32 %f377, %f376, 0f3DCBCCC0;
fma.rn.f32 %f378, %f377, %f360, %f360;
mov.f32 %f379, 0f3F317218;
fma.rn.f32 %f469, %f358, %f379, %f378;
bra.uni BB182_43;

BB182_39:
setp.lt.f32	%p37, %f326, 0f00800000;
mul.f32 %f327, %f326, 0f4B000000;
selp.f32	%f42, %f327, %f326, %p37;
selp.f32	%f328, 0fC1B80000, 0f00000000, %p37;
mov.b32 %r67, %f42;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f329, %r70;
cvt.rn.f32.s32	%f330, %r69;
mov.f32 %f331, 0f34000000;
fma.rn.f32 %f332, %f330, %f331, %f328;
add.f32 %f333, %f329, 0fBF800000;
mov.f32 %f334, 0f3E1039F6;
mov.f32 %f335, 0fBE055027;
fma.rn.f32 %f336, %f335, %f333, %f334;
mov.f32 %f337, 0fBDF8CDCC;
fma.rn.f32 %f338, %f336, %f333, %f337;
mov.f32 %f339, 0f3E0F2955;
fma.rn.f32 %f340, %f338, %f333, %f339;
mov.f32 %f341, 0fBE2AD8B9;
fma.rn.f32 %f342, %f340, %f333, %f341;
mov.f32 %f343, 0f3E4CED0B;
fma.rn.f32 %f344, %f342, %f333, %f343;
mov.f32 %f345, 0fBE7FFF22;
fma.rn.f32 %f346, %f344, %f333, %f345;
mov.f32 %f347, 0f3EAAAA78;
fma.rn.f32 %f348, %f346, %f333, %f347;
mov.f32 %f349, 0fBF000000;
fma.rn.f32 %f350, %f348, %f333, %f349;
mul.f32 %f351, %f333, %f350;
fma.rn.f32 %f352, %f351, %f333, %f333;
mov.f32 %f353, 0f3F317218;
fma.rn.f32 %f468, %f332, %f353, %f352;
setp.lt.u32	%p38, %r67, 2139095040;
@%p38 bra BB182_41;

mov.f32 %f354, 0f7F800000;
fma.rn.f32 %f468, %f42, %f354, %f354;

BB182_41:
setp.eq.f32	%p39, %f42, 0f00000000;
selp.f32	%f469, 0fFF800000, %f468, %p39;

BB182_43:

	{ cvt.f32.f16 %f380, %rs7;}


	mul.f32 %f49, %f469, %f380;

	{ cvt.f32.f16 %f381, %rs7;}


	
	{ cvt.f32.f16 %f382, %rs6;}


	mov.f32 %f383, 0f3F800000;
sub.f32 %f51, %f383, %f382;
setp.eq.f32	%p40, %f51, 0f00000000;
@%p40 bra BB182_47;
bra.uni BB182_44;

BB182_47:
mov.f32 %f412, 0f00000000;
mov.f32 %f413, 0f34000000;
mov.f32 %f414, 0fCDA00000;
fma.rn.f32 %f415, %f414, %f413, %f412;
mov.f32 %f416, 0f3E1039F6;
mov.f32 %f417, 0f3DCBCCC0;
mov.f32 %f418, 0fBE055027;
fma.rn.f32 %f419, %f418, %f417, %f416;
mov.f32 %f420, 0fBDF8CDCC;
fma.rn.f32 %f421, %f419, %f417, %f420;
mov.f32 %f422, 0f3E0F2955;
fma.rn.f32 %f423, %f421, %f417, %f422;
mov.f32 %f424, 0fBE2AD8B9;
fma.rn.f32 %f425, %f423, %f417, %f424;
mov.f32 %f426, 0f3E4CED0B;
fma.rn.f32 %f427, %f425, %f417, %f426;
mov.f32 %f428, 0fBE7FFF22;
fma.rn.f32 %f429, %f427, %f417, %f428;
mov.f32 %f430, 0f3EAAAA78;
fma.rn.f32 %f431, %f429, %f417, %f430;
mov.f32 %f432, 0fBF000000;
fma.rn.f32 %f433, %f431, %f417, %f432;
mul.f32 %f434, %f433, 0f3DCBCCC0;
fma.rn.f32 %f435, %f434, %f417, %f417;
mov.f32 %f436, 0f3F317218;
fma.rn.f32 %f471, %f415, %f436, %f435;
bra.uni BB182_48;

BB182_44:
setp.lt.f32	%p41, %f51, 0f00800000;
mul.f32 %f384, %f51, 0f4B000000;
selp.f32	%f52, %f384, %f51, %p41;
selp.f32	%f385, 0fC1B80000, 0f00000000, %p41;
mov.b32 %r71, %f52;
add.s32 %r72, %r71, -1059760811;
and.b32 %r73, %r72, -8388608;
sub.s32 %r74, %r71, %r73;
mov.b32 %f386, %r74;
cvt.rn.f32.s32	%f387, %r73;
mov.f32 %f388, 0f34000000;
fma.rn.f32 %f389, %f387, %f388, %f385;
add.f32 %f390, %f386, 0fBF800000;
mov.f32 %f391, 0f3E1039F6;
mov.f32 %f392, 0fBE055027;
fma.rn.f32 %f393, %f392, %f390, %f391;
mov.f32 %f394, 0fBDF8CDCC;
fma.rn.f32 %f395, %f393, %f390, %f394;
mov.f32 %f396, 0f3E0F2955;
fma.rn.f32 %f397, %f395, %f390, %f396;
mov.f32 %f398, 0fBE2AD8B9;
fma.rn.f32 %f399, %f397, %f390, %f398;
mov.f32 %f400, 0f3E4CED0B;
fma.rn.f32 %f401, %f399, %f390, %f400;
mov.f32 %f402, 0fBE7FFF22;
fma.rn.f32 %f403, %f401, %f390, %f402;
mov.f32 %f404, 0f3EAAAA78;
fma.rn.f32 %f405, %f403, %f390, %f404;
mov.f32 %f406, 0fBF000000;
fma.rn.f32 %f407, %f405, %f390, %f406;
mul.f32 %f408, %f390, %f407;
fma.rn.f32 %f409, %f408, %f390, %f390;
mov.f32 %f410, 0f3F317218;
fma.rn.f32 %f470, %f389, %f410, %f409;
setp.lt.u32	%p42, %r71, 2139095040;
@%p42 bra BB182_46;

mov.f32 %f411, 0f7F800000;
fma.rn.f32 %f470, %f52, %f411, %f411;

BB182_46:
setp.eq.f32	%p43, %f52, 0f00000000;
selp.f32	%f471, 0fFF800000, %f470, %p43;

BB182_48:
mov.f32 %f459, 0f3F800000;
sub.f32 %f438, %f459, %f381;
fma.rn.f32 %f439, %f438, %f471, %f49;
neg.f32 %f440, %f439;
st.local.f32 [%rd239], %f440;
add.s32 %r91, %r91, 1;

BB182_49:
mov.u32 %r15, %r91;
add.s32 %r16, %r12, 128;
add.s64 %rd239, %rd239, 4;
add.s64 %rd38, %rd35, 256;
add.s32 %r83, %r83, 1;
setp.ne.s32	%p44, %r83, 0;
mov.u64 %rd237, %rd38;
mov.u32 %r84, %r16;
mov.u32 %r89, %r15;
mov.u32 %r90, %r15;
@%p44 bra BB182_34;
bra.uni BB182_50;

BB182_20:
ld.global.u16 %rs4, [%rd235];
ld.global.u16 %rs5, [%rd234];

	{ cvt.f32.f16 %f207, %rs4;}


	setp.ltu.f32	%p22, %f207, 0f00000000;
@%p22 bra BB182_22;


	{ cvt.f32.f16 %f208, %rs4;}


	setp.le.f32	%p23, %f208, 0f3F800000;
@%p23 bra BB182_23;

BB182_22:
mov.u64 %rd139, $str2;
cvta.global.u64 %rd140, %rd139;
mov.u64 %rd141, $str1;
cvta.global.u64 %rd142, %rd141;
mov.u64 %rd143, __T214;
cvta.global.u64 %rd144, %rd143;
mov.u32 %r56, 42;
mov.u64 %rd145, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd140;
.param .b64 param1;
st.param.b64	[param1+0], %rd142;
.param .b32 param2;
st.param.b32	[param2+0], %r56;
.param .b64 param3;
st.param.b64	[param3+0], %rd144;
.param .b64 param4;
st.param.b64	[param4+0], %rd145;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB182_23:

	{ cvt.f32.f16 %f209, %rs4;}


	setp.eq.f32	%p24, %f209, 0f00000000;
@%p24 bra BB182_27;
bra.uni BB182_24;

BB182_27:
mov.f32 %f238, 0f00000000;
mov.f32 %f239, 0f34000000;
mov.f32 %f240, 0fCDA00000;
fma.rn.f32 %f241, %f240, %f239, %f238;
mov.f32 %f242, 0f3E1039F6;
mov.f32 %f243, 0f3DCBCCC0;
mov.f32 %f244, 0fBE055027;
fma.rn.f32 %f245, %f244, %f243, %f242;
mov.f32 %f246, 0fBDF8CDCC;
fma.rn.f32 %f247, %f245, %f243, %f246;
mov.f32 %f248, 0f3E0F2955;
fma.rn.f32 %f249, %f247, %f243, %f248;
mov.f32 %f250, 0fBE2AD8B9;
fma.rn.f32 %f251, %f249, %f243, %f250;
mov.f32 %f252, 0f3E4CED0B;
fma.rn.f32 %f253, %f251, %f243, %f252;
mov.f32 %f254, 0fBE7FFF22;
fma.rn.f32 %f255, %f253, %f243, %f254;
mov.f32 %f256, 0f3EAAAA78;
fma.rn.f32 %f257, %f255, %f243, %f256;
mov.f32 %f258, 0fBF000000;
fma.rn.f32 %f259, %f257, %f243, %f258;
mul.f32 %f260, %f259, 0f3DCBCCC0;
fma.rn.f32 %f261, %f260, %f243, %f243;
mov.f32 %f262, 0f3F317218;
fma.rn.f32 %f465, %f241, %f262, %f261;
bra.uni BB182_28;

BB182_24:
setp.lt.f32	%p25, %f209, 0f00800000;
mul.f32 %f210, %f209, 0f4B000000;
selp.f32	%f24, %f210, %f209, %p25;
selp.f32	%f211, 0fC1B80000, 0f00000000, %p25;
mov.b32 %r57, %f24;
add.s32 %r58, %r57, -1059760811;
and.b32 %r59, %r58, -8388608;
sub.s32 %r60, %r57, %r59;
mov.b32 %f212, %r60;
cvt.rn.f32.s32	%f213, %r59;
mov.f32 %f214, 0f34000000;
fma.rn.f32 %f215, %f213, %f214, %f211;
add.f32 %f216, %f212, 0fBF800000;
mov.f32 %f217, 0f3E1039F6;
mov.f32 %f218, 0fBE055027;
fma.rn.f32 %f219, %f218, %f216, %f217;
mov.f32 %f220, 0fBDF8CDCC;
fma.rn.f32 %f221, %f219, %f216, %f220;
mov.f32 %f222, 0f3E0F2955;
fma.rn.f32 %f223, %f221, %f216, %f222;
mov.f32 %f224, 0fBE2AD8B9;
fma.rn.f32 %f225, %f223, %f216, %f224;
mov.f32 %f226, 0f3E4CED0B;
fma.rn.f32 %f227, %f225, %f216, %f226;
mov.f32 %f228, 0fBE7FFF22;
fma.rn.f32 %f229, %f227, %f216, %f228;
mov.f32 %f230, 0f3EAAAA78;
fma.rn.f32 %f231, %f229, %f216, %f230;
mov.f32 %f232, 0fBF000000;
fma.rn.f32 %f233, %f231, %f216, %f232;
mul.f32 %f234, %f216, %f233;
fma.rn.f32 %f235, %f234, %f216, %f216;
mov.f32 %f236, 0f3F317218;
fma.rn.f32 %f464, %f215, %f236, %f235;
setp.lt.u32	%p26, %r57, 2139095040;
@%p26 bra BB182_26;

mov.f32 %f237, 0f7F800000;
fma.rn.f32 %f464, %f24, %f237, %f237;

BB182_26:
setp.eq.f32	%p27, %f24, 0f00000000;
selp.f32	%f465, 0fFF800000, %f464, %p27;

BB182_28:

	{ cvt.f32.f16 %f263, %rs5;}


	mul.f32 %f31, %f465, %f263;

	{ cvt.f32.f16 %f264, %rs5;}


	
	{ cvt.f32.f16 %f265, %rs4;}


	mov.f32 %f266, 0f3F800000;
sub.f32 %f33, %f266, %f265;
setp.eq.f32	%p28, %f33, 0f00000000;
@%p28 bra BB182_32;
bra.uni BB182_29;

BB182_32:
mov.f32 %f295, 0f00000000;
mov.f32 %f296, 0f34000000;
mov.f32 %f297, 0fCDA00000;
fma.rn.f32 %f298, %f297, %f296, %f295;
mov.f32 %f299, 0f3E1039F6;
mov.f32 %f300, 0f3DCBCCC0;
mov.f32 %f301, 0fBE055027;
fma.rn.f32 %f302, %f301, %f300, %f299;
mov.f32 %f303, 0fBDF8CDCC;
fma.rn.f32 %f304, %f302, %f300, %f303;
mov.f32 %f305, 0f3E0F2955;
fma.rn.f32 %f306, %f304, %f300, %f305;
mov.f32 %f307, 0fBE2AD8B9;
fma.rn.f32 %f308, %f306, %f300, %f307;
mov.f32 %f309, 0f3E4CED0B;
fma.rn.f32 %f310, %f308, %f300, %f309;
mov.f32 %f311, 0fBE7FFF22;
fma.rn.f32 %f312, %f310, %f300, %f311;
mov.f32 %f313, 0f3EAAAA78;
fma.rn.f32 %f314, %f312, %f300, %f313;
mov.f32 %f315, 0fBF000000;
fma.rn.f32 %f316, %f314, %f300, %f315;
mul.f32 %f317, %f316, 0f3DCBCCC0;
fma.rn.f32 %f318, %f317, %f300, %f300;
mov.f32 %f319, 0f3F317218;
fma.rn.f32 %f467, %f298, %f319, %f318;
bra.uni BB182_33;

BB182_29:
setp.lt.f32	%p29, %f33, 0f00800000;
mul.f32 %f267, %f33, 0f4B000000;
selp.f32	%f34, %f267, %f33, %p29;
selp.f32	%f268, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r61, %f34;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f269, %r64;
cvt.rn.f32.s32	%f270, %r63;
mov.f32 %f271, 0f34000000;
fma.rn.f32 %f272, %f270, %f271, %f268;
add.f32 %f273, %f269, 0fBF800000;
mov.f32 %f274, 0f3E1039F6;
mov.f32 %f275, 0fBE055027;
fma.rn.f32 %f276, %f275, %f273, %f274;
mov.f32 %f277, 0fBDF8CDCC;
fma.rn.f32 %f278, %f276, %f273, %f277;
mov.f32 %f279, 0f3E0F2955;
fma.rn.f32 %f280, %f278, %f273, %f279;
mov.f32 %f281, 0fBE2AD8B9;
fma.rn.f32 %f282, %f280, %f273, %f281;
mov.f32 %f283, 0f3E4CED0B;
fma.rn.f32 %f284, %f282, %f273, %f283;
mov.f32 %f285, 0fBE7FFF22;
fma.rn.f32 %f286, %f284, %f273, %f285;
mov.f32 %f287, 0f3EAAAA78;
fma.rn.f32 %f288, %f286, %f273, %f287;
mov.f32 %f289, 0fBF000000;
fma.rn.f32 %f290, %f288, %f273, %f289;
mul.f32 %f291, %f273, %f290;
fma.rn.f32 %f292, %f291, %f273, %f273;
mov.f32 %f293, 0f3F317218;
fma.rn.f32 %f466, %f272, %f293, %f292;
setp.lt.u32	%p30, %r61, 2139095040;
@%p30 bra BB182_31;

mov.f32 %f294, 0f7F800000;
fma.rn.f32 %f466, %f34, %f294, %f294;

BB182_31:
setp.eq.f32	%p31, %f34, 0f00000000;
selp.f32	%f467, 0fFF800000, %f466, %p31;

BB182_33:
mov.f32 %f458, 0f3F800000;
sub.f32 %f321, %f458, %f264;
fma.rn.f32 %f322, %f321, %f467, %f31;
neg.f32 %f323, %f322;
st.local.f32 [%rd239], %f323;
add.s64 %rd235, %rd235, 256;
add.s64 %rd234, %rd234, 256;
add.s64 %rd239, %rd239, 4;
add.s32 %r82, %r82, 1;
setp.eq.s32	%p32, %r82, 0;
mov.u32 %r89, 7;
@%p32 bra BB182_50;
bra.uni BB182_20;

BB182_50:
add.u64 %rd229, %SP, 0;
cvta.to.local.u64 %rd39, %rd229;
and.b16 %rs59, %rs77, 255;
setp.eq.s16	%p45, %rs59, 0;
@%p45 bra BB182_65;
bra.uni BB182_51;

BB182_65:
ld.local.f32 %f472, [%rd39];
mul.wide.u32 %rd156, %r89, 4;
add.s64 %rd157, %rd156, 17179869180;
shr.u64 %rd158, %rd157, 2;
cvt.u32.u64	%r19, %rd158;
setp.lt.s32	%p53, %r19, 1;
@%p53 bra BB182_67;

ld.local.f32 %f448, [%rd39+4];
add.f32 %f472, %f472, %f448;

BB182_67:
setp.lt.s32	%p54, %r19, 2;
@%p54 bra BB182_69;

ld.local.f32 %f449, [%rd39+8];
add.f32 %f472, %f472, %f449;

BB182_69:
setp.lt.s32	%p55, %r19, 3;
@%p55 bra BB182_71;

ld.local.f32 %f450, [%rd39+12];
add.f32 %f472, %f472, %f450;

BB182_71:
setp.lt.s32	%p56, %r19, 4;
@%p56 bra BB182_73;

ld.local.f32 %f451, [%rd39+16];
add.f32 %f472, %f472, %f451;

BB182_73:
setp.lt.s32	%p57, %r19, 5;
@%p57 bra BB182_75;

ld.local.f32 %f452, [%rd39+20];
add.f32 %f472, %f472, %f452;

BB182_75:
setp.lt.s32	%p58, %r19, 6;
@%p58 bra BB182_77;

ld.local.f32 %f453, [%rd39+24];
add.f32 %f472, %f472, %f453;
bra.uni BB182_77;

BB182_51:
setp.lt.s32	%p46, %r89, 1;
@%p46 bra BB182_53;

ld.local.f32 %f441, [%rd39];
add.f32 %f472, %f472, %f441;

BB182_53:
setp.lt.s32	%p47, %r89, 2;
@%p47 bra BB182_55;

ld.local.f32 %f442, [%rd39+4];
add.f32 %f472, %f472, %f442;

BB182_55:
setp.lt.s32	%p48, %r89, 3;
@%p48 bra BB182_57;

ld.local.f32 %f443, [%rd39+8];
add.f32 %f472, %f472, %f443;

BB182_57:
setp.lt.s32	%p49, %r89, 4;
@%p49 bra BB182_59;

ld.local.f32 %f444, [%rd39+12];
add.f32 %f472, %f472, %f444;

BB182_59:
setp.lt.s32	%p50, %r89, 5;
@%p50 bra BB182_61;

ld.local.f32 %f445, [%rd39+16];
add.f32 %f472, %f472, %f445;

BB182_61:
setp.lt.s32	%p51, %r89, 6;
@%p51 bra BB182_63;

ld.local.f32 %f446, [%rd39+20];
add.f32 %f472, %f472, %f446;

BB182_63:
setp.lt.s32	%p52, %r89, 7;
@%p52 bra BB182_77;

ld.local.f32 %f447, [%rd39+24];
add.f32 %f472, %f472, %f447;

BB182_77:
add.s64 %rd232, %rd232, 1792;
add.s64 %rd233, %rd233, 1792;
add.s64 %rd231, %rd231, 1792;
add.s32 %r92, %r92, 896;
setp.lt.s32	%p59, %r92, %r5;
add.s64 %rd238, %rd22, 1792;
mov.u16 %rs78, 1;
mov.u16 %rs77, %rs78;
@%p59 bra BB182_19;

BB182_78:
bar.sync 0;
@%p5 bra BB182_99;

ld.shared.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd245, %rd44;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd247, %rd240;
setp.eq.s64	%p61, %rd44, %rd247;
@%p61 bra BB182_83;

mov.u64 %rd246, %rd245;

BB182_81:
mov.u64 %rd242, %rd247;
mov.u64 %rd245, %rd246;
mov.u64 %rd246, %rd242;
ld.shared.u8 %rs62, [%rd240];
and.b16 %rs63, %rs62, 1;
setp.eq.b16	%p62, %rs63, 1;
not.pred %p63, %p62;
ld.shared.u64 %rd49, [%rd240];
setp.lt.u64	%p64, %rd49, 1024;
or.pred %p65, %p63, %p64;
@!%p65 bra BB182_83;
bra.uni BB182_82;

BB182_82:
shr.u64 %rd161, %rd49, 1;
add.s64 %rd162, %rd240, %rd161;
add.s64 %rd240, %rd162, 16;
add.s64 %rd163, %rd246, %rd161;
add.s64 %rd247, %rd163, 16;
setp.ne.s64	%p66, %rd247, %rd44;
mov.u64 %rd245, %rd246;
@%p66 bra BB182_81;

BB182_83:
setp.eq.s64	%p68, %rd245, %rd44;
mov.pred %p91, 0;
@%p68 bra BB182_85;

ld.u64 %rd165, [%rd245];
shr.u64 %rd166, %rd165, 1;
add.s64 %rd167, %rd245, %rd166;
add.s64 %rd251, %rd167, 16;
setp.ne.s64	%p91, %rd251, %rd44;

BB182_85:
@%p91 bra BB182_91;
bra.uni BB182_86;

BB182_91:
ld.u64 %rd60, [%rd251];
and.b64 %rd182, %rd60, -32;
setp.eq.s64	%p72, %rd182, 1024;
cvt.u16.u64	%rs79, %rd60;
@%p72 bra BB182_94;

add.s64 %rd61, %rd251, 16;
ld.u64 %rd183, [%rd251+528];
and.b64 %rd184, %rd183, 1;
add.s64 %rd185, %rd60, -1056;
and.b64 %rd186, %rd185, -2;
or.b64 %rd187, %rd184, %rd186;
st.u64 [%rd251+528], %rd187;
st.u64 [%rd251+536], %rd251;
cvt.u16.u64	%rs65, %rd185;
or.b16 %rs66, %rs65, 1;
and.b64 %rd188, %rd60, 1;
or.b64 %rd189, %rd188, 1024;
st.u64 [%rd251], %rd189;
st.u8 [%rd251+528], %rs66;
ld.u64 %rd190, [%rd251+528];
shr.u64 %rd62, %rd190, 1;
add.s64 %rd191, %rd62, %rd61;
add.s64 %rd192, %rd191, 528;
ld.shared.u64 %rd193, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p73, %rd192, %rd193;
cvt.u16.u64	%rs67, %rd60;
and.b16 %rs79, %rs67, 1;
@%p73 bra BB182_94;

add.s64 %rd194, %rd61, 512;
st.u64 [%rd191+536], %rd194;
ld.u8 %rs79, [%rd251];

BB182_94:
and.b16 %rs68, %rs79, 254;
st.u8 [%rd251], %rs68;
bra.uni BB182_95;

BB182_86:
mov.u64 %rd169, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd170, %rd169;
sub.s64 %rd171, %rd44, %rd170;
add.s64 %rd172, %rd171, 528;
ld.shared.u64 %rd173, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p69, %rd172, %rd173;
mov.u64 %rd249, -1;
mov.u64 %rd250, %rd44;
@%p69 bra BB182_88;

add.s64 %rd55, %rd44, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd55;
mov.u64 %rd249, %rd55;
mov.u64 %rd250, %rd55;

BB182_88:
mov.u64 %rd56, %rd250;
setp.eq.s64	%p70, %rd249, -1;
@%p70 bra BB182_90;

mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd44, %rd175;
add.s64 %rd177, %rd174, %rd176;
ld.shared.u64 %rd178, [%rd177];
and.b64 %rd179, %rd178, 1;
or.b64 %rd180, %rd179, 1024;
st.shared.u64 [%rd177], %rd180;
st.shared.u64 [%rd177+8], %rd245;
mov.u16 %rs64, 0;
st.shared.u8 [%rd177], %rs64;

BB182_90:
mov.u64 %rd251, %rd44;
setp.eq.s64	%p71, %rd44, %rd56;
mov.u64 %rd252, 0;
@%p71 bra BB182_96;

BB182_95:
add.s64 %rd252, %rd251, 16;

BB182_96:
mov.u64 %rd253, %rd252;
setp.ne.s64	%p74, %rd252, 0;
@%p74 bra BB182_98;

mov.u64 %rd196, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd196;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd253, [retval0+0];


	}

BB182_98:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd253;

BB182_99:
bar.sync 0;
ld.shared.u64 %rd69, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd197, %r2, 4;
add.s64 %rd70, %rd69, %rd197;
setp.eq.s16	%p75, %rs78, 0;
@%p75 bra BB182_101;

st.f32 [%rd70], %f472;

BB182_101:
bar.sync 0;
mov.u32 %r76, 128;
min.s32 %r22, %r5, %r76;
setp.lt.s32	%p76, %r22, 2;
@%p76 bra BB182_106;

not.b32 %r23, %r2;
mov.u32 %r93, %r22;

BB182_103:
mov.u32 %r24, %r93;
shr.s32 %r25, %r24, 1;
setp.ge.s32	%p77, %r2, %r25;
@%p77 bra BB182_105;

add.s32 %r78, %r24, %r23;
mul.wide.s32 %rd198, %r78, 4;
add.s64 %rd199, %rd69, %rd198;
ld.f32 %f454, [%rd199];
ld.f32 %f455, [%rd70];
add.f32 %f456, %f455, %f454;
st.f32 [%rd70], %f456;

BB182_105:
bar.sync 0;
sub.s32 %r26, %r24, %r25;
setp.gt.s32	%p78, %r26, 1;
mov.u32 %r93, %r26;
@%p78 bra BB182_103;

BB182_106:
bar.sync 0;
setp.lt.s32	%p79, %r22, 1;
@%p79 bra BB182_108;

ld.f32 %f457, [%rd69];
add.f32 %f473, %f473, %f457;

BB182_108:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB182_124;
bra.uni BB182_109;

BB182_109:

	{ 
.reg .pred p; 
isspacep.shared p, %rd69; 
selp.u32 %r80, 1, 0, p; 
} 


	setp.eq.s32	%p80, %r80, 0;
@%p80 bra BB182_123;

mov.u64 %rd201, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd202, %rd201;
sub.s64 %rd71, %rd69, %rd202;
setp.eq.s64	%p81, %rd69, 0;
@%p81 bra BB182_124;

add.s64 %rd203, %rd71, -16;
add.s64 %rd205, %rd201, %rd203;
add.s64 %rd73, %rd202, %rd203;
ld.shared.u8 %rs69, [%rd205];
or.b16 %rs70, %rs69, 1;
st.shared.u8 [%rd205], %rs70;
ld.shared.u64 %rd74, [%rd205+8];
setp.eq.s64	%p82, %rd74, 0;
mov.u64 %rd257, %rd73;
@%p82 bra BB182_117;

mov.u64 %rd75, %rd73;
ld.u8 %rs71, [%rd74];
and.b16 %rs72, %rs71, 1;
setp.eq.b16	%p83, %rs72, 1;
mov.u64 %rd257, %rd75;
@!%p83 bra BB182_117;
bra.uni BB182_113;

BB182_113:
ld.u64 %rd77, [%rd74];
shr.u64 %rd78, %rd77, 1;
add.s64 %rd79, %rd74, 16;
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd80, %rd207;
mov.u64 %rd257, %rd74;
@%p84 bra BB182_117;

ld.u8 %rs73, [%rd80];
and.b16 %rs74, %rs73, 1;
setp.eq.b16	%p85, %rs74, 1;
mov.u64 %rd254, %rd74;
mov.u64 %rd257, %rd254;
@!%p85 bra BB182_117;
bra.uni BB182_115;

BB182_115:
ld.u64 %rd208, [%rd80];
shr.u64 %rd209, %rd208, 1;
add.s64 %rd210, %rd209, %rd78;
add.s64 %rd211, %rd210, 16;
shl.b64 %rd212, %rd211, 1;
and.b64 %rd213, %rd77, 1;
or.b64 %rd214, %rd212, %rd213;
st.u64 [%rd74], %rd214;
and.b64 %rd81, %rd211, 9223372036854775807;
add.s64 %rd215, %rd79, %rd81;
ld.shared.u64 %rd216, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p86, %rd215, %rd216;
mov.u64 %rd255, %rd74;
mov.u64 %rd257, %rd255;
@%p86 bra BB182_117;

add.s64 %rd217, %rd81, %rd79;
st.u64 [%rd217+8], %rd74;
mov.u64 %rd257, %rd74;

BB182_117:
ld.u64 %rd84, [%rd257];
shr.u64 %rd85, %rd84, 1;
add.s64 %rd86, %rd257, 16;
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd218, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd87, %rd218;
@%p87 bra BB182_121;

ld.u8 %rs75, [%rd87];
and.b16 %rs76, %rs75, 1;
setp.eq.b16	%p88, %rs76, 1;
@!%p88 bra BB182_124;
bra.uni BB182_119;

BB182_119:
ld.u64 %rd219, [%rd87];
shr.u64 %rd220, %rd219, 1;
add.s64 %rd221, %rd220, %rd85;
add.s64 %rd222, %rd221, 16;
shl.b64 %rd223, %rd222, 1;
and.b64 %rd224, %rd84, 1;
or.b64 %rd225, %rd223, %rd224;
st.u64 [%rd257], %rd225;
and.b64 %rd88, %rd222, 9223372036854775807;
add.s64 %rd226, %rd86, %rd88;
ld.shared.u64 %rd227, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p89, %rd226, %rd227;
@%p89 bra BB182_124;

add.s64 %rd228, %rd88, %rd86;
st.u64 [%rd228+8], %rd257;
bra.uni BB182_124;

BB182_123:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd69;
call.uni 
free, 
(
param0
);


	}

BB182_124:
bar.sync 0;
@!%p3 bra BB182_126;
bra.uni BB182_125;

BB182_125:
st.global.f32 [%rd16], %f473;

BB182_126:
ret;

BB182_121:
setp.lt.u64	%p90, %rd87, %rd257;
@%p90 bra BB182_124;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd257;
bra.uni BB182_124;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<24>;
.reg .f32 %f<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+52];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB183_2;

cvt.s64.s32	%rd20, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd20;

BB183_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB183_5;

cvta.to.global.u64 %rd23, %rd14;
cvta.to.global.u64 %rd24, %rd15;
cvta.to.global.u64 %rd25, %rd16;
cvta.to.global.u64 %rd26, %rd17;
mul.wide.u32 %rd27, %r26, 2;
add.s64 %rd32, %rd23, %rd27;
add.s64 %rd31, %rd24, %rd27;
add.s64 %rd30, %rd25, %rd27;
add.s64 %rd29, %rd26, %rd27;
cvt.u64.u32	%rd5, %r6;
shl.b64 %rd28, %rd5, 1;

BB183_4:
ld.global.u16 %rs14, [%rd32];
ld.global.u16 %rs13, [%rd31];
ld.global.u16 %rs22, [%rd30];

	{ cvt.f32.f16 %f1, %rs13;}


	
	{ cvt.f32.f16 %f2, %rs14;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs15, %f3;}


	
	{ cvt.f32.f16 %f4, %rs15;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs17, %f5;}


	
	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f12, 0f3F800000;
sub.f32 %f13, %f12, %f6;
add.f32 %f14, %f13, 0f2B8CBCCC;

	{ cvt.f32.f16 %f7, %rs14;}


	add.f32 %f15, %f7, 0f2B8CBCCC;
mul.f32 %f16, %f14, %f15;

	{ cvt.f32.f16 %f8, %rs17;}


	div.rn.f32 %f17, %f8, %f16;

	{ cvt.f32.f16 %f9, %rs4;}


	mul.f32 %f18, %f17, %f9;

	{ cvt.f32.f16 %f10, %rs22;}


	mul.f32 %f11, %f18, %f10;

	{ cvt.rn.f16.f32 %rs23, %f11;}


	st.global.u16 [%rd29], %rs23;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd28;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB183_4;

BB183_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<24>;
.reg .f32 %f<19>;
.reg .b32 %r<22>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI35bce_updateGradInput_functor_weightsISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd28, %rd27;
setp.eq.s64	%p2, %rd28, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB184_2;

cvt.s64.s32	%rd29, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd31, %rd30;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd31;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd29;

BB184_2:
cvta.to.global.u64 %rd1, %rd22;
cvta.to.global.u64 %rd2, %rd23;
cvta.to.global.u64 %rd3, %rd24;
cvta.to.global.u64 %rd4, %rd25;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd34, %r21;
mul.wide.s32 %rd32, %r21, 2;
add.s64 %rd38, %rd1, %rd32;
add.s64 %rd37, %rd2, %rd32;
add.s64 %rd36, %rd3, %rd32;
add.s64 %rd35, %rd4, %rd32;
setp.ge.s64	%p4, %rd34, %rd26;
@%p4 bra BB184_4;

BB184_3:
ld.global.u16 %rs14, [%rd38];
ld.global.u16 %rs13, [%rd37];
ld.global.u16 %rs22, [%rd36];

	{ cvt.f32.f16 %f1, %rs13;}


	
	{ cvt.f32.f16 %f2, %rs14;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs15, %f3;}


	
	{ cvt.f32.f16 %f4, %rs15;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs17, %f5;}


	
	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f12, 0f3F800000;
sub.f32 %f13, %f12, %f6;
add.f32 %f14, %f13, 0f2B8CBCCC;

	{ cvt.f32.f16 %f7, %rs14;}


	add.f32 %f15, %f7, 0f2B8CBCCC;
mul.f32 %f16, %f14, %f15;

	{ cvt.f32.f16 %f8, %rs17;}


	div.rn.f32 %f17, %f8, %f16;

	{ cvt.f32.f16 %f9, %rs4;}


	mul.f32 %f18, %f17, %f9;

	{ cvt.f32.f16 %f10, %rs22;}


	mul.f32 %f11, %f18, %f10;

	{ cvt.rn.f16.f32 %rs23, %f11;}


	st.global.u16 [%rd35], %rs23;
shl.b64 %rd33, %rd6, 1;
add.s64 %rd38, %rd38, %rd33;
add.s64 %rd37, %rd37, %rd33;
add.s64 %rd36, %rd36, %rd33;
add.s64 %rd35, %rd35, %rd33;
add.s64 %rd34, %rd34, %rd6;
setp.lt.s64	%p5, %rd34, %rd26;
@%p5 bra BB184_3;

BB184_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<23>;
.reg .f32 %f<17>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB185_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd16;

BB185_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB185_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 2;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 1;

BB185_4:
ld.global.u16 %rs14, [%rd26];
ld.global.u16 %rs13, [%rd25];

	{ cvt.f32.f16 %f1, %rs13;}


	
	{ cvt.f32.f16 %f2, %rs14;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs15, %f3;}


	
	{ cvt.f32.f16 %f4, %rs15;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs17, %f5;}


	
	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f11, 0f3F800000;
sub.f32 %f12, %f11, %f6;
add.f32 %f13, %f12, 0f2B8CBCCC;

	{ cvt.f32.f16 %f7, %rs14;}


	add.f32 %f14, %f7, 0f2B8CBCCC;
mul.f32 %f15, %f13, %f14;

	{ cvt.f32.f16 %f8, %rs17;}


	div.rn.f32 %f16, %f8, %f15;

	{ cvt.f32.f16 %f9, %rs4;}


	mul.f32 %f10, %f16, %f9;

	{ cvt.rn.f16.f32 %rs22, %f10;}


	st.global.u16 [%rd24], %rs22;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB185_4;

BB185_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<23>;
.reg .f32 %f<17>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEESN_SO_SO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorI27bce_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB186_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd24;

BB186_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 2;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB186_4;

BB186_3:
ld.global.u16 %rs14, [%rd32];
ld.global.u16 %rs13, [%rd31];

	{ cvt.f32.f16 %f1, %rs13;}


	
	{ cvt.f32.f16 %f2, %rs14;}


	sub.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs15, %f3;}


	
	{ cvt.f32.f16 %f4, %rs15;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs17, %f5;}


	
	{ cvt.f32.f16 %f6, %rs14;}


	mov.f32 %f11, 0f3F800000;
sub.f32 %f12, %f11, %f6;
add.f32 %f13, %f12, 0f2B8CBCCC;

	{ cvt.f32.f16 %f7, %rs14;}


	add.f32 %f14, %f7, 0f2B8CBCCC;
mul.f32 %f15, %f13, %f14;

	{ cvt.f32.f16 %f8, %rs17;}


	div.rn.f32 %f16, %f8, %f15;

	{ cvt.f32.f16 %f9, %rs4;}


	mul.f32 %f10, %f16, %f9;

	{ cvt.rn.f16.f32 %rs22, %f10;}


	st.global.u16 [%rd30], %rs22;
shl.b64 %rd28, %rd5, 1;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p5, %rd29, %rd21;
@%p5 bra BB186_3;

BB186_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot187[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<30>;
.reg .f32 %f<460>;
.reg .b32 %r<82>;
.reg .b64 %rd<247>;


mov.u64 %rd246, __local_depot187;
cvta.local.u64 %SP, %rd246;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
cvta.to.global.u64 %rd3, %rd2;
ld.param.u64 %rd81, [%rd1+24];
cvta.to.global.u64 %rd4, %rd81;
ld.param.u64 %rd82, [%rd1+32];
cvta.to.global.u64 %rd5, %rd82;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd83, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd84, %rd83;
setp.eq.s64	%p6, %rd84, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB187_2;

ld.param.s32 %rd85, [%rd1+112];
mov.u32 %r27, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r27;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd87, %rd86;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd87;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd85;

BB187_2:
ld.param.u64 %rd6, [%rd1+48];
ld.param.u64 %rd7, [%rd1+64];
ld.param.u64 %rd8, [%rd1+72];
ld.param.u64 %rd9, [%rd1+80];
ld.param.f32 %f459, [%rd1+96];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd10, %r4;
mul.lo.s64 %rd88, %rd10, %rd7;
min.s64 %rd11, %rd9, %rd10;
add.s64 %rd12, %rd11, %rd88;
setp.lt.s64	%p8, %rd10, %rd9;
selp.u64	%rd89, 1, 0, %p8;
add.s64 %rd90, %rd89, %rd7;
add.s64 %rd91, %rd90, %rd12;
mul.lo.s64 %rd92, %rd91, %rd8;
min.s64 %rd13, %rd92, %rd6;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd220, %rd13;
@%p9 bra BB187_16;

add.s64 %rd14, %rd13, -1;
shl.b64 %rd93, %rd13, 2;
add.s64 %rd94, %rd93, -4;
add.s64 %rd95, %rd3, %rd94;
add.s64 %rd96, %rd4, %rd94;
add.s64 %rd97, %rd5, %rd94;
ld.global.f32 %f2, [%rd96];
ld.global.f32 %f3, [%rd97];
ld.global.f32 %f4, [%rd95];
setp.le.f32	%p10, %f4, 0f3F800000;
setp.ge.f32	%p11, %f4, 0f00000000;
and.pred %p12, %p11, %p10;
@%p12 bra BB187_5;

mov.u64 %rd98, $str2;
cvta.global.u64 %rd99, %rd98;
mov.u64 %rd100, $str1;
cvta.global.u64 %rd101, %rd100;
mov.u64 %rd102, __T222;
cvta.global.u64 %rd103, %rd102;
mov.u32 %r28, 74;
mov.u64 %rd104, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd99;
.param .b64 param1;
st.param.b64	[param1+0], %rd101;
.param .b32 param2;
st.param.b32	[param2+0], %r28;
.param .b64 param3;
st.param.b64	[param3+0], %rd103;
.param .b64 param4;
st.param.b64	[param4+0], %rd104;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB187_5:
setp.eq.f32	%p13, %f4, 0f00000000;
@%p13 bra BB187_9;
bra.uni BB187_6;

BB187_9:
mov.f32 %f116, 0f00000000;
mov.f32 %f117, 0f34000000;
mov.f32 %f118, 0fCDA00000;
fma.rn.f32 %f119, %f118, %f117, %f116;
mov.f32 %f120, 0f3E1039F6;
mov.f32 %f121, 0f3DCBCCC0;
mov.f32 %f122, 0fBE055027;
fma.rn.f32 %f123, %f122, %f121, %f120;
mov.f32 %f124, 0fBDF8CDCC;
fma.rn.f32 %f125, %f123, %f121, %f124;
mov.f32 %f126, 0f3E0F2955;
fma.rn.f32 %f127, %f125, %f121, %f126;
mov.f32 %f128, 0fBE2AD8B9;
fma.rn.f32 %f129, %f127, %f121, %f128;
mov.f32 %f130, 0f3E4CED0B;
fma.rn.f32 %f131, %f129, %f121, %f130;
mov.f32 %f132, 0fBE7FFF22;
fma.rn.f32 %f133, %f131, %f121, %f132;
mov.f32 %f134, 0f3EAAAA78;
fma.rn.f32 %f135, %f133, %f121, %f134;
mov.f32 %f136, 0fBF000000;
fma.rn.f32 %f137, %f135, %f121, %f136;
mul.f32 %f138, %f137, 0f3DCBCCC0;
fma.rn.f32 %f139, %f138, %f121, %f121;
mov.f32 %f140, 0f3F317218;
fma.rn.f32 %f447, %f119, %f140, %f139;
bra.uni BB187_10;

BB187_6:
setp.lt.f32	%p14, %f4, 0f00800000;
mul.f32 %f88, %f4, 0f4B000000;
selp.f32	%f5, %f88, %f4, %p14;
selp.f32	%f89, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r29, %f5;
add.s32 %r30, %r29, -1059760811;
and.b32 %r31, %r30, -8388608;
sub.s32 %r32, %r29, %r31;
mov.b32 %f90, %r32;
cvt.rn.f32.s32	%f91, %r31;
mov.f32 %f92, 0f34000000;
fma.rn.f32 %f93, %f91, %f92, %f89;
add.f32 %f94, %f90, 0fBF800000;
mov.f32 %f95, 0f3E1039F6;
mov.f32 %f96, 0fBE055027;
fma.rn.f32 %f97, %f96, %f94, %f95;
mov.f32 %f98, 0fBDF8CDCC;
fma.rn.f32 %f99, %f97, %f94, %f98;
mov.f32 %f100, 0f3E0F2955;
fma.rn.f32 %f101, %f99, %f94, %f100;
mov.f32 %f102, 0fBE2AD8B9;
fma.rn.f32 %f103, %f101, %f94, %f102;
mov.f32 %f104, 0f3E4CED0B;
fma.rn.f32 %f105, %f103, %f94, %f104;
mov.f32 %f106, 0fBE7FFF22;
fma.rn.f32 %f107, %f105, %f94, %f106;
mov.f32 %f108, 0f3EAAAA78;
fma.rn.f32 %f109, %f107, %f94, %f108;
mov.f32 %f110, 0fBF000000;
fma.rn.f32 %f111, %f109, %f94, %f110;
mul.f32 %f112, %f94, %f111;
fma.rn.f32 %f113, %f112, %f94, %f94;
mov.f32 %f114, 0f3F317218;
fma.rn.f32 %f446, %f93, %f114, %f113;
setp.lt.u32	%p15, %r29, 2139095040;
@%p15 bra BB187_8;

mov.f32 %f115, 0f7F800000;
fma.rn.f32 %f446, %f5, %f115, %f115;

BB187_8:
setp.eq.f32	%p16, %f5, 0f00000000;
selp.f32	%f447, 0fFF800000, %f446, %p16;

BB187_10:
mov.f32 %f141, 0f3F800000;
sub.f32 %f12, %f141, %f4;
setp.eq.f32	%p17, %f12, 0f00000000;
@%p17 bra BB187_14;
bra.uni BB187_11;

BB187_14:
mov.f32 %f170, 0f00000000;
mov.f32 %f171, 0f34000000;
mov.f32 %f172, 0fCDA00000;
fma.rn.f32 %f173, %f172, %f171, %f170;
mov.f32 %f174, 0f3E1039F6;
mov.f32 %f175, 0f3DCBCCC0;
mov.f32 %f176, 0fBE055027;
fma.rn.f32 %f177, %f176, %f175, %f174;
mov.f32 %f178, 0fBDF8CDCC;
fma.rn.f32 %f179, %f177, %f175, %f178;
mov.f32 %f180, 0f3E0F2955;
fma.rn.f32 %f181, %f179, %f175, %f180;
mov.f32 %f182, 0fBE2AD8B9;
fma.rn.f32 %f183, %f181, %f175, %f182;
mov.f32 %f184, 0f3E4CED0B;
fma.rn.f32 %f185, %f183, %f175, %f184;
mov.f32 %f186, 0fBE7FFF22;
fma.rn.f32 %f187, %f185, %f175, %f186;
mov.f32 %f188, 0f3EAAAA78;
fma.rn.f32 %f189, %f187, %f175, %f188;
mov.f32 %f190, 0fBF000000;
fma.rn.f32 %f191, %f189, %f175, %f190;
mul.f32 %f192, %f191, 0f3DCBCCC0;
fma.rn.f32 %f193, %f192, %f175, %f175;
mov.f32 %f194, 0f3F317218;
fma.rn.f32 %f449, %f173, %f194, %f193;
bra.uni BB187_15;

BB187_11:
setp.lt.f32	%p18, %f12, 0f00800000;
mul.f32 %f142, %f12, 0f4B000000;
selp.f32	%f13, %f142, %f12, %p18;
selp.f32	%f143, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r33, %f13;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f144, %r36;
cvt.rn.f32.s32	%f145, %r35;
mov.f32 %f146, 0f34000000;
fma.rn.f32 %f147, %f145, %f146, %f143;
add.f32 %f148, %f144, 0fBF800000;
mov.f32 %f149, 0f3E1039F6;
mov.f32 %f150, 0fBE055027;
fma.rn.f32 %f151, %f150, %f148, %f149;
mov.f32 %f152, 0fBDF8CDCC;
fma.rn.f32 %f153, %f151, %f148, %f152;
mov.f32 %f154, 0f3E0F2955;
fma.rn.f32 %f155, %f153, %f148, %f154;
mov.f32 %f156, 0fBE2AD8B9;
fma.rn.f32 %f157, %f155, %f148, %f156;
mov.f32 %f158, 0f3E4CED0B;
fma.rn.f32 %f159, %f157, %f148, %f158;
mov.f32 %f160, 0fBE7FFF22;
fma.rn.f32 %f161, %f159, %f148, %f160;
mov.f32 %f162, 0f3EAAAA78;
fma.rn.f32 %f163, %f161, %f148, %f162;
mov.f32 %f164, 0fBF000000;
fma.rn.f32 %f165, %f163, %f148, %f164;
mul.f32 %f166, %f148, %f165;
fma.rn.f32 %f167, %f166, %f148, %f148;
mov.f32 %f168, 0f3F317218;
fma.rn.f32 %f448, %f147, %f168, %f167;
setp.lt.u32	%p19, %r33, 2139095040;
@%p19 bra BB187_13;

mov.f32 %f169, 0f7F800000;
fma.rn.f32 %f448, %f13, %f169, %f169;

BB187_13:
setp.eq.f32	%p20, %f13, 0f00000000;
selp.f32	%f449, 0fFF800000, %f448, %p20;

BB187_15:
sub.f32 %f196, %f141, %f2;
mul.f32 %f197, %f196, %f449;
fma.rn.f32 %f198, %f2, %f447, %f197;
mul.f32 %f199, %f3, %f198;
neg.f32 %f459, %f199;
mov.u64 %rd220, %rd14;

BB187_16:
ld.param.u64 %rd105, [%rd1+88];
cvta.to.global.u64 %rd106, %rd105;
mul.lo.s64 %rd107, %rd12, %rd8;
shl.b64 %rd108, %rd107, 2;
add.s64 %rd221, %rd2, %rd108;
shl.b64 %rd109, %rd10, 2;
add.s64 %rd17, %rd106, %rd109;
shl.b64 %rd110, %rd220, 2;
add.s64 %rd18, %rd2, %rd110;
sub.s64 %rd111, %rd221, %rd18;
shr.u64 %rd112, %rd111, 2;
neg.s64 %rd113, %rd112;
cvt.u32.u64	%r5, %rd113;
mov.u16 %rs28, 0;
setp.lt.s32	%p21, %r5, 1;
@%p21 bra BB187_75;

add.s32 %r38, %r3, %r1;
cvt.s64.s32	%rd115, %r38;
mul.lo.s64 %rd116, %rd7, %rd115;
add.s64 %rd117, %rd11, %rd116;
mul.lo.s64 %rd118, %rd8, %rd117;
cvt.s64.s32	%rd119, %r2;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd120, 2;
add.s64 %rd19, %rd5, %rd121;
add.s64 %rd20, %rd4, %rd121;
add.s64 %rd21, %rd3, %rd121;
mov.u16 %rs27, 0;
mov.u32 %r37, 0;
mov.u64 %rd226, 0;
mov.u32 %r80, %r37;

BB187_18:
mov.u64 %rd222, %rd226;
mov.u64 %rd22, %rd222;
sub.s64 %rd122, %rd221, %rd18;
shr.u64 %rd123, %rd122, 2;
neg.s64 %rd124, %rd123;
cvt.u32.u64	%r42, %rd124;
setp.lt.s32	%p22, %r42, 896;
mov.u32 %r43, 896;
min.s32 %r7, %r42, %r43;
add.u64 %rd125, %SP, 0;
cvta.to.local.u64 %rd227, %rd125;
mov.u32 %r70, -7;
mov.u32 %r71, %r70;
mov.u64 %rd225, %rd22;
mov.u64 %rd224, %rd22;
mov.u32 %r72, %r2;
mov.u32 %r78, %r37;
@%p22 bra BB187_32;
bra.uni BB187_19;

BB187_32:
mov.u32 %r74, %r78;
mov.u32 %r79, %r74;
mov.u32 %r12, %r72;
mov.u64 %rd29, %rd224;
setp.ge.s32	%p35, %r12, %r7;
@%p35 bra BB187_46;

add.s64 %rd136, %rd19, %rd29;
add.s64 %rd137, %rd20, %rd29;
add.s64 %rd138, %rd21, %rd29;
ld.global.f32 %f41, [%rd137];
ld.global.f32 %f42, [%rd136];
ld.global.f32 %f43, [%rd138];
setp.le.f32	%p36, %f43, 0f3F800000;
setp.ge.f32	%p37, %f43, 0f00000000;
and.pred %p38, %p37, %p36;
@%p38 bra BB187_35;

mov.u64 %rd139, $str2;
cvta.global.u64 %rd140, %rd139;
mov.u64 %rd141, $str1;
cvta.global.u64 %rd142, %rd141;
mov.u64 %rd143, __T222;
cvta.global.u64 %rd144, %rd143;
mov.u32 %r54, 74;
mov.u64 %rd145, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd140;
.param .b64 param1;
st.param.b64	[param1+0], %rd142;
.param .b32 param2;
st.param.b32	[param2+0], %r54;
.param .b64 param3;
st.param.b64	[param3+0], %rd144;
.param .b64 param4;
st.param.b64	[param4+0], %rd145;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB187_35:
setp.eq.f32	%p39, %f43, 0f00000000;
@%p39 bra BB187_39;
bra.uni BB187_36;

BB187_39:
mov.f32 %f343, 0f00000000;
mov.f32 %f344, 0f34000000;
mov.f32 %f345, 0fCDA00000;
fma.rn.f32 %f346, %f345, %f344, %f343;
mov.f32 %f347, 0f3E1039F6;
mov.f32 %f348, 0f3DCBCCC0;
mov.f32 %f349, 0fBE055027;
fma.rn.f32 %f350, %f349, %f348, %f347;
mov.f32 %f351, 0fBDF8CDCC;
fma.rn.f32 %f352, %f350, %f348, %f351;
mov.f32 %f353, 0f3E0F2955;
fma.rn.f32 %f354, %f352, %f348, %f353;
mov.f32 %f355, 0fBE2AD8B9;
fma.rn.f32 %f356, %f354, %f348, %f355;
mov.f32 %f357, 0f3E4CED0B;
fma.rn.f32 %f358, %f356, %f348, %f357;
mov.f32 %f359, 0fBE7FFF22;
fma.rn.f32 %f360, %f358, %f348, %f359;
mov.f32 %f361, 0f3EAAAA78;
fma.rn.f32 %f362, %f360, %f348, %f361;
mov.f32 %f363, 0fBF000000;
fma.rn.f32 %f364, %f362, %f348, %f363;
mul.f32 %f365, %f364, 0f3DCBCCC0;
fma.rn.f32 %f366, %f365, %f348, %f348;
mov.f32 %f367, 0f3F317218;
fma.rn.f32 %f455, %f346, %f367, %f366;
bra.uni BB187_40;

BB187_36:
setp.lt.f32	%p40, %f43, 0f00800000;
mul.f32 %f315, %f43, 0f4B000000;
selp.f32	%f44, %f315, %f43, %p40;
selp.f32	%f316, 0fC1B80000, 0f00000000, %p40;
mov.b32 %r55, %f44;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f317, %r58;
cvt.rn.f32.s32	%f318, %r57;
mov.f32 %f319, 0f34000000;
fma.rn.f32 %f320, %f318, %f319, %f316;
add.f32 %f321, %f317, 0fBF800000;
mov.f32 %f322, 0f3E1039F6;
mov.f32 %f323, 0fBE055027;
fma.rn.f32 %f324, %f323, %f321, %f322;
mov.f32 %f325, 0fBDF8CDCC;
fma.rn.f32 %f326, %f324, %f321, %f325;
mov.f32 %f327, 0f3E0F2955;
fma.rn.f32 %f328, %f326, %f321, %f327;
mov.f32 %f329, 0fBE2AD8B9;
fma.rn.f32 %f330, %f328, %f321, %f329;
mov.f32 %f331, 0f3E4CED0B;
fma.rn.f32 %f332, %f330, %f321, %f331;
mov.f32 %f333, 0fBE7FFF22;
fma.rn.f32 %f334, %f332, %f321, %f333;
mov.f32 %f335, 0f3EAAAA78;
fma.rn.f32 %f336, %f334, %f321, %f335;
mov.f32 %f337, 0fBF000000;
fma.rn.f32 %f338, %f336, %f321, %f337;
mul.f32 %f339, %f321, %f338;
fma.rn.f32 %f340, %f339, %f321, %f321;
mov.f32 %f341, 0f3F317218;
fma.rn.f32 %f454, %f320, %f341, %f340;
setp.lt.u32	%p41, %r55, 2139095040;
@%p41 bra BB187_38;

mov.f32 %f342, 0f7F800000;
fma.rn.f32 %f454, %f44, %f342, %f342;

BB187_38:
setp.eq.f32	%p42, %f44, 0f00000000;
selp.f32	%f455, 0fFF800000, %f454, %p42;

BB187_40:
mov.f32 %f368, 0f3F800000;
sub.f32 %f51, %f368, %f43;
setp.eq.f32	%p43, %f51, 0f00000000;
@%p43 bra BB187_44;
bra.uni BB187_41;

BB187_44:
mov.f32 %f397, 0f00000000;
mov.f32 %f398, 0f34000000;
mov.f32 %f399, 0fCDA00000;
fma.rn.f32 %f400, %f399, %f398, %f397;
mov.f32 %f401, 0f3E1039F6;
mov.f32 %f402, 0f3DCBCCC0;
mov.f32 %f403, 0fBE055027;
fma.rn.f32 %f404, %f403, %f402, %f401;
mov.f32 %f405, 0fBDF8CDCC;
fma.rn.f32 %f406, %f404, %f402, %f405;
mov.f32 %f407, 0f3E0F2955;
fma.rn.f32 %f408, %f406, %f402, %f407;
mov.f32 %f409, 0fBE2AD8B9;
fma.rn.f32 %f410, %f408, %f402, %f409;
mov.f32 %f411, 0f3E4CED0B;
fma.rn.f32 %f412, %f410, %f402, %f411;
mov.f32 %f413, 0fBE7FFF22;
fma.rn.f32 %f414, %f412, %f402, %f413;
mov.f32 %f415, 0f3EAAAA78;
fma.rn.f32 %f416, %f414, %f402, %f415;
mov.f32 %f417, 0fBF000000;
fma.rn.f32 %f418, %f416, %f402, %f417;
mul.f32 %f419, %f418, 0f3DCBCCC0;
fma.rn.f32 %f420, %f419, %f402, %f402;
mov.f32 %f421, 0f3F317218;
fma.rn.f32 %f457, %f400, %f421, %f420;
bra.uni BB187_45;

BB187_41:
setp.lt.f32	%p44, %f51, 0f00800000;
mul.f32 %f369, %f51, 0f4B000000;
selp.f32	%f52, %f369, %f51, %p44;
selp.f32	%f370, 0fC1B80000, 0f00000000, %p44;
mov.b32 %r59, %f52;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f371, %r62;
cvt.rn.f32.s32	%f372, %r61;
mov.f32 %f373, 0f34000000;
fma.rn.f32 %f374, %f372, %f373, %f370;
add.f32 %f375, %f371, 0fBF800000;
mov.f32 %f376, 0f3E1039F6;
mov.f32 %f377, 0fBE055027;
fma.rn.f32 %f378, %f377, %f375, %f376;
mov.f32 %f379, 0fBDF8CDCC;
fma.rn.f32 %f380, %f378, %f375, %f379;
mov.f32 %f381, 0f3E0F2955;
fma.rn.f32 %f382, %f380, %f375, %f381;
mov.f32 %f383, 0fBE2AD8B9;
fma.rn.f32 %f384, %f382, %f375, %f383;
mov.f32 %f385, 0f3E4CED0B;
fma.rn.f32 %f386, %f384, %f375, %f385;
mov.f32 %f387, 0fBE7FFF22;
fma.rn.f32 %f388, %f386, %f375, %f387;
mov.f32 %f389, 0f3EAAAA78;
fma.rn.f32 %f390, %f388, %f375, %f389;
mov.f32 %f391, 0fBF000000;
fma.rn.f32 %f392, %f390, %f375, %f391;
mul.f32 %f393, %f375, %f392;
fma.rn.f32 %f394, %f393, %f375, %f375;
mov.f32 %f395, 0f3F317218;
fma.rn.f32 %f456, %f374, %f395, %f394;
setp.lt.u32	%p45, %r59, 2139095040;
@%p45 bra BB187_43;

mov.f32 %f396, 0f7F800000;
fma.rn.f32 %f456, %f52, %f396, %f396;

BB187_43:
setp.eq.f32	%p46, %f52, 0f00000000;
selp.f32	%f457, 0fFF800000, %f456, %p46;

BB187_45:
mov.f32 %f445, 0f3F800000;
sub.f32 %f423, %f445, %f41;
mul.f32 %f424, %f423, %f457;
fma.rn.f32 %f425, %f41, %f455, %f424;
mul.f32 %f426, %f42, %f425;
neg.f32 %f427, %f426;
st.local.f32 [%rd227], %f427;
add.s32 %r79, %r79, 1;

BB187_46:
mov.u32 %r15, %r79;
add.s32 %r16, %r12, 128;
add.s64 %rd227, %rd227, 4;
add.s64 %rd32, %rd29, 512;
add.s32 %r71, %r71, 1;
setp.ne.s32	%p47, %r71, 0;
mov.u64 %rd224, %rd32;
mov.u32 %r72, %r16;
mov.u32 %r77, %r15;
mov.u32 %r78, %r15;
@%p47 bra BB187_32;
bra.uni BB187_47;

BB187_19:
add.s64 %rd126, %rd21, %rd225;
add.s64 %rd127, %rd20, %rd225;
ld.global.f32 %f23, [%rd127];
add.s64 %rd128, %rd19, %rd225;
ld.global.f32 %f24, [%rd128];
ld.global.f32 %f25, [%rd126];
setp.le.f32	%p23, %f25, 0f3F800000;
setp.ge.f32	%p24, %f25, 0f00000000;
and.pred %p25, %p24, %p23;
@%p25 bra BB187_21;

mov.u64 %rd129, $str2;
cvta.global.u64 %rd130, %rd129;
mov.u64 %rd131, $str1;
cvta.global.u64 %rd132, %rd131;
mov.u64 %rd133, __T222;
cvta.global.u64 %rd134, %rd133;
mov.u32 %r44, 74;
mov.u64 %rd135, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd130;
.param .b64 param1;
st.param.b64	[param1+0], %rd132;
.param .b32 param2;
st.param.b32	[param2+0], %r44;
.param .b64 param3;
st.param.b64	[param3+0], %rd134;
.param .b64 param4;
st.param.b64	[param4+0], %rd135;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB187_21:
setp.eq.f32	%p26, %f25, 0f00000000;
@%p26 bra BB187_25;
bra.uni BB187_22;

BB187_25:
mov.f32 %f230, 0f00000000;
mov.f32 %f231, 0f34000000;
mov.f32 %f232, 0fCDA00000;
fma.rn.f32 %f233, %f232, %f231, %f230;
mov.f32 %f234, 0f3E1039F6;
mov.f32 %f235, 0f3DCBCCC0;
mov.f32 %f236, 0fBE055027;
fma.rn.f32 %f237, %f236, %f235, %f234;
mov.f32 %f238, 0fBDF8CDCC;
fma.rn.f32 %f239, %f237, %f235, %f238;
mov.f32 %f240, 0f3E0F2955;
fma.rn.f32 %f241, %f239, %f235, %f240;
mov.f32 %f242, 0fBE2AD8B9;
fma.rn.f32 %f243, %f241, %f235, %f242;
mov.f32 %f244, 0f3E4CED0B;
fma.rn.f32 %f245, %f243, %f235, %f244;
mov.f32 %f246, 0fBE7FFF22;
fma.rn.f32 %f247, %f245, %f235, %f246;
mov.f32 %f248, 0f3EAAAA78;
fma.rn.f32 %f249, %f247, %f235, %f248;
mov.f32 %f250, 0fBF000000;
fma.rn.f32 %f251, %f249, %f235, %f250;
mul.f32 %f252, %f251, 0f3DCBCCC0;
fma.rn.f32 %f253, %f252, %f235, %f235;
mov.f32 %f254, 0f3F317218;
fma.rn.f32 %f451, %f233, %f254, %f253;
bra.uni BB187_26;

BB187_22:
setp.lt.f32	%p27, %f25, 0f00800000;
mul.f32 %f202, %f25, 0f4B000000;
selp.f32	%f26, %f202, %f25, %p27;
selp.f32	%f203, 0fC1B80000, 0f00000000, %p27;
mov.b32 %r45, %f26;
add.s32 %r46, %r45, -1059760811;
and.b32 %r47, %r46, -8388608;
sub.s32 %r48, %r45, %r47;
mov.b32 %f204, %r48;
cvt.rn.f32.s32	%f205, %r47;
mov.f32 %f206, 0f34000000;
fma.rn.f32 %f207, %f205, %f206, %f203;
add.f32 %f208, %f204, 0fBF800000;
mov.f32 %f209, 0f3E1039F6;
mov.f32 %f210, 0fBE055027;
fma.rn.f32 %f211, %f210, %f208, %f209;
mov.f32 %f212, 0fBDF8CDCC;
fma.rn.f32 %f213, %f211, %f208, %f212;
mov.f32 %f214, 0f3E0F2955;
fma.rn.f32 %f215, %f213, %f208, %f214;
mov.f32 %f216, 0fBE2AD8B9;
fma.rn.f32 %f217, %f215, %f208, %f216;
mov.f32 %f218, 0f3E4CED0B;
fma.rn.f32 %f219, %f217, %f208, %f218;
mov.f32 %f220, 0fBE7FFF22;
fma.rn.f32 %f221, %f219, %f208, %f220;
mov.f32 %f222, 0f3EAAAA78;
fma.rn.f32 %f223, %f221, %f208, %f222;
mov.f32 %f224, 0fBF000000;
fma.rn.f32 %f225, %f223, %f208, %f224;
mul.f32 %f226, %f208, %f225;
fma.rn.f32 %f227, %f226, %f208, %f208;
mov.f32 %f228, 0f3F317218;
fma.rn.f32 %f450, %f207, %f228, %f227;
setp.lt.u32	%p28, %r45, 2139095040;
@%p28 bra BB187_24;

mov.f32 %f229, 0f7F800000;
fma.rn.f32 %f450, %f26, %f229, %f229;

BB187_24:
setp.eq.f32	%p29, %f26, 0f00000000;
selp.f32	%f451, 0fFF800000, %f450, %p29;

BB187_26:
mov.f32 %f255, 0f3F800000;
sub.f32 %f33, %f255, %f25;
setp.eq.f32	%p30, %f33, 0f00000000;
@%p30 bra BB187_30;
bra.uni BB187_27;

BB187_30:
mov.f32 %f284, 0f00000000;
mov.f32 %f285, 0f34000000;
mov.f32 %f286, 0fCDA00000;
fma.rn.f32 %f287, %f286, %f285, %f284;
mov.f32 %f288, 0f3E1039F6;
mov.f32 %f289, 0f3DCBCCC0;
mov.f32 %f290, 0fBE055027;
fma.rn.f32 %f291, %f290, %f289, %f288;
mov.f32 %f292, 0fBDF8CDCC;
fma.rn.f32 %f293, %f291, %f289, %f292;
mov.f32 %f294, 0f3E0F2955;
fma.rn.f32 %f295, %f293, %f289, %f294;
mov.f32 %f296, 0fBE2AD8B9;
fma.rn.f32 %f297, %f295, %f289, %f296;
mov.f32 %f298, 0f3E4CED0B;
fma.rn.f32 %f299, %f297, %f289, %f298;
mov.f32 %f300, 0fBE7FFF22;
fma.rn.f32 %f301, %f299, %f289, %f300;
mov.f32 %f302, 0f3EAAAA78;
fma.rn.f32 %f303, %f301, %f289, %f302;
mov.f32 %f304, 0fBF000000;
fma.rn.f32 %f305, %f303, %f289, %f304;
mul.f32 %f306, %f305, 0f3DCBCCC0;
fma.rn.f32 %f307, %f306, %f289, %f289;
mov.f32 %f308, 0f3F317218;
fma.rn.f32 %f453, %f287, %f308, %f307;
bra.uni BB187_31;

BB187_27:
setp.lt.f32	%p31, %f33, 0f00800000;
mul.f32 %f256, %f33, 0f4B000000;
selp.f32	%f34, %f256, %f33, %p31;
selp.f32	%f257, 0fC1B80000, 0f00000000, %p31;
mov.b32 %r49, %f34;
add.s32 %r50, %r49, -1059760811;
and.b32 %r51, %r50, -8388608;
sub.s32 %r52, %r49, %r51;
mov.b32 %f258, %r52;
cvt.rn.f32.s32	%f259, %r51;
mov.f32 %f260, 0f34000000;
fma.rn.f32 %f261, %f259, %f260, %f257;
add.f32 %f262, %f258, 0fBF800000;
mov.f32 %f263, 0f3E1039F6;
mov.f32 %f264, 0fBE055027;
fma.rn.f32 %f265, %f264, %f262, %f263;
mov.f32 %f266, 0fBDF8CDCC;
fma.rn.f32 %f267, %f265, %f262, %f266;
mov.f32 %f268, 0f3E0F2955;
fma.rn.f32 %f269, %f267, %f262, %f268;
mov.f32 %f270, 0fBE2AD8B9;
fma.rn.f32 %f271, %f269, %f262, %f270;
mov.f32 %f272, 0f3E4CED0B;
fma.rn.f32 %f273, %f271, %f262, %f272;
mov.f32 %f274, 0fBE7FFF22;
fma.rn.f32 %f275, %f273, %f262, %f274;
mov.f32 %f276, 0f3EAAAA78;
fma.rn.f32 %f277, %f275, %f262, %f276;
mov.f32 %f278, 0fBF000000;
fma.rn.f32 %f279, %f277, %f262, %f278;
mul.f32 %f280, %f262, %f279;
fma.rn.f32 %f281, %f280, %f262, %f262;
mov.f32 %f282, 0f3F317218;
fma.rn.f32 %f452, %f261, %f282, %f281;
setp.lt.u32	%p32, %r49, 2139095040;
@%p32 bra BB187_29;

mov.f32 %f283, 0f7F800000;
fma.rn.f32 %f452, %f34, %f283, %f283;

BB187_29:
setp.eq.f32	%p33, %f34, 0f00000000;
selp.f32	%f453, 0fFF800000, %f452, %p33;

BB187_31:
sub.f32 %f310, %f255, %f23;
mul.f32 %f311, %f310, %f453;
fma.rn.f32 %f312, %f23, %f451, %f311;
mul.f32 %f313, %f24, %f312;
neg.f32 %f314, %f313;
st.local.f32 [%rd227], %f314;
add.s64 %rd227, %rd227, 4;
add.s64 %rd225, %rd225, 512;
add.s32 %r70, %r70, 1;
setp.eq.s32	%p34, %r70, 0;
mov.u32 %r77, 7;
@%p34 bra BB187_47;
bra.uni BB187_19;

BB187_47:
cvta.to.local.u64 %rd33, %rd125;
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p48, %rs9, 0;
@%p48 bra BB187_62;
bra.uni BB187_48;

BB187_62:
ld.local.f32 %f458, [%rd33];
mul.wide.u32 %rd147, %r77, 4;
add.s64 %rd148, %rd147, 17179869180;
shr.u64 %rd149, %rd148, 2;
cvt.u32.u64	%r19, %rd149;
setp.lt.s32	%p56, %r19, 1;
@%p56 bra BB187_64;

ld.local.f32 %f435, [%rd33+4];
add.f32 %f458, %f458, %f435;

BB187_64:
setp.lt.s32	%p57, %r19, 2;
@%p57 bra BB187_66;

ld.local.f32 %f436, [%rd33+8];
add.f32 %f458, %f458, %f436;

BB187_66:
setp.lt.s32	%p58, %r19, 3;
@%p58 bra BB187_68;

ld.local.f32 %f437, [%rd33+12];
add.f32 %f458, %f458, %f437;

BB187_68:
setp.lt.s32	%p59, %r19, 4;
@%p59 bra BB187_70;

ld.local.f32 %f438, [%rd33+16];
add.f32 %f458, %f458, %f438;

BB187_70:
setp.lt.s32	%p60, %r19, 5;
@%p60 bra BB187_72;

ld.local.f32 %f439, [%rd33+20];
add.f32 %f458, %f458, %f439;

BB187_72:
setp.lt.s32	%p61, %r19, 6;
@%p61 bra BB187_74;

ld.local.f32 %f440, [%rd33+24];
add.f32 %f458, %f458, %f440;
bra.uni BB187_74;

BB187_48:
setp.lt.s32	%p49, %r77, 1;
@%p49 bra BB187_50;

ld.local.f32 %f428, [%rd33];
add.f32 %f458, %f458, %f428;

BB187_50:
setp.lt.s32	%p50, %r77, 2;
@%p50 bra BB187_52;

ld.local.f32 %f429, [%rd33+4];
add.f32 %f458, %f458, %f429;

BB187_52:
setp.lt.s32	%p51, %r77, 3;
@%p51 bra BB187_54;

ld.local.f32 %f430, [%rd33+8];
add.f32 %f458, %f458, %f430;

BB187_54:
setp.lt.s32	%p52, %r77, 4;
@%p52 bra BB187_56;

ld.local.f32 %f431, [%rd33+12];
add.f32 %f458, %f458, %f431;

BB187_56:
setp.lt.s32	%p53, %r77, 5;
@%p53 bra BB187_58;

ld.local.f32 %f432, [%rd33+16];
add.f32 %f458, %f458, %f432;

BB187_58:
setp.lt.s32	%p54, %r77, 6;
@%p54 bra BB187_60;

ld.local.f32 %f433, [%rd33+20];
add.f32 %f458, %f458, %f433;

BB187_60:
setp.lt.s32	%p55, %r77, 7;
@%p55 bra BB187_74;

ld.local.f32 %f434, [%rd33+24];
add.f32 %f458, %f458, %f434;

BB187_74:
add.s64 %rd221, %rd221, 3584;
add.s32 %r80, %r80, 896;
setp.lt.s32	%p62, %r80, %r5;
add.s64 %rd226, %rd22, 3584;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p62 bra BB187_18;

BB187_75:
bar.sync 0;
@%p5 bra BB187_96;

ld.shared.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd233, %rd36;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd235, %rd228;
setp.eq.s64	%p64, %rd36, %rd235;
@%p64 bra BB187_80;

mov.u64 %rd234, %rd233;

BB187_78:
mov.u64 %rd230, %rd235;
mov.u64 %rd233, %rd234;
mov.u64 %rd234, %rd230;
ld.shared.u8 %rs12, [%rd228];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p65, %rs13, 1;
not.pred %p66, %p65;
ld.shared.u64 %rd41, [%rd228];
setp.lt.u64	%p67, %rd41, 1024;
or.pred %p68, %p66, %p67;
@!%p68 bra BB187_80;
bra.uni BB187_79;

BB187_79:
shr.u64 %rd152, %rd41, 1;
add.s64 %rd153, %rd228, %rd152;
add.s64 %rd228, %rd153, 16;
add.s64 %rd154, %rd234, %rd152;
add.s64 %rd235, %rd154, 16;
setp.ne.s64	%p69, %rd235, %rd36;
mov.u64 %rd233, %rd234;
@%p69 bra BB187_78;

BB187_80:
setp.eq.s64	%p71, %rd233, %rd36;
mov.pred %p94, 0;
@%p71 bra BB187_82;

ld.u64 %rd156, [%rd233];
shr.u64 %rd157, %rd156, 1;
add.s64 %rd158, %rd233, %rd157;
add.s64 %rd239, %rd158, 16;
setp.ne.s64	%p94, %rd239, %rd36;

BB187_82:
@%p94 bra BB187_88;
bra.uni BB187_83;

BB187_88:
ld.u64 %rd52, [%rd239];
and.b64 %rd173, %rd52, -32;
setp.eq.s64	%p75, %rd173, 1024;
cvt.u16.u64	%rs29, %rd52;
@%p75 bra BB187_91;

add.s64 %rd53, %rd239, 16;
ld.u64 %rd174, [%rd239+528];
and.b64 %rd175, %rd174, 1;
add.s64 %rd176, %rd52, -1056;
and.b64 %rd177, %rd176, -2;
or.b64 %rd178, %rd175, %rd177;
st.u64 [%rd239+528], %rd178;
st.u64 [%rd239+536], %rd239;
cvt.u16.u64	%rs15, %rd176;
or.b16 %rs16, %rs15, 1;
and.b64 %rd179, %rd52, 1;
or.b64 %rd180, %rd179, 1024;
st.u64 [%rd239], %rd180;
st.u8 [%rd239+528], %rs16;
ld.u64 %rd181, [%rd239+528];
shr.u64 %rd54, %rd181, 1;
add.s64 %rd182, %rd54, %rd53;
add.s64 %rd183, %rd182, 528;
ld.shared.u64 %rd184, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p76, %rd183, %rd184;
cvt.u16.u64	%rs17, %rd52;
and.b16 %rs29, %rs17, 1;
@%p76 bra BB187_91;

add.s64 %rd185, %rd53, 512;
st.u64 [%rd182+536], %rd185;
ld.u8 %rs29, [%rd239];

BB187_91:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd239], %rs18;
bra.uni BB187_92;

BB187_83:
mov.u64 %rd160, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd161, %rd160;
sub.s64 %rd162, %rd36, %rd161;
add.s64 %rd163, %rd162, 528;
ld.shared.u64 %rd164, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p72, %rd163, %rd164;
mov.u64 %rd237, -1;
mov.u64 %rd238, %rd36;
@%p72 bra BB187_85;

add.s64 %rd47, %rd36, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd47;
mov.u64 %rd237, %rd47;
mov.u64 %rd238, %rd47;

BB187_85:
mov.u64 %rd48, %rd238;
setp.eq.s64	%p73, %rd237, -1;
@%p73 bra BB187_87;

mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd36, %rd166;
add.s64 %rd168, %rd165, %rd167;
ld.shared.u64 %rd169, [%rd168];
and.b64 %rd170, %rd169, 1;
or.b64 %rd171, %rd170, 1024;
st.shared.u64 [%rd168], %rd171;
st.shared.u64 [%rd168+8], %rd233;
mov.u16 %rs14, 0;
st.shared.u8 [%rd168], %rs14;

BB187_87:
mov.u64 %rd239, %rd36;
setp.eq.s64	%p74, %rd36, %rd48;
mov.u64 %rd240, 0;
@%p74 bra BB187_93;

BB187_92:
add.s64 %rd240, %rd239, 16;

BB187_93:
mov.u64 %rd241, %rd240;
setp.ne.s64	%p77, %rd240, 0;
@%p77 bra BB187_95;

mov.u64 %rd187, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd187;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd241, [retval0+0];


	}

BB187_95:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd241;

BB187_96:
bar.sync 0;
ld.shared.u64 %rd61, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd188, %r2, 4;
add.s64 %rd62, %rd61, %rd188;
setp.eq.s16	%p78, %rs28, 0;
@%p78 bra BB187_98;

st.f32 [%rd62], %f458;

BB187_98:
bar.sync 0;
mov.u32 %r64, 128;
min.s32 %r22, %r5, %r64;
setp.lt.s32	%p79, %r22, 2;
@%p79 bra BB187_103;

not.b32 %r23, %r2;
mov.u32 %r81, %r22;

BB187_100:
mov.u32 %r24, %r81;
shr.s32 %r25, %r24, 1;
setp.ge.s32	%p80, %r2, %r25;
@%p80 bra BB187_102;

add.s32 %r66, %r24, %r23;
mul.wide.s32 %rd189, %r66, 4;
add.s64 %rd190, %rd61, %rd189;
ld.f32 %f441, [%rd190];
ld.f32 %f442, [%rd62];
add.f32 %f443, %f442, %f441;
st.f32 [%rd62], %f443;

BB187_102:
bar.sync 0;
sub.s32 %r26, %r24, %r25;
setp.gt.s32	%p81, %r26, 1;
mov.u32 %r81, %r26;
@%p81 bra BB187_100;

BB187_103:
bar.sync 0;
setp.lt.s32	%p82, %r22, 1;
@%p82 bra BB187_105;

ld.f32 %f444, [%rd61];
add.f32 %f459, %f459, %f444;

BB187_105:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB187_121;
bra.uni BB187_106;

BB187_106:

	{ 
.reg .pred p; 
isspacep.shared p, %rd61; 
selp.u32 %r68, 1, 0, p; 
} 


	setp.eq.s32	%p83, %r68, 0;
@%p83 bra BB187_120;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd63, %rd61, %rd193;
setp.eq.s64	%p84, %rd61, 0;
@%p84 bra BB187_121;

add.s64 %rd194, %rd63, -16;
add.s64 %rd196, %rd192, %rd194;
add.s64 %rd65, %rd193, %rd194;
ld.shared.u8 %rs19, [%rd196];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd196], %rs20;
ld.shared.u64 %rd66, [%rd196+8];
setp.eq.s64	%p85, %rd66, 0;
mov.u64 %rd245, %rd65;
@%p85 bra BB187_114;

mov.u64 %rd67, %rd65;
ld.u8 %rs21, [%rd66];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p86, %rs22, 1;
mov.u64 %rd245, %rd67;
@!%p86 bra BB187_114;
bra.uni BB187_110;

BB187_110:
ld.u64 %rd69, [%rd66];
shr.u64 %rd70, %rd69, 1;
add.s64 %rd71, %rd66, 16;
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd72, %rd198;
mov.u64 %rd245, %rd66;
@%p87 bra BB187_114;

ld.u8 %rs23, [%rd72];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p88, %rs24, 1;
mov.u64 %rd242, %rd66;
mov.u64 %rd245, %rd242;
@!%p88 bra BB187_114;
bra.uni BB187_112;

BB187_112:
ld.u64 %rd199, [%rd72];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd200, %rd70;
add.s64 %rd202, %rd201, 16;
shl.b64 %rd203, %rd202, 1;
and.b64 %rd204, %rd69, 1;
or.b64 %rd205, %rd203, %rd204;
st.u64 [%rd66], %rd205;
and.b64 %rd73, %rd202, 9223372036854775807;
add.s64 %rd206, %rd71, %rd73;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p89, %rd206, %rd207;
mov.u64 %rd243, %rd66;
mov.u64 %rd245, %rd243;
@%p89 bra BB187_114;

add.s64 %rd208, %rd73, %rd71;
st.u64 [%rd208+8], %rd66;
mov.u64 %rd245, %rd66;

BB187_114:
ld.u64 %rd76, [%rd245];
shr.u64 %rd77, %rd76, 1;
add.s64 %rd78, %rd245, 16;
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd209, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p90, %rd79, %rd209;
@%p90 bra BB187_118;

ld.u8 %rs25, [%rd79];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p91, %rs26, 1;
@!%p91 bra BB187_121;
bra.uni BB187_116;

BB187_116:
ld.u64 %rd210, [%rd79];
shr.u64 %rd211, %rd210, 1;
add.s64 %rd212, %rd211, %rd77;
add.s64 %rd213, %rd212, 16;
shl.b64 %rd214, %rd213, 1;
and.b64 %rd215, %rd76, 1;
or.b64 %rd216, %rd214, %rd215;
st.u64 [%rd245], %rd216;
and.b64 %rd80, %rd213, 9223372036854775807;
add.s64 %rd217, %rd78, %rd80;
ld.shared.u64 %rd218, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p92, %rd217, %rd218;
@%p92 bra BB187_121;

add.s64 %rd219, %rd80, %rd78;
st.u64 [%rd219+8], %rd245;
bra.uni BB187_121;

BB187_120:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd61;
call.uni 
free, 
(
param0
);


	}

BB187_121:
bar.sync 0;
@!%p3 bra BB187_123;
bra.uni BB187_122;

BB187_122:
st.global.f32 [%rd17], %f459;

BB187_123:
ret;

BB187_118:
setp.lt.u64	%p93, %rd79, %rd245;
@%p93 bra BB187_121;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd245;
bra.uni BB187_121;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB188_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB188_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB188_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB188_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB188_4;

BB188_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB189_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB189_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB189_4;

BB189_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB189_3;

BB189_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot190[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<161>;
.reg .b16 %rs<56>;
.reg .f32 %f<1253>;
.reg .b32 %r<144>;
.reg .b64 %rd<290>;


mov.u64 %rd289, __local_depot190;
cvta.local.u64 %SP, %rd289;
ld.param.v2.u32 {%r31, %r32}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f187, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd89, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd88, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd87, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd85, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIffENS_12zip_iteratorINSG_INS_10device_ptrIfEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEfNS_4plusIfEESP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd84;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd91, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd92, %rd91;
setp.eq.s64	%p6, %rd92, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB190_2;

cvt.s64.s32	%rd93, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r37;
mov.u64 %rd94, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd95, %rd94;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd95;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd93;

BB190_2:
mov.f32 %f1252, %f187;
add.s32 %r4, %r1, %r32;
bar.sync 0;
cvt.s64.s32	%rd8, %r4;
mul.lo.s64 %rd96, %rd8, %rd87;
min.s64 %rd9, %rd89, %rd8;
add.s64 %rd10, %rd9, %rd96;
setp.lt.s64	%p8, %rd8, %rd89;
selp.u64	%rd97, 1, 0, %p8;
add.s64 %rd98, %rd97, %rd87;
add.s64 %rd99, %rd98, %rd10;
mul.lo.s64 %rd100, %rd99, %rd88;
min.s64 %rd11, %rd100, %rd85;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd264, %rd11;
@%p9 bra BB190_16;

add.s64 %rd12, %rd11, -1;
shl.b64 %rd101, %rd11, 2;
add.s64 %rd102, %rd101, -4;
add.s64 %rd103, %rd2, %rd102;
add.s64 %rd104, %rd3, %rd102;
ld.global.f32 %f2, [%rd104];
ld.global.f32 %f3, [%rd103];
setp.le.f32	%p10, %f3, 0f3F800000;
setp.ge.f32	%p11, %f3, 0f00000000;
and.pred %p12, %p11, %p10;
@%p12 bra BB190_5;

mov.u64 %rd105, $str2;
cvta.global.u64 %rd106, %rd105;
mov.u64 %rd107, $str1;
cvta.global.u64 %rd108, %rd107;
mov.u64 %rd109, __T223;
cvta.global.u64 %rd110, %rd109;
mov.u32 %r38, 42;
mov.u64 %rd111, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd106;
.param .b64 param1;
st.param.b64	[param1+0], %rd108;
.param .b32 param2;
st.param.b32	[param2+0], %r38;
.param .b64 param3;
st.param.b64	[param3+0], %rd110;
.param .b64 param4;
st.param.b64	[param4+0], %rd111;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_5:
setp.eq.f32	%p13, %f3, 0f00000000;
@%p13 bra BB190_9;
bra.uni BB190_6;

BB190_9:
mov.f32 %f216, 0f00000000;
mov.f32 %f217, 0f34000000;
mov.f32 %f218, 0fCDA00000;
fma.rn.f32 %f219, %f218, %f217, %f216;
mov.f32 %f220, 0f3E1039F6;
mov.f32 %f221, 0f3DCBCCC0;
mov.f32 %f222, 0fBE055027;
fma.rn.f32 %f223, %f222, %f221, %f220;
mov.f32 %f224, 0fBDF8CDCC;
fma.rn.f32 %f225, %f223, %f221, %f224;
mov.f32 %f226, 0f3E0F2955;
fma.rn.f32 %f227, %f225, %f221, %f226;
mov.f32 %f228, 0fBE2AD8B9;
fma.rn.f32 %f229, %f227, %f221, %f228;
mov.f32 %f230, 0f3E4CED0B;
fma.rn.f32 %f231, %f229, %f221, %f230;
mov.f32 %f232, 0fBE7FFF22;
fma.rn.f32 %f233, %f231, %f221, %f232;
mov.f32 %f234, 0f3EAAAA78;
fma.rn.f32 %f235, %f233, %f221, %f234;
mov.f32 %f236, 0fBF000000;
fma.rn.f32 %f237, %f235, %f221, %f236;
mul.f32 %f238, %f237, 0f3DCBCCC0;
fma.rn.f32 %f239, %f238, %f221, %f221;
mov.f32 %f240, 0f3F317218;
fma.rn.f32 %f1216, %f219, %f240, %f239;
bra.uni BB190_10;

BB190_6:
setp.lt.f32	%p14, %f3, 0f00800000;
mul.f32 %f188, %f3, 0f4B000000;
selp.f32	%f4, %f188, %f3, %p14;
selp.f32	%f189, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r39, %f4;
add.s32 %r40, %r39, -1059760811;
and.b32 %r41, %r40, -8388608;
sub.s32 %r42, %r39, %r41;
mov.b32 %f190, %r42;
cvt.rn.f32.s32	%f191, %r41;
mov.f32 %f192, 0f34000000;
fma.rn.f32 %f193, %f191, %f192, %f189;
add.f32 %f194, %f190, 0fBF800000;
mov.f32 %f195, 0f3E1039F6;
mov.f32 %f196, 0fBE055027;
fma.rn.f32 %f197, %f196, %f194, %f195;
mov.f32 %f198, 0fBDF8CDCC;
fma.rn.f32 %f199, %f197, %f194, %f198;
mov.f32 %f200, 0f3E0F2955;
fma.rn.f32 %f201, %f199, %f194, %f200;
mov.f32 %f202, 0fBE2AD8B9;
fma.rn.f32 %f203, %f201, %f194, %f202;
mov.f32 %f204, 0f3E4CED0B;
fma.rn.f32 %f205, %f203, %f194, %f204;
mov.f32 %f206, 0fBE7FFF22;
fma.rn.f32 %f207, %f205, %f194, %f206;
mov.f32 %f208, 0f3EAAAA78;
fma.rn.f32 %f209, %f207, %f194, %f208;
mov.f32 %f210, 0fBF000000;
fma.rn.f32 %f211, %f209, %f194, %f210;
mul.f32 %f212, %f194, %f211;
fma.rn.f32 %f213, %f212, %f194, %f194;
mov.f32 %f214, 0f3F317218;
fma.rn.f32 %f1215, %f193, %f214, %f213;
setp.lt.u32	%p15, %r39, 2139095040;
@%p15 bra BB190_8;

mov.f32 %f215, 0f7F800000;
fma.rn.f32 %f1215, %f4, %f215, %f215;

BB190_8:
setp.eq.f32	%p16, %f4, 0f00000000;
selp.f32	%f1216, 0fFF800000, %f1215, %p16;

BB190_10:
mov.f32 %f241, 0f3F800000;
sub.f32 %f11, %f241, %f3;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB190_14;
bra.uni BB190_11;

BB190_14:
mov.f32 %f270, 0f00000000;
mov.f32 %f271, 0f34000000;
mov.f32 %f272, 0fCDA00000;
fma.rn.f32 %f273, %f272, %f271, %f270;
mov.f32 %f274, 0f3E1039F6;
mov.f32 %f275, 0f3DCBCCC0;
mov.f32 %f276, 0fBE055027;
fma.rn.f32 %f277, %f276, %f275, %f274;
mov.f32 %f278, 0fBDF8CDCC;
fma.rn.f32 %f279, %f277, %f275, %f278;
mov.f32 %f280, 0f3E0F2955;
fma.rn.f32 %f281, %f279, %f275, %f280;
mov.f32 %f282, 0fBE2AD8B9;
fma.rn.f32 %f283, %f281, %f275, %f282;
mov.f32 %f284, 0f3E4CED0B;
fma.rn.f32 %f285, %f283, %f275, %f284;
mov.f32 %f286, 0fBE7FFF22;
fma.rn.f32 %f287, %f285, %f275, %f286;
mov.f32 %f288, 0f3EAAAA78;
fma.rn.f32 %f289, %f287, %f275, %f288;
mov.f32 %f290, 0fBF000000;
fma.rn.f32 %f291, %f289, %f275, %f290;
mul.f32 %f292, %f291, 0f3DCBCCC0;
fma.rn.f32 %f293, %f292, %f275, %f275;
mov.f32 %f294, 0f3F317218;
fma.rn.f32 %f1218, %f273, %f294, %f293;
bra.uni BB190_15;

BB190_11:
setp.lt.f32	%p18, %f11, 0f00800000;
mul.f32 %f242, %f11, 0f4B000000;
selp.f32	%f12, %f242, %f11, %p18;
selp.f32	%f243, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r43, %f12;
add.s32 %r44, %r43, -1059760811;
and.b32 %r45, %r44, -8388608;
sub.s32 %r46, %r43, %r45;
mov.b32 %f244, %r46;
cvt.rn.f32.s32	%f245, %r45;
mov.f32 %f246, 0f34000000;
fma.rn.f32 %f247, %f245, %f246, %f243;
add.f32 %f248, %f244, 0fBF800000;
mov.f32 %f249, 0f3E1039F6;
mov.f32 %f250, 0fBE055027;
fma.rn.f32 %f251, %f250, %f248, %f249;
mov.f32 %f252, 0fBDF8CDCC;
fma.rn.f32 %f253, %f251, %f248, %f252;
mov.f32 %f254, 0f3E0F2955;
fma.rn.f32 %f255, %f253, %f248, %f254;
mov.f32 %f256, 0fBE2AD8B9;
fma.rn.f32 %f257, %f255, %f248, %f256;
mov.f32 %f258, 0f3E4CED0B;
fma.rn.f32 %f259, %f257, %f248, %f258;
mov.f32 %f260, 0fBE7FFF22;
fma.rn.f32 %f261, %f259, %f248, %f260;
mov.f32 %f262, 0f3EAAAA78;
fma.rn.f32 %f263, %f261, %f248, %f262;
mov.f32 %f264, 0fBF000000;
fma.rn.f32 %f265, %f263, %f248, %f264;
mul.f32 %f266, %f248, %f265;
fma.rn.f32 %f267, %f266, %f248, %f248;
mov.f32 %f268, 0f3F317218;
fma.rn.f32 %f1217, %f247, %f268, %f267;
setp.lt.u32	%p19, %r43, 2139095040;
@%p19 bra BB190_13;

mov.f32 %f269, 0f7F800000;
fma.rn.f32 %f1217, %f12, %f269, %f269;

BB190_13:
setp.eq.f32	%p20, %f12, 0f00000000;
selp.f32	%f1218, 0fFF800000, %f1217, %p20;

BB190_15:
sub.f32 %f296, %f241, %f2;
mul.f32 %f297, %f296, %f1218;
fma.rn.f32 %f298, %f2, %f1216, %f297;
neg.f32 %f1252, %f298;
mov.u64 %rd264, %rd12;

BB190_16:
cvta.to.global.u64 %rd112, %rd90;
mul.lo.s64 %rd14, %rd10, %rd88;
shl.b64 %rd113, %rd14, 2;
add.s64 %rd268, %rd1, %rd113;
shl.b64 %rd114, %rd8, 2;
add.s64 %rd16, %rd112, %rd114;
shl.b64 %rd115, %rd264, 2;
add.s64 %rd17, %rd1, %rd115;
sub.s64 %rd116, %rd268, %rd17;
shr.u64 %rd117, %rd116, 2;
neg.s64 %rd118, %rd117;
cvt.u32.u64	%r5, %rd118;
mov.u16 %rs54, 0;
setp.lt.s32	%p21, %r5, 1;
@%p21 bra BB190_147;

add.s64 %rd267, %rd2, %rd113;
add.s64 %rd266, %rd3, %rd113;
add.s32 %r48, %r32, %r1;
cvt.s64.s32	%rd121, %r48;
mul.lo.s64 %rd122, %rd87, %rd121;
add.s64 %rd123, %rd9, %rd122;
mul.lo.s64 %rd124, %rd88, %rd123;
neg.s64 %rd125, %rd124;
cvt.s64.s32	%rd126, %r2;
sub.s64 %rd20, %rd125, %rd126;
mov.u16 %rs53, 0;
mov.u32 %r47, 0;
mov.u64 %rd265, 0;
mov.u32 %r142, %r47;

BB190_18:
add.s64 %rd269, %rd20, %rd265;
sub.s64 %rd127, %rd268, %rd17;
shr.u64 %rd128, %rd127, 2;
neg.s64 %rd129, %rd128;
cvt.u32.u64	%r51, %rd129;
setp.lt.s32	%p22, %r51, 896;
mov.u32 %r52, 896;
min.s32 %r7, %r51, %r52;
add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd26, %rd130;
mov.u32 %r133, -7;
mov.u64 %rd270, %rd26;
mov.u32 %r134, %r2;
mov.u32 %r140, %r47;
@%p22 bra BB190_104;
bra.uni BB190_19;

BB190_104:
mov.u32 %r136, %r140;
mov.u32 %r141, %r136;
mov.u32 %r10, %r134;
mov.u64 %rd31, %rd270;
setp.ge.s32	%p100, %r10, %r7;
@%p100 bra BB190_118;

shl.b64 %rd181, %rd269, 2;
sub.s64 %rd182, %rd3, %rd181;
sub.s64 %rd183, %rd2, %rd181;
ld.global.f32 %f141, [%rd183];
ld.global.f32 %f142, [%rd182];
setp.le.f32	%p101, %f141, 0f3F800000;
setp.ge.f32	%p102, %f141, 0f00000000;
and.pred %p103, %p102, %p101;
@%p103 bra BB190_107;

mov.u64 %rd184, $str2;
cvta.global.u64 %rd185, %rd184;
mov.u64 %rd186, $str1;
cvta.global.u64 %rd187, %rd186;
mov.u64 %rd188, __T223;
cvta.global.u64 %rd189, %rd188;
mov.u32 %r117, 42;
mov.u64 %rd190, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd185;
.param .b64 param1;
st.param.b64	[param1+0], %rd187;
.param .b32 param2;
st.param.b32	[param2+0], %r117;
.param .b64 param3;
st.param.b64	[param3+0], %rd189;
.param .b64 param4;
st.param.b64	[param4+0], %rd190;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_107:
setp.eq.f32	%p104, %f141, 0f00000000;
@%p104 bra BB190_111;
bra.uni BB190_108;

BB190_111:
mov.f32 %f1113, 0f00000000;
mov.f32 %f1114, 0f34000000;
mov.f32 %f1115, 0fCDA00000;
fma.rn.f32 %f1116, %f1115, %f1114, %f1113;
mov.f32 %f1117, 0f3E1039F6;
mov.f32 %f1118, 0f3DCBCCC0;
mov.f32 %f1119, 0fBE055027;
fma.rn.f32 %f1120, %f1119, %f1118, %f1117;
mov.f32 %f1121, 0fBDF8CDCC;
fma.rn.f32 %f1122, %f1120, %f1118, %f1121;
mov.f32 %f1123, 0f3E0F2955;
fma.rn.f32 %f1124, %f1122, %f1118, %f1123;
mov.f32 %f1125, 0fBE2AD8B9;
fma.rn.f32 %f1126, %f1124, %f1118, %f1125;
mov.f32 %f1127, 0f3E4CED0B;
fma.rn.f32 %f1128, %f1126, %f1118, %f1127;
mov.f32 %f1129, 0fBE7FFF22;
fma.rn.f32 %f1130, %f1128, %f1118, %f1129;
mov.f32 %f1131, 0f3EAAAA78;
fma.rn.f32 %f1132, %f1130, %f1118, %f1131;
mov.f32 %f1133, 0fBF000000;
fma.rn.f32 %f1134, %f1132, %f1118, %f1133;
mul.f32 %f1135, %f1134, 0f3DCBCCC0;
fma.rn.f32 %f1136, %f1135, %f1118, %f1118;
mov.f32 %f1137, 0f3F317218;
fma.rn.f32 %f1248, %f1116, %f1137, %f1136;
bra.uni BB190_112;

BB190_108:
setp.lt.f32	%p105, %f141, 0f00800000;
mul.f32 %f1085, %f141, 0f4B000000;
selp.f32	%f143, %f1085, %f141, %p105;
selp.f32	%f1086, 0fC1B80000, 0f00000000, %p105;
mov.b32 %r118, %f143;
add.s32 %r119, %r118, -1059760811;
and.b32 %r120, %r119, -8388608;
sub.s32 %r121, %r118, %r120;
mov.b32 %f1087, %r121;
cvt.rn.f32.s32	%f1088, %r120;
mov.f32 %f1089, 0f34000000;
fma.rn.f32 %f1090, %f1088, %f1089, %f1086;
add.f32 %f1091, %f1087, 0fBF800000;
mov.f32 %f1092, 0f3E1039F6;
mov.f32 %f1093, 0fBE055027;
fma.rn.f32 %f1094, %f1093, %f1091, %f1092;
mov.f32 %f1095, 0fBDF8CDCC;
fma.rn.f32 %f1096, %f1094, %f1091, %f1095;
mov.f32 %f1097, 0f3E0F2955;
fma.rn.f32 %f1098, %f1096, %f1091, %f1097;
mov.f32 %f1099, 0fBE2AD8B9;
fma.rn.f32 %f1100, %f1098, %f1091, %f1099;
mov.f32 %f1101, 0f3E4CED0B;
fma.rn.f32 %f1102, %f1100, %f1091, %f1101;
mov.f32 %f1103, 0fBE7FFF22;
fma.rn.f32 %f1104, %f1102, %f1091, %f1103;
mov.f32 %f1105, 0f3EAAAA78;
fma.rn.f32 %f1106, %f1104, %f1091, %f1105;
mov.f32 %f1107, 0fBF000000;
fma.rn.f32 %f1108, %f1106, %f1091, %f1107;
mul.f32 %f1109, %f1091, %f1108;
fma.rn.f32 %f1110, %f1109, %f1091, %f1091;
mov.f32 %f1111, 0f3F317218;
fma.rn.f32 %f1247, %f1090, %f1111, %f1110;
setp.lt.u32	%p106, %r118, 2139095040;
@%p106 bra BB190_110;

mov.f32 %f1112, 0f7F800000;
fma.rn.f32 %f1247, %f143, %f1112, %f1112;

BB190_110:
setp.eq.f32	%p107, %f143, 0f00000000;
selp.f32	%f1248, 0fFF800000, %f1247, %p107;

BB190_112:
mov.f32 %f1138, 0f3F800000;
sub.f32 %f150, %f1138, %f141;
setp.eq.f32	%p108, %f150, 0f00000000;
@%p108 bra BB190_116;
bra.uni BB190_113;

BB190_116:
mov.f32 %f1167, 0f00000000;
mov.f32 %f1168, 0f34000000;
mov.f32 %f1169, 0fCDA00000;
fma.rn.f32 %f1170, %f1169, %f1168, %f1167;
mov.f32 %f1171, 0f3E1039F6;
mov.f32 %f1172, 0f3DCBCCC0;
mov.f32 %f1173, 0fBE055027;
fma.rn.f32 %f1174, %f1173, %f1172, %f1171;
mov.f32 %f1175, 0fBDF8CDCC;
fma.rn.f32 %f1176, %f1174, %f1172, %f1175;
mov.f32 %f1177, 0f3E0F2955;
fma.rn.f32 %f1178, %f1176, %f1172, %f1177;
mov.f32 %f1179, 0fBE2AD8B9;
fma.rn.f32 %f1180, %f1178, %f1172, %f1179;
mov.f32 %f1181, 0f3E4CED0B;
fma.rn.f32 %f1182, %f1180, %f1172, %f1181;
mov.f32 %f1183, 0fBE7FFF22;
fma.rn.f32 %f1184, %f1182, %f1172, %f1183;
mov.f32 %f1185, 0f3EAAAA78;
fma.rn.f32 %f1186, %f1184, %f1172, %f1185;
mov.f32 %f1187, 0fBF000000;
fma.rn.f32 %f1188, %f1186, %f1172, %f1187;
mul.f32 %f1189, %f1188, 0f3DCBCCC0;
fma.rn.f32 %f1190, %f1189, %f1172, %f1172;
mov.f32 %f1191, 0f3F317218;
fma.rn.f32 %f1250, %f1170, %f1191, %f1190;
bra.uni BB190_117;

BB190_113:
setp.lt.f32	%p109, %f150, 0f00800000;
mul.f32 %f1139, %f150, 0f4B000000;
selp.f32	%f151, %f1139, %f150, %p109;
selp.f32	%f1140, 0fC1B80000, 0f00000000, %p109;
mov.b32 %r122, %f151;
add.s32 %r123, %r122, -1059760811;
and.b32 %r124, %r123, -8388608;
sub.s32 %r125, %r122, %r124;
mov.b32 %f1141, %r125;
cvt.rn.f32.s32	%f1142, %r124;
mov.f32 %f1143, 0f34000000;
fma.rn.f32 %f1144, %f1142, %f1143, %f1140;
add.f32 %f1145, %f1141, 0fBF800000;
mov.f32 %f1146, 0f3E1039F6;
mov.f32 %f1147, 0fBE055027;
fma.rn.f32 %f1148, %f1147, %f1145, %f1146;
mov.f32 %f1149, 0fBDF8CDCC;
fma.rn.f32 %f1150, %f1148, %f1145, %f1149;
mov.f32 %f1151, 0f3E0F2955;
fma.rn.f32 %f1152, %f1150, %f1145, %f1151;
mov.f32 %f1153, 0fBE2AD8B9;
fma.rn.f32 %f1154, %f1152, %f1145, %f1153;
mov.f32 %f1155, 0f3E4CED0B;
fma.rn.f32 %f1156, %f1154, %f1145, %f1155;
mov.f32 %f1157, 0fBE7FFF22;
fma.rn.f32 %f1158, %f1156, %f1145, %f1157;
mov.f32 %f1159, 0f3EAAAA78;
fma.rn.f32 %f1160, %f1158, %f1145, %f1159;
mov.f32 %f1161, 0fBF000000;
fma.rn.f32 %f1162, %f1160, %f1145, %f1161;
mul.f32 %f1163, %f1145, %f1162;
fma.rn.f32 %f1164, %f1163, %f1145, %f1145;
mov.f32 %f1165, 0f3F317218;
fma.rn.f32 %f1249, %f1144, %f1165, %f1164;
setp.lt.u32	%p110, %r122, 2139095040;
@%p110 bra BB190_115;

mov.f32 %f1166, 0f7F800000;
fma.rn.f32 %f1249, %f151, %f1166, %f1166;

BB190_115:
setp.eq.f32	%p111, %f151, 0f00000000;
selp.f32	%f1250, 0fFF800000, %f1249, %p111;

BB190_117:
mov.f32 %f1214, 0f3F800000;
sub.f32 %f1193, %f1214, %f142;
mul.f32 %f1194, %f1193, %f1250;
fma.rn.f32 %f1195, %f142, %f1248, %f1194;
neg.f32 %f1196, %f1195;
st.local.f32 [%rd31], %f1196;
add.s32 %r141, %r141, 1;

BB190_118:
mov.u32 %r13, %r141;
add.s32 %r14, %r10, 128;
add.s64 %rd32, %rd31, 4;
add.s64 %rd269, %rd269, -128;
add.s32 %r133, %r133, 1;
setp.ne.s32	%p112, %r133, 0;
mov.u64 %rd270, %rd32;
mov.u32 %r134, %r14;
mov.u32 %r139, %r13;
mov.u32 %r140, %r13;
@%p112 bra BB190_104;
bra.uni BB190_119;

BB190_19:
mul.wide.s32 %rd131, %r2, 4;
add.s64 %rd28, %rd267, %rd131;
add.s64 %rd29, %rd266, %rd131;
ld.global.f32 %f22, [%rd28];
ld.global.f32 %f23, [%rd29];
setp.le.f32	%p23, %f22, 0f3F800000;
setp.ge.f32	%p24, %f22, 0f00000000;
and.pred %p25, %p24, %p23;
@%p25 bra BB190_21;

mov.u64 %rd132, $str2;
cvta.global.u64 %rd133, %rd132;
mov.u64 %rd134, $str1;
cvta.global.u64 %rd135, %rd134;
mov.u64 %rd136, __T223;
cvta.global.u64 %rd137, %rd136;
mov.u32 %r53, 42;
mov.u64 %rd138, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd135;
.param .b32 param2;
st.param.b32	[param2+0], %r53;
.param .b64 param3;
st.param.b64	[param3+0], %rd137;
.param .b64 param4;
st.param.b64	[param4+0], %rd138;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_21:
setp.eq.f32	%p26, %f22, 0f00000000;
@%p26 bra BB190_25;
bra.uni BB190_22;

BB190_25:
mov.f32 %f329, 0f00000000;
mov.f32 %f330, 0f34000000;
mov.f32 %f331, 0fCDA00000;
fma.rn.f32 %f332, %f331, %f330, %f329;
mov.f32 %f333, 0f3E1039F6;
mov.f32 %f334, 0f3DCBCCC0;
mov.f32 %f335, 0fBE055027;
fma.rn.f32 %f336, %f335, %f334, %f333;
mov.f32 %f337, 0fBDF8CDCC;
fma.rn.f32 %f338, %f336, %f334, %f337;
mov.f32 %f339, 0f3E0F2955;
fma.rn.f32 %f340, %f338, %f334, %f339;
mov.f32 %f341, 0fBE2AD8B9;
fma.rn.f32 %f342, %f340, %f334, %f341;
mov.f32 %f343, 0f3E4CED0B;
fma.rn.f32 %f344, %f342, %f334, %f343;
mov.f32 %f345, 0fBE7FFF22;
fma.rn.f32 %f346, %f344, %f334, %f345;
mov.f32 %f347, 0f3EAAAA78;
fma.rn.f32 %f348, %f346, %f334, %f347;
mov.f32 %f349, 0fBF000000;
fma.rn.f32 %f350, %f348, %f334, %f349;
mul.f32 %f351, %f350, 0f3DCBCCC0;
fma.rn.f32 %f352, %f351, %f334, %f334;
mov.f32 %f353, 0f3F317218;
fma.rn.f32 %f1220, %f332, %f353, %f352;
bra.uni BB190_26;

BB190_22:
setp.lt.f32	%p27, %f22, 0f00800000;
mul.f32 %f301, %f22, 0f4B000000;
selp.f32	%f24, %f301, %f22, %p27;
selp.f32	%f302, 0fC1B80000, 0f00000000, %p27;
mov.b32 %r54, %f24;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f303, %r57;
cvt.rn.f32.s32	%f304, %r56;
mov.f32 %f305, 0f34000000;
fma.rn.f32 %f306, %f304, %f305, %f302;
add.f32 %f307, %f303, 0fBF800000;
mov.f32 %f308, 0f3E1039F6;
mov.f32 %f309, 0fBE055027;
fma.rn.f32 %f310, %f309, %f307, %f308;
mov.f32 %f311, 0fBDF8CDCC;
fma.rn.f32 %f312, %f310, %f307, %f311;
mov.f32 %f313, 0f3E0F2955;
fma.rn.f32 %f314, %f312, %f307, %f313;
mov.f32 %f315, 0fBE2AD8B9;
fma.rn.f32 %f316, %f314, %f307, %f315;
mov.f32 %f317, 0f3E4CED0B;
fma.rn.f32 %f318, %f316, %f307, %f317;
mov.f32 %f319, 0fBE7FFF22;
fma.rn.f32 %f320, %f318, %f307, %f319;
mov.f32 %f321, 0f3EAAAA78;
fma.rn.f32 %f322, %f320, %f307, %f321;
mov.f32 %f323, 0fBF000000;
fma.rn.f32 %f324, %f322, %f307, %f323;
mul.f32 %f325, %f307, %f324;
fma.rn.f32 %f326, %f325, %f307, %f307;
mov.f32 %f327, 0f3F317218;
fma.rn.f32 %f1219, %f306, %f327, %f326;
setp.lt.u32	%p28, %r54, 2139095040;
@%p28 bra BB190_24;

mov.f32 %f328, 0f7F800000;
fma.rn.f32 %f1219, %f24, %f328, %f328;

BB190_24:
setp.eq.f32	%p29, %f24, 0f00000000;
selp.f32	%f1220, 0fFF800000, %f1219, %p29;

BB190_26:
mov.f32 %f354, 0f3F800000;
sub.f32 %f31, %f354, %f22;
setp.eq.f32	%p30, %f31, 0f00000000;
@%p30 bra BB190_30;
bra.uni BB190_27;

BB190_30:
mov.f32 %f383, 0f00000000;
mov.f32 %f384, 0f34000000;
mov.f32 %f385, 0fCDA00000;
fma.rn.f32 %f386, %f385, %f384, %f383;
mov.f32 %f387, 0f3E1039F6;
mov.f32 %f388, 0f3DCBCCC0;
mov.f32 %f389, 0fBE055027;
fma.rn.f32 %f390, %f389, %f388, %f387;
mov.f32 %f391, 0fBDF8CDCC;
fma.rn.f32 %f392, %f390, %f388, %f391;
mov.f32 %f393, 0f3E0F2955;
fma.rn.f32 %f394, %f392, %f388, %f393;
mov.f32 %f395, 0fBE2AD8B9;
fma.rn.f32 %f396, %f394, %f388, %f395;
mov.f32 %f397, 0f3E4CED0B;
fma.rn.f32 %f398, %f396, %f388, %f397;
mov.f32 %f399, 0fBE7FFF22;
fma.rn.f32 %f400, %f398, %f388, %f399;
mov.f32 %f401, 0f3EAAAA78;
fma.rn.f32 %f402, %f400, %f388, %f401;
mov.f32 %f403, 0fBF000000;
fma.rn.f32 %f404, %f402, %f388, %f403;
mul.f32 %f405, %f404, 0f3DCBCCC0;
fma.rn.f32 %f406, %f405, %f388, %f388;
mov.f32 %f407, 0f3F317218;
fma.rn.f32 %f1222, %f386, %f407, %f406;
bra.uni BB190_31;

BB190_27:
setp.lt.f32	%p31, %f31, 0f00800000;
mul.f32 %f355, %f31, 0f4B000000;
selp.f32	%f32, %f355, %f31, %p31;
selp.f32	%f356, 0fC1B80000, 0f00000000, %p31;
mov.b32 %r58, %f32;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f357, %r61;
cvt.rn.f32.s32	%f358, %r60;
mov.f32 %f359, 0f34000000;
fma.rn.f32 %f360, %f358, %f359, %f356;
add.f32 %f361, %f357, 0fBF800000;
mov.f32 %f362, 0f3E1039F6;
mov.f32 %f363, 0fBE055027;
fma.rn.f32 %f364, %f363, %f361, %f362;
mov.f32 %f365, 0fBDF8CDCC;
fma.rn.f32 %f366, %f364, %f361, %f365;
mov.f32 %f367, 0f3E0F2955;
fma.rn.f32 %f368, %f366, %f361, %f367;
mov.f32 %f369, 0fBE2AD8B9;
fma.rn.f32 %f370, %f368, %f361, %f369;
mov.f32 %f371, 0f3E4CED0B;
fma.rn.f32 %f372, %f370, %f361, %f371;
mov.f32 %f373, 0fBE7FFF22;
fma.rn.f32 %f374, %f372, %f361, %f373;
mov.f32 %f375, 0f3EAAAA78;
fma.rn.f32 %f376, %f374, %f361, %f375;
mov.f32 %f377, 0fBF000000;
fma.rn.f32 %f378, %f376, %f361, %f377;
mul.f32 %f379, %f361, %f378;
fma.rn.f32 %f380, %f379, %f361, %f361;
mov.f32 %f381, 0f3F317218;
fma.rn.f32 %f1221, %f360, %f381, %f380;
setp.lt.u32	%p32, %r58, 2139095040;
@%p32 bra BB190_29;

mov.f32 %f382, 0f7F800000;
fma.rn.f32 %f1221, %f32, %f382, %f382;

BB190_29:
setp.eq.f32	%p33, %f32, 0f00000000;
selp.f32	%f1222, 0fFF800000, %f1221, %p33;

BB190_31:
sub.f32 %f409, %f354, %f23;
mul.f32 %f410, %f409, %f1222;
fma.rn.f32 %f411, %f23, %f1220, %f410;
neg.f32 %f412, %f411;
st.local.f32 [%rd26], %f412;
ld.global.f32 %f39, [%rd29+512];
ld.global.f32 %f40, [%rd28+512];
setp.le.f32	%p34, %f40, 0f3F800000;
setp.ge.f32	%p35, %f40, 0f00000000;
and.pred %p36, %p35, %p34;
@%p36 bra BB190_33;

mov.u64 %rd139, $str2;
cvta.global.u64 %rd140, %rd139;
mov.u64 %rd141, $str1;
cvta.global.u64 %rd142, %rd141;
mov.u64 %rd143, __T223;
cvta.global.u64 %rd144, %rd143;
mov.u32 %r62, 42;
mov.u64 %rd145, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd140;
.param .b64 param1;
st.param.b64	[param1+0], %rd142;
.param .b32 param2;
st.param.b32	[param2+0], %r62;
.param .b64 param3;
st.param.b64	[param3+0], %rd144;
.param .b64 param4;
st.param.b64	[param4+0], %rd145;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_33:
setp.eq.f32	%p37, %f40, 0f00000000;
@%p37 bra BB190_37;
bra.uni BB190_34;

BB190_37:
mov.f32 %f441, 0f00000000;
mov.f32 %f442, 0f34000000;
mov.f32 %f443, 0fCDA00000;
fma.rn.f32 %f444, %f443, %f442, %f441;
mov.f32 %f445, 0f3E1039F6;
mov.f32 %f446, 0f3DCBCCC0;
mov.f32 %f447, 0fBE055027;
fma.rn.f32 %f448, %f447, %f446, %f445;
mov.f32 %f449, 0fBDF8CDCC;
fma.rn.f32 %f450, %f448, %f446, %f449;
mov.f32 %f451, 0f3E0F2955;
fma.rn.f32 %f452, %f450, %f446, %f451;
mov.f32 %f453, 0fBE2AD8B9;
fma.rn.f32 %f454, %f452, %f446, %f453;
mov.f32 %f455, 0f3E4CED0B;
fma.rn.f32 %f456, %f454, %f446, %f455;
mov.f32 %f457, 0fBE7FFF22;
fma.rn.f32 %f458, %f456, %f446, %f457;
mov.f32 %f459, 0f3EAAAA78;
fma.rn.f32 %f460, %f458, %f446, %f459;
mov.f32 %f461, 0fBF000000;
fma.rn.f32 %f462, %f460, %f446, %f461;
mul.f32 %f463, %f462, 0f3DCBCCC0;
fma.rn.f32 %f464, %f463, %f446, %f446;
mov.f32 %f465, 0f3F317218;
fma.rn.f32 %f1224, %f444, %f465, %f464;
bra.uni BB190_38;

BB190_34:
setp.lt.f32	%p38, %f40, 0f00800000;
mul.f32 %f413, %f40, 0f4B000000;
selp.f32	%f41, %f413, %f40, %p38;
selp.f32	%f414, 0fC1B80000, 0f00000000, %p38;
mov.b32 %r63, %f41;
add.s32 %r64, %r63, -1059760811;
and.b32 %r65, %r64, -8388608;
sub.s32 %r66, %r63, %r65;
mov.b32 %f415, %r66;
cvt.rn.f32.s32	%f416, %r65;
mov.f32 %f417, 0f34000000;
fma.rn.f32 %f418, %f416, %f417, %f414;
add.f32 %f419, %f415, 0fBF800000;
mov.f32 %f420, 0f3E1039F6;
mov.f32 %f421, 0fBE055027;
fma.rn.f32 %f422, %f421, %f419, %f420;
mov.f32 %f423, 0fBDF8CDCC;
fma.rn.f32 %f424, %f422, %f419, %f423;
mov.f32 %f425, 0f3E0F2955;
fma.rn.f32 %f426, %f424, %f419, %f425;
mov.f32 %f427, 0fBE2AD8B9;
fma.rn.f32 %f428, %f426, %f419, %f427;
mov.f32 %f429, 0f3E4CED0B;
fma.rn.f32 %f430, %f428, %f419, %f429;
mov.f32 %f431, 0fBE7FFF22;
fma.rn.f32 %f432, %f430, %f419, %f431;
mov.f32 %f433, 0f3EAAAA78;
fma.rn.f32 %f434, %f432, %f419, %f433;
mov.f32 %f435, 0fBF000000;
fma.rn.f32 %f436, %f434, %f419, %f435;
mul.f32 %f437, %f419, %f436;
fma.rn.f32 %f438, %f437, %f419, %f419;
mov.f32 %f439, 0f3F317218;
fma.rn.f32 %f1223, %f418, %f439, %f438;
setp.lt.u32	%p39, %r63, 2139095040;
@%p39 bra BB190_36;

mov.f32 %f440, 0f7F800000;
fma.rn.f32 %f1223, %f41, %f440, %f440;

BB190_36:
setp.eq.f32	%p40, %f41, 0f00000000;
selp.f32	%f1224, 0fFF800000, %f1223, %p40;

BB190_38:
sub.f32 %f48, %f354, %f40;
setp.eq.f32	%p41, %f48, 0f00000000;
@%p41 bra BB190_42;
bra.uni BB190_39;

BB190_42:
mov.f32 %f495, 0f00000000;
mov.f32 %f496, 0f34000000;
mov.f32 %f497, 0fCDA00000;
fma.rn.f32 %f498, %f497, %f496, %f495;
mov.f32 %f499, 0f3E1039F6;
mov.f32 %f500, 0f3DCBCCC0;
mov.f32 %f501, 0fBE055027;
fma.rn.f32 %f502, %f501, %f500, %f499;
mov.f32 %f503, 0fBDF8CDCC;
fma.rn.f32 %f504, %f502, %f500, %f503;
mov.f32 %f505, 0f3E0F2955;
fma.rn.f32 %f506, %f504, %f500, %f505;
mov.f32 %f507, 0fBE2AD8B9;
fma.rn.f32 %f508, %f506, %f500, %f507;
mov.f32 %f509, 0f3E4CED0B;
fma.rn.f32 %f510, %f508, %f500, %f509;
mov.f32 %f511, 0fBE7FFF22;
fma.rn.f32 %f512, %f510, %f500, %f511;
mov.f32 %f513, 0f3EAAAA78;
fma.rn.f32 %f514, %f512, %f500, %f513;
mov.f32 %f515, 0fBF000000;
fma.rn.f32 %f516, %f514, %f500, %f515;
mul.f32 %f517, %f516, 0f3DCBCCC0;
fma.rn.f32 %f518, %f517, %f500, %f500;
mov.f32 %f519, 0f3F317218;
fma.rn.f32 %f1226, %f498, %f519, %f518;
bra.uni BB190_43;

BB190_39:
setp.lt.f32	%p42, %f48, 0f00800000;
mul.f32 %f467, %f48, 0f4B000000;
selp.f32	%f49, %f467, %f48, %p42;
selp.f32	%f468, 0fC1B80000, 0f00000000, %p42;
mov.b32 %r67, %f49;
add.s32 %r68, %r67, -1059760811;
and.b32 %r69, %r68, -8388608;
sub.s32 %r70, %r67, %r69;
mov.b32 %f469, %r70;
cvt.rn.f32.s32	%f470, %r69;
mov.f32 %f471, 0f34000000;
fma.rn.f32 %f472, %f470, %f471, %f468;
add.f32 %f473, %f469, 0fBF800000;
mov.f32 %f474, 0f3E1039F6;
mov.f32 %f475, 0fBE055027;
fma.rn.f32 %f476, %f475, %f473, %f474;
mov.f32 %f477, 0fBDF8CDCC;
fma.rn.f32 %f478, %f476, %f473, %f477;
mov.f32 %f479, 0f3E0F2955;
fma.rn.f32 %f480, %f478, %f473, %f479;
mov.f32 %f481, 0fBE2AD8B9;
fma.rn.f32 %f482, %f480, %f473, %f481;
mov.f32 %f483, 0f3E4CED0B;
fma.rn.f32 %f484, %f482, %f473, %f483;
mov.f32 %f485, 0fBE7FFF22;
fma.rn.f32 %f486, %f484, %f473, %f485;
mov.f32 %f487, 0f3EAAAA78;
fma.rn.f32 %f488, %f486, %f473, %f487;
mov.f32 %f489, 0fBF000000;
fma.rn.f32 %f490, %f488, %f473, %f489;
mul.f32 %f491, %f473, %f490;
fma.rn.f32 %f492, %f491, %f473, %f473;
mov.f32 %f493, 0f3F317218;
fma.rn.f32 %f1225, %f472, %f493, %f492;
setp.lt.u32	%p43, %r67, 2139095040;
@%p43 bra BB190_41;

mov.f32 %f494, 0f7F800000;
fma.rn.f32 %f1225, %f49, %f494, %f494;

BB190_41:
setp.eq.f32	%p44, %f49, 0f00000000;
selp.f32	%f1226, 0fFF800000, %f1225, %p44;

BB190_43:
sub.f32 %f521, %f354, %f39;
mul.f32 %f522, %f521, %f1226;
fma.rn.f32 %f523, %f39, %f1224, %f522;
neg.f32 %f524, %f523;
st.local.f32 [%rd26+4], %f524;
ld.global.f32 %f56, [%rd29+1024];
ld.global.f32 %f57, [%rd28+1024];
setp.le.f32	%p45, %f57, 0f3F800000;
setp.ge.f32	%p46, %f57, 0f00000000;
and.pred %p47, %p46, %p45;
@%p47 bra BB190_45;

mov.u64 %rd146, $str2;
cvta.global.u64 %rd147, %rd146;
mov.u64 %rd148, $str1;
cvta.global.u64 %rd149, %rd148;
mov.u64 %rd150, __T223;
cvta.global.u64 %rd151, %rd150;
mov.u32 %r71, 42;
mov.u64 %rd152, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd147;
.param .b64 param1;
st.param.b64	[param1+0], %rd149;
.param .b32 param2;
st.param.b32	[param2+0], %r71;
.param .b64 param3;
st.param.b64	[param3+0], %rd151;
.param .b64 param4;
st.param.b64	[param4+0], %rd152;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_45:
setp.eq.f32	%p48, %f57, 0f00000000;
@%p48 bra BB190_49;
bra.uni BB190_46;

BB190_49:
mov.f32 %f553, 0f00000000;
mov.f32 %f554, 0f34000000;
mov.f32 %f555, 0fCDA00000;
fma.rn.f32 %f556, %f555, %f554, %f553;
mov.f32 %f557, 0f3E1039F6;
mov.f32 %f558, 0f3DCBCCC0;
mov.f32 %f559, 0fBE055027;
fma.rn.f32 %f560, %f559, %f558, %f557;
mov.f32 %f561, 0fBDF8CDCC;
fma.rn.f32 %f562, %f560, %f558, %f561;
mov.f32 %f563, 0f3E0F2955;
fma.rn.f32 %f564, %f562, %f558, %f563;
mov.f32 %f565, 0fBE2AD8B9;
fma.rn.f32 %f566, %f564, %f558, %f565;
mov.f32 %f567, 0f3E4CED0B;
fma.rn.f32 %f568, %f566, %f558, %f567;
mov.f32 %f569, 0fBE7FFF22;
fma.rn.f32 %f570, %f568, %f558, %f569;
mov.f32 %f571, 0f3EAAAA78;
fma.rn.f32 %f572, %f570, %f558, %f571;
mov.f32 %f573, 0fBF000000;
fma.rn.f32 %f574, %f572, %f558, %f573;
mul.f32 %f575, %f574, 0f3DCBCCC0;
fma.rn.f32 %f576, %f575, %f558, %f558;
mov.f32 %f577, 0f3F317218;
fma.rn.f32 %f1228, %f556, %f577, %f576;
bra.uni BB190_50;

BB190_46:
setp.lt.f32	%p49, %f57, 0f00800000;
mul.f32 %f525, %f57, 0f4B000000;
selp.f32	%f58, %f525, %f57, %p49;
selp.f32	%f526, 0fC1B80000, 0f00000000, %p49;
mov.b32 %r72, %f58;
add.s32 %r73, %r72, -1059760811;
and.b32 %r74, %r73, -8388608;
sub.s32 %r75, %r72, %r74;
mov.b32 %f527, %r75;
cvt.rn.f32.s32	%f528, %r74;
mov.f32 %f529, 0f34000000;
fma.rn.f32 %f530, %f528, %f529, %f526;
add.f32 %f531, %f527, 0fBF800000;
mov.f32 %f532, 0f3E1039F6;
mov.f32 %f533, 0fBE055027;
fma.rn.f32 %f534, %f533, %f531, %f532;
mov.f32 %f535, 0fBDF8CDCC;
fma.rn.f32 %f536, %f534, %f531, %f535;
mov.f32 %f537, 0f3E0F2955;
fma.rn.f32 %f538, %f536, %f531, %f537;
mov.f32 %f539, 0fBE2AD8B9;
fma.rn.f32 %f540, %f538, %f531, %f539;
mov.f32 %f541, 0f3E4CED0B;
fma.rn.f32 %f542, %f540, %f531, %f541;
mov.f32 %f543, 0fBE7FFF22;
fma.rn.f32 %f544, %f542, %f531, %f543;
mov.f32 %f545, 0f3EAAAA78;
fma.rn.f32 %f546, %f544, %f531, %f545;
mov.f32 %f547, 0fBF000000;
fma.rn.f32 %f548, %f546, %f531, %f547;
mul.f32 %f549, %f531, %f548;
fma.rn.f32 %f550, %f549, %f531, %f531;
mov.f32 %f551, 0f3F317218;
fma.rn.f32 %f1227, %f530, %f551, %f550;
setp.lt.u32	%p50, %r72, 2139095040;
@%p50 bra BB190_48;

mov.f32 %f552, 0f7F800000;
fma.rn.f32 %f1227, %f58, %f552, %f552;

BB190_48:
setp.eq.f32	%p51, %f58, 0f00000000;
selp.f32	%f1228, 0fFF800000, %f1227, %p51;

BB190_50:
sub.f32 %f65, %f354, %f57;
setp.eq.f32	%p52, %f65, 0f00000000;
@%p52 bra BB190_54;
bra.uni BB190_51;

BB190_54:
mov.f32 %f607, 0f00000000;
mov.f32 %f608, 0f34000000;
mov.f32 %f609, 0fCDA00000;
fma.rn.f32 %f610, %f609, %f608, %f607;
mov.f32 %f611, 0f3E1039F6;
mov.f32 %f612, 0f3DCBCCC0;
mov.f32 %f613, 0fBE055027;
fma.rn.f32 %f614, %f613, %f612, %f611;
mov.f32 %f615, 0fBDF8CDCC;
fma.rn.f32 %f616, %f614, %f612, %f615;
mov.f32 %f617, 0f3E0F2955;
fma.rn.f32 %f618, %f616, %f612, %f617;
mov.f32 %f619, 0fBE2AD8B9;
fma.rn.f32 %f620, %f618, %f612, %f619;
mov.f32 %f621, 0f3E4CED0B;
fma.rn.f32 %f622, %f620, %f612, %f621;
mov.f32 %f623, 0fBE7FFF22;
fma.rn.f32 %f624, %f622, %f612, %f623;
mov.f32 %f625, 0f3EAAAA78;
fma.rn.f32 %f626, %f624, %f612, %f625;
mov.f32 %f627, 0fBF000000;
fma.rn.f32 %f628, %f626, %f612, %f627;
mul.f32 %f629, %f628, 0f3DCBCCC0;
fma.rn.f32 %f630, %f629, %f612, %f612;
mov.f32 %f631, 0f3F317218;
fma.rn.f32 %f1230, %f610, %f631, %f630;
bra.uni BB190_55;

BB190_51:
setp.lt.f32	%p53, %f65, 0f00800000;
mul.f32 %f579, %f65, 0f4B000000;
selp.f32	%f66, %f579, %f65, %p53;
selp.f32	%f580, 0fC1B80000, 0f00000000, %p53;
mov.b32 %r76, %f66;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f581, %r79;
cvt.rn.f32.s32	%f582, %r78;
mov.f32 %f583, 0f34000000;
fma.rn.f32 %f584, %f582, %f583, %f580;
add.f32 %f585, %f581, 0fBF800000;
mov.f32 %f586, 0f3E1039F6;
mov.f32 %f587, 0fBE055027;
fma.rn.f32 %f588, %f587, %f585, %f586;
mov.f32 %f589, 0fBDF8CDCC;
fma.rn.f32 %f590, %f588, %f585, %f589;
mov.f32 %f591, 0f3E0F2955;
fma.rn.f32 %f592, %f590, %f585, %f591;
mov.f32 %f593, 0fBE2AD8B9;
fma.rn.f32 %f594, %f592, %f585, %f593;
mov.f32 %f595, 0f3E4CED0B;
fma.rn.f32 %f596, %f594, %f585, %f595;
mov.f32 %f597, 0fBE7FFF22;
fma.rn.f32 %f598, %f596, %f585, %f597;
mov.f32 %f599, 0f3EAAAA78;
fma.rn.f32 %f600, %f598, %f585, %f599;
mov.f32 %f601, 0fBF000000;
fma.rn.f32 %f602, %f600, %f585, %f601;
mul.f32 %f603, %f585, %f602;
fma.rn.f32 %f604, %f603, %f585, %f585;
mov.f32 %f605, 0f3F317218;
fma.rn.f32 %f1229, %f584, %f605, %f604;
setp.lt.u32	%p54, %r76, 2139095040;
@%p54 bra BB190_53;

mov.f32 %f606, 0f7F800000;
fma.rn.f32 %f1229, %f66, %f606, %f606;

BB190_53:
setp.eq.f32	%p55, %f66, 0f00000000;
selp.f32	%f1230, 0fFF800000, %f1229, %p55;

BB190_55:
sub.f32 %f633, %f354, %f56;
mul.f32 %f634, %f633, %f1230;
fma.rn.f32 %f635, %f56, %f1228, %f634;
neg.f32 %f636, %f635;
st.local.f32 [%rd26+8], %f636;
ld.global.f32 %f73, [%rd29+1536];
ld.global.f32 %f74, [%rd28+1536];
setp.le.f32	%p56, %f74, 0f3F800000;
setp.ge.f32	%p57, %f74, 0f00000000;
and.pred %p58, %p57, %p56;
@%p58 bra BB190_57;

mov.u64 %rd153, $str2;
cvta.global.u64 %rd154, %rd153;
mov.u64 %rd155, $str1;
cvta.global.u64 %rd156, %rd155;
mov.u64 %rd157, __T223;
cvta.global.u64 %rd158, %rd157;
mov.u32 %r80, 42;
mov.u64 %rd159, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd154;
.param .b64 param1;
st.param.b64	[param1+0], %rd156;
.param .b32 param2;
st.param.b32	[param2+0], %r80;
.param .b64 param3;
st.param.b64	[param3+0], %rd158;
.param .b64 param4;
st.param.b64	[param4+0], %rd159;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_57:
setp.eq.f32	%p59, %f74, 0f00000000;
@%p59 bra BB190_61;
bra.uni BB190_58;

BB190_61:
mov.f32 %f665, 0f00000000;
mov.f32 %f666, 0f34000000;
mov.f32 %f667, 0fCDA00000;
fma.rn.f32 %f668, %f667, %f666, %f665;
mov.f32 %f669, 0f3E1039F6;
mov.f32 %f670, 0f3DCBCCC0;
mov.f32 %f671, 0fBE055027;
fma.rn.f32 %f672, %f671, %f670, %f669;
mov.f32 %f673, 0fBDF8CDCC;
fma.rn.f32 %f674, %f672, %f670, %f673;
mov.f32 %f675, 0f3E0F2955;
fma.rn.f32 %f676, %f674, %f670, %f675;
mov.f32 %f677, 0fBE2AD8B9;
fma.rn.f32 %f678, %f676, %f670, %f677;
mov.f32 %f679, 0f3E4CED0B;
fma.rn.f32 %f680, %f678, %f670, %f679;
mov.f32 %f681, 0fBE7FFF22;
fma.rn.f32 %f682, %f680, %f670, %f681;
mov.f32 %f683, 0f3EAAAA78;
fma.rn.f32 %f684, %f682, %f670, %f683;
mov.f32 %f685, 0fBF000000;
fma.rn.f32 %f686, %f684, %f670, %f685;
mul.f32 %f687, %f686, 0f3DCBCCC0;
fma.rn.f32 %f688, %f687, %f670, %f670;
mov.f32 %f689, 0f3F317218;
fma.rn.f32 %f1232, %f668, %f689, %f688;
bra.uni BB190_62;

BB190_58:
setp.lt.f32	%p60, %f74, 0f00800000;
mul.f32 %f637, %f74, 0f4B000000;
selp.f32	%f75, %f637, %f74, %p60;
selp.f32	%f638, 0fC1B80000, 0f00000000, %p60;
mov.b32 %r81, %f75;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f639, %r84;
cvt.rn.f32.s32	%f640, %r83;
mov.f32 %f641, 0f34000000;
fma.rn.f32 %f642, %f640, %f641, %f638;
add.f32 %f643, %f639, 0fBF800000;
mov.f32 %f644, 0f3E1039F6;
mov.f32 %f645, 0fBE055027;
fma.rn.f32 %f646, %f645, %f643, %f644;
mov.f32 %f647, 0fBDF8CDCC;
fma.rn.f32 %f648, %f646, %f643, %f647;
mov.f32 %f649, 0f3E0F2955;
fma.rn.f32 %f650, %f648, %f643, %f649;
mov.f32 %f651, 0fBE2AD8B9;
fma.rn.f32 %f652, %f650, %f643, %f651;
mov.f32 %f653, 0f3E4CED0B;
fma.rn.f32 %f654, %f652, %f643, %f653;
mov.f32 %f655, 0fBE7FFF22;
fma.rn.f32 %f656, %f654, %f643, %f655;
mov.f32 %f657, 0f3EAAAA78;
fma.rn.f32 %f658, %f656, %f643, %f657;
mov.f32 %f659, 0fBF000000;
fma.rn.f32 %f660, %f658, %f643, %f659;
mul.f32 %f661, %f643, %f660;
fma.rn.f32 %f662, %f661, %f643, %f643;
mov.f32 %f663, 0f3F317218;
fma.rn.f32 %f1231, %f642, %f663, %f662;
setp.lt.u32	%p61, %r81, 2139095040;
@%p61 bra BB190_60;

mov.f32 %f664, 0f7F800000;
fma.rn.f32 %f1231, %f75, %f664, %f664;

BB190_60:
setp.eq.f32	%p62, %f75, 0f00000000;
selp.f32	%f1232, 0fFF800000, %f1231, %p62;

BB190_62:
sub.f32 %f82, %f354, %f74;
setp.eq.f32	%p63, %f82, 0f00000000;
@%p63 bra BB190_66;
bra.uni BB190_63;

BB190_66:
mov.f32 %f719, 0f00000000;
mov.f32 %f720, 0f34000000;
mov.f32 %f721, 0fCDA00000;
fma.rn.f32 %f722, %f721, %f720, %f719;
mov.f32 %f723, 0f3E1039F6;
mov.f32 %f724, 0f3DCBCCC0;
mov.f32 %f725, 0fBE055027;
fma.rn.f32 %f726, %f725, %f724, %f723;
mov.f32 %f727, 0fBDF8CDCC;
fma.rn.f32 %f728, %f726, %f724, %f727;
mov.f32 %f729, 0f3E0F2955;
fma.rn.f32 %f730, %f728, %f724, %f729;
mov.f32 %f731, 0fBE2AD8B9;
fma.rn.f32 %f732, %f730, %f724, %f731;
mov.f32 %f733, 0f3E4CED0B;
fma.rn.f32 %f734, %f732, %f724, %f733;
mov.f32 %f735, 0fBE7FFF22;
fma.rn.f32 %f736, %f734, %f724, %f735;
mov.f32 %f737, 0f3EAAAA78;
fma.rn.f32 %f738, %f736, %f724, %f737;
mov.f32 %f739, 0fBF000000;
fma.rn.f32 %f740, %f738, %f724, %f739;
mul.f32 %f741, %f740, 0f3DCBCCC0;
fma.rn.f32 %f742, %f741, %f724, %f724;
mov.f32 %f743, 0f3F317218;
fma.rn.f32 %f1234, %f722, %f743, %f742;
bra.uni BB190_67;

BB190_63:
setp.lt.f32	%p64, %f82, 0f00800000;
mul.f32 %f691, %f82, 0f4B000000;
selp.f32	%f83, %f691, %f82, %p64;
selp.f32	%f692, 0fC1B80000, 0f00000000, %p64;
mov.b32 %r85, %f83;
add.s32 %r86, %r85, -1059760811;
and.b32 %r87, %r86, -8388608;
sub.s32 %r88, %r85, %r87;
mov.b32 %f693, %r88;
cvt.rn.f32.s32	%f694, %r87;
mov.f32 %f695, 0f34000000;
fma.rn.f32 %f696, %f694, %f695, %f692;
add.f32 %f697, %f693, 0fBF800000;
mov.f32 %f698, 0f3E1039F6;
mov.f32 %f699, 0fBE055027;
fma.rn.f32 %f700, %f699, %f697, %f698;
mov.f32 %f701, 0fBDF8CDCC;
fma.rn.f32 %f702, %f700, %f697, %f701;
mov.f32 %f703, 0f3E0F2955;
fma.rn.f32 %f704, %f702, %f697, %f703;
mov.f32 %f705, 0fBE2AD8B9;
fma.rn.f32 %f706, %f704, %f697, %f705;
mov.f32 %f707, 0f3E4CED0B;
fma.rn.f32 %f708, %f706, %f697, %f707;
mov.f32 %f709, 0fBE7FFF22;
fma.rn.f32 %f710, %f708, %f697, %f709;
mov.f32 %f711, 0f3EAAAA78;
fma.rn.f32 %f712, %f710, %f697, %f711;
mov.f32 %f713, 0fBF000000;
fma.rn.f32 %f714, %f712, %f697, %f713;
mul.f32 %f715, %f697, %f714;
fma.rn.f32 %f716, %f715, %f697, %f697;
mov.f32 %f717, 0f3F317218;
fma.rn.f32 %f1233, %f696, %f717, %f716;
setp.lt.u32	%p65, %r85, 2139095040;
@%p65 bra BB190_65;

mov.f32 %f718, 0f7F800000;
fma.rn.f32 %f1233, %f83, %f718, %f718;

BB190_65:
setp.eq.f32	%p66, %f83, 0f00000000;
selp.f32	%f1234, 0fFF800000, %f1233, %p66;

BB190_67:
sub.f32 %f745, %f354, %f73;
mul.f32 %f746, %f745, %f1234;
fma.rn.f32 %f747, %f73, %f1232, %f746;
neg.f32 %f748, %f747;
st.local.f32 [%rd26+12], %f748;
ld.global.f32 %f90, [%rd29+2048];
ld.global.f32 %f91, [%rd28+2048];
setp.le.f32	%p67, %f91, 0f3F800000;
setp.ge.f32	%p68, %f91, 0f00000000;
and.pred %p69, %p68, %p67;
@%p69 bra BB190_69;

mov.u64 %rd160, $str2;
cvta.global.u64 %rd161, %rd160;
mov.u64 %rd162, $str1;
cvta.global.u64 %rd163, %rd162;
mov.u64 %rd164, __T223;
cvta.global.u64 %rd165, %rd164;
mov.u32 %r89, 42;
mov.u64 %rd166, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd161;
.param .b64 param1;
st.param.b64	[param1+0], %rd163;
.param .b32 param2;
st.param.b32	[param2+0], %r89;
.param .b64 param3;
st.param.b64	[param3+0], %rd165;
.param .b64 param4;
st.param.b64	[param4+0], %rd166;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_69:
setp.eq.f32	%p70, %f91, 0f00000000;
@%p70 bra BB190_73;
bra.uni BB190_70;

BB190_73:
mov.f32 %f777, 0f00000000;
mov.f32 %f778, 0f34000000;
mov.f32 %f779, 0fCDA00000;
fma.rn.f32 %f780, %f779, %f778, %f777;
mov.f32 %f781, 0f3E1039F6;
mov.f32 %f782, 0f3DCBCCC0;
mov.f32 %f783, 0fBE055027;
fma.rn.f32 %f784, %f783, %f782, %f781;
mov.f32 %f785, 0fBDF8CDCC;
fma.rn.f32 %f786, %f784, %f782, %f785;
mov.f32 %f787, 0f3E0F2955;
fma.rn.f32 %f788, %f786, %f782, %f787;
mov.f32 %f789, 0fBE2AD8B9;
fma.rn.f32 %f790, %f788, %f782, %f789;
mov.f32 %f791, 0f3E4CED0B;
fma.rn.f32 %f792, %f790, %f782, %f791;
mov.f32 %f793, 0fBE7FFF22;
fma.rn.f32 %f794, %f792, %f782, %f793;
mov.f32 %f795, 0f3EAAAA78;
fma.rn.f32 %f796, %f794, %f782, %f795;
mov.f32 %f797, 0fBF000000;
fma.rn.f32 %f798, %f796, %f782, %f797;
mul.f32 %f799, %f798, 0f3DCBCCC0;
fma.rn.f32 %f800, %f799, %f782, %f782;
mov.f32 %f801, 0f3F317218;
fma.rn.f32 %f1236, %f780, %f801, %f800;
bra.uni BB190_74;

BB190_70:
setp.lt.f32	%p71, %f91, 0f00800000;
mul.f32 %f749, %f91, 0f4B000000;
selp.f32	%f92, %f749, %f91, %p71;
selp.f32	%f750, 0fC1B80000, 0f00000000, %p71;
mov.b32 %r90, %f92;
add.s32 %r91, %r90, -1059760811;
and.b32 %r92, %r91, -8388608;
sub.s32 %r93, %r90, %r92;
mov.b32 %f751, %r93;
cvt.rn.f32.s32	%f752, %r92;
mov.f32 %f753, 0f34000000;
fma.rn.f32 %f754, %f752, %f753, %f750;
add.f32 %f755, %f751, 0fBF800000;
mov.f32 %f756, 0f3E1039F6;
mov.f32 %f757, 0fBE055027;
fma.rn.f32 %f758, %f757, %f755, %f756;
mov.f32 %f759, 0fBDF8CDCC;
fma.rn.f32 %f760, %f758, %f755, %f759;
mov.f32 %f761, 0f3E0F2955;
fma.rn.f32 %f762, %f760, %f755, %f761;
mov.f32 %f763, 0fBE2AD8B9;
fma.rn.f32 %f764, %f762, %f755, %f763;
mov.f32 %f765, 0f3E4CED0B;
fma.rn.f32 %f766, %f764, %f755, %f765;
mov.f32 %f767, 0fBE7FFF22;
fma.rn.f32 %f768, %f766, %f755, %f767;
mov.f32 %f769, 0f3EAAAA78;
fma.rn.f32 %f770, %f768, %f755, %f769;
mov.f32 %f771, 0fBF000000;
fma.rn.f32 %f772, %f770, %f755, %f771;
mul.f32 %f773, %f755, %f772;
fma.rn.f32 %f774, %f773, %f755, %f755;
mov.f32 %f775, 0f3F317218;
fma.rn.f32 %f1235, %f754, %f775, %f774;
setp.lt.u32	%p72, %r90, 2139095040;
@%p72 bra BB190_72;

mov.f32 %f776, 0f7F800000;
fma.rn.f32 %f1235, %f92, %f776, %f776;

BB190_72:
setp.eq.f32	%p73, %f92, 0f00000000;
selp.f32	%f1236, 0fFF800000, %f1235, %p73;

BB190_74:
sub.f32 %f99, %f354, %f91;
setp.eq.f32	%p74, %f99, 0f00000000;
@%p74 bra BB190_78;
bra.uni BB190_75;

BB190_78:
mov.f32 %f831, 0f00000000;
mov.f32 %f832, 0f34000000;
mov.f32 %f833, 0fCDA00000;
fma.rn.f32 %f834, %f833, %f832, %f831;
mov.f32 %f835, 0f3E1039F6;
mov.f32 %f836, 0f3DCBCCC0;
mov.f32 %f837, 0fBE055027;
fma.rn.f32 %f838, %f837, %f836, %f835;
mov.f32 %f839, 0fBDF8CDCC;
fma.rn.f32 %f840, %f838, %f836, %f839;
mov.f32 %f841, 0f3E0F2955;
fma.rn.f32 %f842, %f840, %f836, %f841;
mov.f32 %f843, 0fBE2AD8B9;
fma.rn.f32 %f844, %f842, %f836, %f843;
mov.f32 %f845, 0f3E4CED0B;
fma.rn.f32 %f846, %f844, %f836, %f845;
mov.f32 %f847, 0fBE7FFF22;
fma.rn.f32 %f848, %f846, %f836, %f847;
mov.f32 %f849, 0f3EAAAA78;
fma.rn.f32 %f850, %f848, %f836, %f849;
mov.f32 %f851, 0fBF000000;
fma.rn.f32 %f852, %f850, %f836, %f851;
mul.f32 %f853, %f852, 0f3DCBCCC0;
fma.rn.f32 %f854, %f853, %f836, %f836;
mov.f32 %f855, 0f3F317218;
fma.rn.f32 %f1238, %f834, %f855, %f854;
bra.uni BB190_79;

BB190_75:
setp.lt.f32	%p75, %f99, 0f00800000;
mul.f32 %f803, %f99, 0f4B000000;
selp.f32	%f100, %f803, %f99, %p75;
selp.f32	%f804, 0fC1B80000, 0f00000000, %p75;
mov.b32 %r94, %f100;
add.s32 %r95, %r94, -1059760811;
and.b32 %r96, %r95, -8388608;
sub.s32 %r97, %r94, %r96;
mov.b32 %f805, %r97;
cvt.rn.f32.s32	%f806, %r96;
mov.f32 %f807, 0f34000000;
fma.rn.f32 %f808, %f806, %f807, %f804;
add.f32 %f809, %f805, 0fBF800000;
mov.f32 %f810, 0f3E1039F6;
mov.f32 %f811, 0fBE055027;
fma.rn.f32 %f812, %f811, %f809, %f810;
mov.f32 %f813, 0fBDF8CDCC;
fma.rn.f32 %f814, %f812, %f809, %f813;
mov.f32 %f815, 0f3E0F2955;
fma.rn.f32 %f816, %f814, %f809, %f815;
mov.f32 %f817, 0fBE2AD8B9;
fma.rn.f32 %f818, %f816, %f809, %f817;
mov.f32 %f819, 0f3E4CED0B;
fma.rn.f32 %f820, %f818, %f809, %f819;
mov.f32 %f821, 0fBE7FFF22;
fma.rn.f32 %f822, %f820, %f809, %f821;
mov.f32 %f823, 0f3EAAAA78;
fma.rn.f32 %f824, %f822, %f809, %f823;
mov.f32 %f825, 0fBF000000;
fma.rn.f32 %f826, %f824, %f809, %f825;
mul.f32 %f827, %f809, %f826;
fma.rn.f32 %f828, %f827, %f809, %f809;
mov.f32 %f829, 0f3F317218;
fma.rn.f32 %f1237, %f808, %f829, %f828;
setp.lt.u32	%p76, %r94, 2139095040;
@%p76 bra BB190_77;

mov.f32 %f830, 0f7F800000;
fma.rn.f32 %f1237, %f100, %f830, %f830;

BB190_77:
setp.eq.f32	%p77, %f100, 0f00000000;
selp.f32	%f1238, 0fFF800000, %f1237, %p77;

BB190_79:
sub.f32 %f857, %f354, %f90;
mul.f32 %f858, %f857, %f1238;
fma.rn.f32 %f859, %f90, %f1236, %f858;
neg.f32 %f860, %f859;
st.local.f32 [%rd26+16], %f860;
ld.global.f32 %f107, [%rd29+2560];
ld.global.f32 %f108, [%rd28+2560];
setp.le.f32	%p78, %f108, 0f3F800000;
setp.ge.f32	%p79, %f108, 0f00000000;
and.pred %p80, %p79, %p78;
@%p80 bra BB190_81;

mov.u64 %rd167, $str2;
cvta.global.u64 %rd168, %rd167;
mov.u64 %rd169, $str1;
cvta.global.u64 %rd170, %rd169;
mov.u64 %rd171, __T223;
cvta.global.u64 %rd172, %rd171;
mov.u32 %r98, 42;
mov.u64 %rd173, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd168;
.param .b64 param1;
st.param.b64	[param1+0], %rd170;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd172;
.param .b64 param4;
st.param.b64	[param4+0], %rd173;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_81:
setp.eq.f32	%p81, %f108, 0f00000000;
@%p81 bra BB190_85;
bra.uni BB190_82;

BB190_85:
mov.f32 %f889, 0f00000000;
mov.f32 %f890, 0f34000000;
mov.f32 %f891, 0fCDA00000;
fma.rn.f32 %f892, %f891, %f890, %f889;
mov.f32 %f893, 0f3E1039F6;
mov.f32 %f894, 0f3DCBCCC0;
mov.f32 %f895, 0fBE055027;
fma.rn.f32 %f896, %f895, %f894, %f893;
mov.f32 %f897, 0fBDF8CDCC;
fma.rn.f32 %f898, %f896, %f894, %f897;
mov.f32 %f899, 0f3E0F2955;
fma.rn.f32 %f900, %f898, %f894, %f899;
mov.f32 %f901, 0fBE2AD8B9;
fma.rn.f32 %f902, %f900, %f894, %f901;
mov.f32 %f903, 0f3E4CED0B;
fma.rn.f32 %f904, %f902, %f894, %f903;
mov.f32 %f905, 0fBE7FFF22;
fma.rn.f32 %f906, %f904, %f894, %f905;
mov.f32 %f907, 0f3EAAAA78;
fma.rn.f32 %f908, %f906, %f894, %f907;
mov.f32 %f909, 0fBF000000;
fma.rn.f32 %f910, %f908, %f894, %f909;
mul.f32 %f911, %f910, 0f3DCBCCC0;
fma.rn.f32 %f912, %f911, %f894, %f894;
mov.f32 %f913, 0f3F317218;
fma.rn.f32 %f1240, %f892, %f913, %f912;
bra.uni BB190_86;

BB190_82:
setp.lt.f32	%p82, %f108, 0f00800000;
mul.f32 %f861, %f108, 0f4B000000;
selp.f32	%f109, %f861, %f108, %p82;
selp.f32	%f862, 0fC1B80000, 0f00000000, %p82;
mov.b32 %r99, %f109;
add.s32 %r100, %r99, -1059760811;
and.b32 %r101, %r100, -8388608;
sub.s32 %r102, %r99, %r101;
mov.b32 %f863, %r102;
cvt.rn.f32.s32	%f864, %r101;
mov.f32 %f865, 0f34000000;
fma.rn.f32 %f866, %f864, %f865, %f862;
add.f32 %f867, %f863, 0fBF800000;
mov.f32 %f868, 0f3E1039F6;
mov.f32 %f869, 0fBE055027;
fma.rn.f32 %f870, %f869, %f867, %f868;
mov.f32 %f871, 0fBDF8CDCC;
fma.rn.f32 %f872, %f870, %f867, %f871;
mov.f32 %f873, 0f3E0F2955;
fma.rn.f32 %f874, %f872, %f867, %f873;
mov.f32 %f875, 0fBE2AD8B9;
fma.rn.f32 %f876, %f874, %f867, %f875;
mov.f32 %f877, 0f3E4CED0B;
fma.rn.f32 %f878, %f876, %f867, %f877;
mov.f32 %f879, 0fBE7FFF22;
fma.rn.f32 %f880, %f878, %f867, %f879;
mov.f32 %f881, 0f3EAAAA78;
fma.rn.f32 %f882, %f880, %f867, %f881;
mov.f32 %f883, 0fBF000000;
fma.rn.f32 %f884, %f882, %f867, %f883;
mul.f32 %f885, %f867, %f884;
fma.rn.f32 %f886, %f885, %f867, %f867;
mov.f32 %f887, 0f3F317218;
fma.rn.f32 %f1239, %f866, %f887, %f886;
setp.lt.u32	%p83, %r99, 2139095040;
@%p83 bra BB190_84;

mov.f32 %f888, 0f7F800000;
fma.rn.f32 %f1239, %f109, %f888, %f888;

BB190_84:
setp.eq.f32	%p84, %f109, 0f00000000;
selp.f32	%f1240, 0fFF800000, %f1239, %p84;

BB190_86:
sub.f32 %f116, %f354, %f108;
setp.eq.f32	%p85, %f116, 0f00000000;
@%p85 bra BB190_90;
bra.uni BB190_87;

BB190_90:
mov.f32 %f943, 0f00000000;
mov.f32 %f944, 0f34000000;
mov.f32 %f945, 0fCDA00000;
fma.rn.f32 %f946, %f945, %f944, %f943;
mov.f32 %f947, 0f3E1039F6;
mov.f32 %f948, 0f3DCBCCC0;
mov.f32 %f949, 0fBE055027;
fma.rn.f32 %f950, %f949, %f948, %f947;
mov.f32 %f951, 0fBDF8CDCC;
fma.rn.f32 %f952, %f950, %f948, %f951;
mov.f32 %f953, 0f3E0F2955;
fma.rn.f32 %f954, %f952, %f948, %f953;
mov.f32 %f955, 0fBE2AD8B9;
fma.rn.f32 %f956, %f954, %f948, %f955;
mov.f32 %f957, 0f3E4CED0B;
fma.rn.f32 %f958, %f956, %f948, %f957;
mov.f32 %f959, 0fBE7FFF22;
fma.rn.f32 %f960, %f958, %f948, %f959;
mov.f32 %f961, 0f3EAAAA78;
fma.rn.f32 %f962, %f960, %f948, %f961;
mov.f32 %f963, 0fBF000000;
fma.rn.f32 %f964, %f962, %f948, %f963;
mul.f32 %f965, %f964, 0f3DCBCCC0;
fma.rn.f32 %f966, %f965, %f948, %f948;
mov.f32 %f967, 0f3F317218;
fma.rn.f32 %f1242, %f946, %f967, %f966;
bra.uni BB190_91;

BB190_87:
setp.lt.f32	%p86, %f116, 0f00800000;
mul.f32 %f915, %f116, 0f4B000000;
selp.f32	%f117, %f915, %f116, %p86;
selp.f32	%f916, 0fC1B80000, 0f00000000, %p86;
mov.b32 %r103, %f117;
add.s32 %r104, %r103, -1059760811;
and.b32 %r105, %r104, -8388608;
sub.s32 %r106, %r103, %r105;
mov.b32 %f917, %r106;
cvt.rn.f32.s32	%f918, %r105;
mov.f32 %f919, 0f34000000;
fma.rn.f32 %f920, %f918, %f919, %f916;
add.f32 %f921, %f917, 0fBF800000;
mov.f32 %f922, 0f3E1039F6;
mov.f32 %f923, 0fBE055027;
fma.rn.f32 %f924, %f923, %f921, %f922;
mov.f32 %f925, 0fBDF8CDCC;
fma.rn.f32 %f926, %f924, %f921, %f925;
mov.f32 %f927, 0f3E0F2955;
fma.rn.f32 %f928, %f926, %f921, %f927;
mov.f32 %f929, 0fBE2AD8B9;
fma.rn.f32 %f930, %f928, %f921, %f929;
mov.f32 %f931, 0f3E4CED0B;
fma.rn.f32 %f932, %f930, %f921, %f931;
mov.f32 %f933, 0fBE7FFF22;
fma.rn.f32 %f934, %f932, %f921, %f933;
mov.f32 %f935, 0f3EAAAA78;
fma.rn.f32 %f936, %f934, %f921, %f935;
mov.f32 %f937, 0fBF000000;
fma.rn.f32 %f938, %f936, %f921, %f937;
mul.f32 %f939, %f921, %f938;
fma.rn.f32 %f940, %f939, %f921, %f921;
mov.f32 %f941, 0f3F317218;
fma.rn.f32 %f1241, %f920, %f941, %f940;
setp.lt.u32	%p87, %r103, 2139095040;
@%p87 bra BB190_89;

mov.f32 %f942, 0f7F800000;
fma.rn.f32 %f1241, %f117, %f942, %f942;

BB190_89:
setp.eq.f32	%p88, %f117, 0f00000000;
selp.f32	%f1242, 0fFF800000, %f1241, %p88;

BB190_91:
sub.f32 %f969, %f354, %f107;
mul.f32 %f970, %f969, %f1242;
fma.rn.f32 %f971, %f107, %f1240, %f970;
neg.f32 %f972, %f971;
st.local.f32 [%rd26+20], %f972;
ld.global.f32 %f124, [%rd29+3072];
ld.global.f32 %f125, [%rd28+3072];
setp.le.f32	%p89, %f125, 0f3F800000;
setp.ge.f32	%p90, %f125, 0f00000000;
and.pred %p91, %p90, %p89;
@%p91 bra BB190_93;

mov.u64 %rd174, $str2;
cvta.global.u64 %rd175, %rd174;
mov.u64 %rd176, $str1;
cvta.global.u64 %rd177, %rd176;
mov.u64 %rd178, __T223;
cvta.global.u64 %rd179, %rd178;
mov.u32 %r107, 42;
mov.u64 %rd180, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd175;
.param .b64 param1;
st.param.b64	[param1+0], %rd177;
.param .b32 param2;
st.param.b32	[param2+0], %r107;
.param .b64 param3;
st.param.b64	[param3+0], %rd179;
.param .b64 param4;
st.param.b64	[param4+0], %rd180;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_93:
setp.eq.f32	%p92, %f125, 0f00000000;
@%p92 bra BB190_97;
bra.uni BB190_94;

BB190_97:
mov.f32 %f1001, 0f00000000;
mov.f32 %f1002, 0f34000000;
mov.f32 %f1003, 0fCDA00000;
fma.rn.f32 %f1004, %f1003, %f1002, %f1001;
mov.f32 %f1005, 0f3E1039F6;
mov.f32 %f1006, 0f3DCBCCC0;
mov.f32 %f1007, 0fBE055027;
fma.rn.f32 %f1008, %f1007, %f1006, %f1005;
mov.f32 %f1009, 0fBDF8CDCC;
fma.rn.f32 %f1010, %f1008, %f1006, %f1009;
mov.f32 %f1011, 0f3E0F2955;
fma.rn.f32 %f1012, %f1010, %f1006, %f1011;
mov.f32 %f1013, 0fBE2AD8B9;
fma.rn.f32 %f1014, %f1012, %f1006, %f1013;
mov.f32 %f1015, 0f3E4CED0B;
fma.rn.f32 %f1016, %f1014, %f1006, %f1015;
mov.f32 %f1017, 0fBE7FFF22;
fma.rn.f32 %f1018, %f1016, %f1006, %f1017;
mov.f32 %f1019, 0f3EAAAA78;
fma.rn.f32 %f1020, %f1018, %f1006, %f1019;
mov.f32 %f1021, 0fBF000000;
fma.rn.f32 %f1022, %f1020, %f1006, %f1021;
mul.f32 %f1023, %f1022, 0f3DCBCCC0;
fma.rn.f32 %f1024, %f1023, %f1006, %f1006;
mov.f32 %f1025, 0f3F317218;
fma.rn.f32 %f1244, %f1004, %f1025, %f1024;
bra.uni BB190_98;

BB190_94:
setp.lt.f32	%p93, %f125, 0f00800000;
mul.f32 %f973, %f125, 0f4B000000;
selp.f32	%f126, %f973, %f125, %p93;
selp.f32	%f974, 0fC1B80000, 0f00000000, %p93;
mov.b32 %r108, %f126;
add.s32 %r109, %r108, -1059760811;
and.b32 %r110, %r109, -8388608;
sub.s32 %r111, %r108, %r110;
mov.b32 %f975, %r111;
cvt.rn.f32.s32	%f976, %r110;
mov.f32 %f977, 0f34000000;
fma.rn.f32 %f978, %f976, %f977, %f974;
add.f32 %f979, %f975, 0fBF800000;
mov.f32 %f980, 0f3E1039F6;
mov.f32 %f981, 0fBE055027;
fma.rn.f32 %f982, %f981, %f979, %f980;
mov.f32 %f983, 0fBDF8CDCC;
fma.rn.f32 %f984, %f982, %f979, %f983;
mov.f32 %f985, 0f3E0F2955;
fma.rn.f32 %f986, %f984, %f979, %f985;
mov.f32 %f987, 0fBE2AD8B9;
fma.rn.f32 %f988, %f986, %f979, %f987;
mov.f32 %f989, 0f3E4CED0B;
fma.rn.f32 %f990, %f988, %f979, %f989;
mov.f32 %f991, 0fBE7FFF22;
fma.rn.f32 %f992, %f990, %f979, %f991;
mov.f32 %f993, 0f3EAAAA78;
fma.rn.f32 %f994, %f992, %f979, %f993;
mov.f32 %f995, 0fBF000000;
fma.rn.f32 %f996, %f994, %f979, %f995;
mul.f32 %f997, %f979, %f996;
fma.rn.f32 %f998, %f997, %f979, %f979;
mov.f32 %f999, 0f3F317218;
fma.rn.f32 %f1243, %f978, %f999, %f998;
setp.lt.u32	%p94, %r108, 2139095040;
@%p94 bra BB190_96;

mov.f32 %f1000, 0f7F800000;
fma.rn.f32 %f1243, %f126, %f1000, %f1000;

BB190_96:
setp.eq.f32	%p95, %f126, 0f00000000;
selp.f32	%f1244, 0fFF800000, %f1243, %p95;

BB190_98:
sub.f32 %f133, %f354, %f125;
setp.eq.f32	%p96, %f133, 0f00000000;
@%p96 bra BB190_102;
bra.uni BB190_99;

BB190_102:
mov.f32 %f1055, 0f00000000;
mov.f32 %f1056, 0f34000000;
mov.f32 %f1057, 0fCDA00000;
fma.rn.f32 %f1058, %f1057, %f1056, %f1055;
mov.f32 %f1059, 0f3E1039F6;
mov.f32 %f1060, 0f3DCBCCC0;
mov.f32 %f1061, 0fBE055027;
fma.rn.f32 %f1062, %f1061, %f1060, %f1059;
mov.f32 %f1063, 0fBDF8CDCC;
fma.rn.f32 %f1064, %f1062, %f1060, %f1063;
mov.f32 %f1065, 0f3E0F2955;
fma.rn.f32 %f1066, %f1064, %f1060, %f1065;
mov.f32 %f1067, 0fBE2AD8B9;
fma.rn.f32 %f1068, %f1066, %f1060, %f1067;
mov.f32 %f1069, 0f3E4CED0B;
fma.rn.f32 %f1070, %f1068, %f1060, %f1069;
mov.f32 %f1071, 0fBE7FFF22;
fma.rn.f32 %f1072, %f1070, %f1060, %f1071;
mov.f32 %f1073, 0f3EAAAA78;
fma.rn.f32 %f1074, %f1072, %f1060, %f1073;
mov.f32 %f1075, 0fBF000000;
fma.rn.f32 %f1076, %f1074, %f1060, %f1075;
mul.f32 %f1077, %f1076, 0f3DCBCCC0;
fma.rn.f32 %f1078, %f1077, %f1060, %f1060;
mov.f32 %f1079, 0f3F317218;
fma.rn.f32 %f1246, %f1058, %f1079, %f1078;
bra.uni BB190_103;

BB190_99:
setp.lt.f32	%p97, %f133, 0f00800000;
mul.f32 %f1027, %f133, 0f4B000000;
selp.f32	%f134, %f1027, %f133, %p97;
selp.f32	%f1028, 0fC1B80000, 0f00000000, %p97;
mov.b32 %r112, %f134;
add.s32 %r113, %r112, -1059760811;
and.b32 %r114, %r113, -8388608;
sub.s32 %r115, %r112, %r114;
mov.b32 %f1029, %r115;
cvt.rn.f32.s32	%f1030, %r114;
mov.f32 %f1031, 0f34000000;
fma.rn.f32 %f1032, %f1030, %f1031, %f1028;
add.f32 %f1033, %f1029, 0fBF800000;
mov.f32 %f1034, 0f3E1039F6;
mov.f32 %f1035, 0fBE055027;
fma.rn.f32 %f1036, %f1035, %f1033, %f1034;
mov.f32 %f1037, 0fBDF8CDCC;
fma.rn.f32 %f1038, %f1036, %f1033, %f1037;
mov.f32 %f1039, 0f3E0F2955;
fma.rn.f32 %f1040, %f1038, %f1033, %f1039;
mov.f32 %f1041, 0fBE2AD8B9;
fma.rn.f32 %f1042, %f1040, %f1033, %f1041;
mov.f32 %f1043, 0f3E4CED0B;
fma.rn.f32 %f1044, %f1042, %f1033, %f1043;
mov.f32 %f1045, 0fBE7FFF22;
fma.rn.f32 %f1046, %f1044, %f1033, %f1045;
mov.f32 %f1047, 0f3EAAAA78;
fma.rn.f32 %f1048, %f1046, %f1033, %f1047;
mov.f32 %f1049, 0fBF000000;
fma.rn.f32 %f1050, %f1048, %f1033, %f1049;
mul.f32 %f1051, %f1033, %f1050;
fma.rn.f32 %f1052, %f1051, %f1033, %f1033;
mov.f32 %f1053, 0f3F317218;
fma.rn.f32 %f1245, %f1032, %f1053, %f1052;
setp.lt.u32	%p98, %r112, 2139095040;
@%p98 bra BB190_101;

mov.f32 %f1054, 0f7F800000;
fma.rn.f32 %f1245, %f134, %f1054, %f1054;

BB190_101:
setp.eq.f32	%p99, %f134, 0f00000000;
selp.f32	%f1246, 0fFF800000, %f1245, %p99;

BB190_103:
sub.f32 %f1081, %f354, %f124;
mul.f32 %f1082, %f1081, %f1246;
fma.rn.f32 %f1083, %f124, %f1244, %f1082;
neg.f32 %f1084, %f1083;
st.local.f32 [%rd26+24], %f1084;
mov.u32 %r139, 7;

BB190_119:
and.b16 %rs35, %rs53, 255;
setp.eq.s16	%p113, %rs35, 0;
@%p113 bra BB190_134;
bra.uni BB190_120;

BB190_134:
ld.local.f32 %f1251, [%rd26];
mul.wide.u32 %rd191, %r139, 4;
add.s64 %rd192, %rd191, 17179869180;
shr.u64 %rd193, %rd192, 2;
cvt.u32.u64	%r17, %rd193;
setp.lt.s32	%p121, %r17, 1;
@%p121 bra BB190_136;

ld.local.f32 %f1204, [%rd26+4];
add.f32 %f1251, %f1251, %f1204;

BB190_136:
setp.lt.s32	%p122, %r17, 2;
@%p122 bra BB190_138;

ld.local.f32 %f1205, [%rd26+8];
add.f32 %f1251, %f1251, %f1205;

BB190_138:
setp.lt.s32	%p123, %r17, 3;
@%p123 bra BB190_140;

ld.local.f32 %f1206, [%rd26+12];
add.f32 %f1251, %f1251, %f1206;

BB190_140:
setp.lt.s32	%p124, %r17, 4;
@%p124 bra BB190_142;

ld.local.f32 %f1207, [%rd26+16];
add.f32 %f1251, %f1251, %f1207;

BB190_142:
setp.lt.s32	%p125, %r17, 5;
@%p125 bra BB190_144;

ld.local.f32 %f1208, [%rd26+20];
add.f32 %f1251, %f1251, %f1208;

BB190_144:
setp.lt.s32	%p126, %r17, 6;
@%p126 bra BB190_146;

ld.local.f32 %f1209, [%rd26+24];
add.f32 %f1251, %f1251, %f1209;
bra.uni BB190_146;

BB190_120:
setp.lt.s32	%p114, %r139, 1;
@%p114 bra BB190_122;

ld.local.f32 %f1197, [%rd26];
add.f32 %f1251, %f1251, %f1197;

BB190_122:
setp.lt.s32	%p115, %r139, 2;
@%p115 bra BB190_124;

ld.local.f32 %f1198, [%rd26+4];
add.f32 %f1251, %f1251, %f1198;

BB190_124:
setp.lt.s32	%p116, %r139, 3;
@%p116 bra BB190_126;

ld.local.f32 %f1199, [%rd26+8];
add.f32 %f1251, %f1251, %f1199;

BB190_126:
setp.lt.s32	%p117, %r139, 4;
@%p117 bra BB190_128;

ld.local.f32 %f1200, [%rd26+12];
add.f32 %f1251, %f1251, %f1200;

BB190_128:
setp.lt.s32	%p118, %r139, 5;
@%p118 bra BB190_130;

ld.local.f32 %f1201, [%rd26+16];
add.f32 %f1251, %f1251, %f1201;

BB190_130:
setp.lt.s32	%p119, %r139, 6;
@%p119 bra BB190_132;

ld.local.f32 %f1202, [%rd26+20];
add.f32 %f1251, %f1251, %f1202;

BB190_132:
setp.lt.s32	%p120, %r139, 7;
@%p120 bra BB190_146;

ld.local.f32 %f1203, [%rd26+24];
add.f32 %f1251, %f1251, %f1203;

BB190_146:
add.s64 %rd267, %rd267, 3584;
add.s64 %rd268, %rd268, 3584;
add.s64 %rd266, %rd266, 3584;
add.s32 %r142, %r142, 896;
setp.lt.s32	%p127, %r142, %r5;
add.s64 %rd265, %rd265, -896;
mov.u16 %rs54, 1;
mov.u16 %rs53, %rs54;
@%p127 bra BB190_18;

BB190_147:
bar.sync 0;
setp.ne.s32	%p159, %r2, 0;
@%p159 bra BB190_168;

ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd276, %rd38;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd278, %rd271;
setp.eq.s64	%p129, %rd38, %rd278;
@%p129 bra BB190_152;

mov.u64 %rd277, %rd276;

BB190_150:
mov.u64 %rd273, %rd278;
mov.u64 %rd276, %rd277;
mov.u64 %rd277, %rd273;
ld.shared.u8 %rs38, [%rd271];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p130, %rs39, 1;
not.pred %p131, %p130;
ld.shared.u64 %rd43, [%rd271];
setp.lt.u64	%p132, %rd43, 1024;
or.pred %p133, %p131, %p132;
@!%p133 bra BB190_152;
bra.uni BB190_151;

BB190_151:
shr.u64 %rd196, %rd43, 1;
add.s64 %rd197, %rd271, %rd196;
add.s64 %rd271, %rd197, 16;
add.s64 %rd198, %rd277, %rd196;
add.s64 %rd278, %rd198, 16;
setp.ne.s64	%p134, %rd278, %rd38;
mov.u64 %rd276, %rd277;
@%p134 bra BB190_150;

BB190_152:
setp.eq.s64	%p136, %rd276, %rd38;
mov.pred %p160, 0;
@%p136 bra BB190_154;

ld.u64 %rd200, [%rd276];
shr.u64 %rd201, %rd200, 1;
add.s64 %rd202, %rd276, %rd201;
add.s64 %rd282, %rd202, 16;
setp.ne.s64	%p160, %rd282, %rd38;

BB190_154:
@%p160 bra BB190_160;
bra.uni BB190_155;

BB190_160:
ld.u64 %rd54, [%rd282];
and.b64 %rd217, %rd54, -32;
setp.eq.s64	%p140, %rd217, 1024;
cvt.u16.u64	%rs55, %rd54;
@%p140 bra BB190_163;

add.s64 %rd55, %rd282, 16;
ld.u64 %rd218, [%rd282+528];
and.b64 %rd219, %rd218, 1;
add.s64 %rd220, %rd54, -1056;
and.b64 %rd221, %rd220, -2;
or.b64 %rd222, %rd219, %rd221;
st.u64 [%rd282+528], %rd222;
st.u64 [%rd282+536], %rd282;
cvt.u16.u64	%rs41, %rd220;
or.b16 %rs42, %rs41, 1;
and.b64 %rd223, %rd54, 1;
or.b64 %rd224, %rd223, 1024;
st.u64 [%rd282], %rd224;
st.u8 [%rd282+528], %rs42;
ld.u64 %rd225, [%rd282+528];
shr.u64 %rd56, %rd225, 1;
add.s64 %rd226, %rd56, %rd55;
add.s64 %rd227, %rd226, 528;
ld.shared.u64 %rd228, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p141, %rd227, %rd228;
cvt.u16.u64	%rs43, %rd54;
and.b16 %rs55, %rs43, 1;
@%p141 bra BB190_163;

add.s64 %rd229, %rd55, 512;
st.u64 [%rd226+536], %rd229;
ld.u8 %rs55, [%rd282];

BB190_163:
and.b16 %rs44, %rs55, 254;
st.u8 [%rd282], %rs44;
bra.uni BB190_164;

BB190_155:
mov.u64 %rd204, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd205, %rd204;
sub.s64 %rd206, %rd38, %rd205;
add.s64 %rd207, %rd206, 528;
ld.shared.u64 %rd208, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p137, %rd207, %rd208;
mov.u64 %rd280, -1;
mov.u64 %rd281, %rd38;
@%p137 bra BB190_157;

add.s64 %rd49, %rd38, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd49;
mov.u64 %rd280, %rd49;
mov.u64 %rd281, %rd49;

BB190_157:
mov.u64 %rd50, %rd281;
setp.eq.s64	%p138, %rd280, -1;
@%p138 bra BB190_159;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd211, %rd38, %rd210;
add.s64 %rd212, %rd209, %rd211;
ld.shared.u64 %rd213, [%rd212];
and.b64 %rd214, %rd213, 1;
or.b64 %rd215, %rd214, 1024;
st.shared.u64 [%rd212], %rd215;
st.shared.u64 [%rd212+8], %rd276;
mov.u16 %rs40, 0;
st.shared.u8 [%rd212], %rs40;

BB190_159:
mov.u64 %rd282, %rd38;
setp.eq.s64	%p139, %rd38, %rd50;
mov.u64 %rd283, 0;
@%p139 bra BB190_165;

BB190_164:
add.s64 %rd283, %rd282, 16;

BB190_165:
mov.u64 %rd284, %rd283;
setp.ne.s64	%p142, %rd283, 0;
@%p142 bra BB190_167;

mov.u64 %rd231, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd231;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd284, [retval0+0];


	}

BB190_167:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd284;

BB190_168:
bar.sync 0;
ld.shared.u64 %rd63, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd232, %r2, 4;
add.s64 %rd64, %rd63, %rd232;
setp.eq.s16	%p143, %rs54, 0;
@%p143 bra BB190_170;

st.f32 [%rd64], %f1251;

BB190_170:
bar.sync 0;
mov.u32 %r127, 128;
min.s32 %r20, %r5, %r127;
setp.lt.s32	%p144, %r20, 2;
@%p144 bra BB190_175;

not.b32 %r21, %r2;
mov.u32 %r143, %r20;

BB190_172:
mov.u32 %r22, %r143;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p145, %r2, %r23;
@%p145 bra BB190_174;

add.s32 %r129, %r22, %r21;
mul.wide.s32 %rd233, %r129, 4;
add.s64 %rd234, %rd63, %rd233;
ld.f32 %f1210, [%rd234];
ld.f32 %f1211, [%rd64];
add.f32 %f1212, %f1211, %f1210;
st.f32 [%rd64], %f1212;

BB190_174:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p146, %r24, 1;
mov.u32 %r143, %r24;
@%p146 bra BB190_172;

BB190_175:
bar.sync 0;
setp.lt.s32	%p147, %r20, 1;
@%p147 bra BB190_177;

ld.f32 %f1213, [%rd63];
add.f32 %f1252, %f1252, %f1213;

BB190_177:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB190_193;
bra.uni BB190_178;

BB190_178:

	{ 
.reg .pred p; 
isspacep.shared p, %rd63; 
selp.u32 %r131, 1, 0, p; 
} 


	setp.eq.s32	%p148, %r131, 0;
@%p148 bra BB190_192;

mov.u64 %rd236, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd237, %rd236;
sub.s64 %rd65, %rd63, %rd237;
setp.eq.s64	%p149, %rd63, 0;
@%p149 bra BB190_193;

add.s64 %rd238, %rd65, -16;
add.s64 %rd240, %rd236, %rd238;
add.s64 %rd67, %rd237, %rd238;
ld.shared.u8 %rs45, [%rd240];
or.b16 %rs46, %rs45, 1;
st.shared.u8 [%rd240], %rs46;
ld.shared.u64 %rd68, [%rd240+8];
setp.eq.s64	%p150, %rd68, 0;
mov.u64 %rd288, %rd67;
@%p150 bra BB190_186;

mov.u64 %rd69, %rd67;
ld.u8 %rs47, [%rd68];
and.b16 %rs48, %rs47, 1;
setp.eq.b16	%p151, %rs48, 1;
mov.u64 %rd288, %rd69;
@!%p151 bra BB190_186;
bra.uni BB190_182;

BB190_182:
ld.u64 %rd71, [%rd68];
shr.u64 %rd72, %rd71, 1;
add.s64 %rd73, %rd68, 16;
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd242, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p152, %rd74, %rd242;
mov.u64 %rd288, %rd68;
@%p152 bra BB190_186;

ld.u8 %rs49, [%rd74];
and.b16 %rs50, %rs49, 1;
setp.eq.b16	%p153, %rs50, 1;
mov.u64 %rd285, %rd68;
mov.u64 %rd288, %rd285;
@!%p153 bra BB190_186;
bra.uni BB190_184;

BB190_184:
ld.u64 %rd243, [%rd74];
shr.u64 %rd244, %rd243, 1;
add.s64 %rd245, %rd244, %rd72;
add.s64 %rd246, %rd245, 16;
shl.b64 %rd247, %rd246, 1;
and.b64 %rd248, %rd71, 1;
or.b64 %rd249, %rd247, %rd248;
st.u64 [%rd68], %rd249;
and.b64 %rd75, %rd246, 9223372036854775807;
add.s64 %rd250, %rd73, %rd75;
ld.shared.u64 %rd251, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p154, %rd250, %rd251;
mov.u64 %rd286, %rd68;
mov.u64 %rd288, %rd286;
@%p154 bra BB190_186;

add.s64 %rd252, %rd75, %rd73;
st.u64 [%rd252+8], %rd68;
mov.u64 %rd288, %rd68;

BB190_186:
ld.u64 %rd78, [%rd288];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd288, 16;
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p155, %rd81, %rd253;
@%p155 bra BB190_190;

ld.u8 %rs51, [%rd81];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p156, %rs52, 1;
@!%p156 bra BB190_193;
bra.uni BB190_188;

BB190_188:
ld.u64 %rd254, [%rd81];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd255, %rd79;
add.s64 %rd257, %rd256, 16;
shl.b64 %rd258, %rd257, 1;
and.b64 %rd259, %rd78, 1;
or.b64 %rd260, %rd258, %rd259;
st.u64 [%rd288], %rd260;
and.b64 %rd82, %rd257, 9223372036854775807;
add.s64 %rd261, %rd80, %rd82;
ld.shared.u64 %rd262, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p157, %rd261, %rd262;
@%p157 bra BB190_193;

add.s64 %rd263, %rd82, %rd80;
st.u64 [%rd263+8], %rd288;
bra.uni BB190_193;

BB190_192:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd63;
call.uni 
free, 
(
param0
);


	}

BB190_193:
bar.sync 0;
@!%p3 bra BB190_195;
bra.uni BB190_194;

BB190_194:
st.global.f32 [%rd16], %f1252;

BB190_195:
ret;

BB190_190:
setp.lt.u64	%p158, %rd81, %rd288;
@%p158 bra BB190_193;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd288;
bra.uni BB190_193;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<16>;
.reg .b32 %r<27>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+52];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB191_2;

cvt.s64.s32	%rd20, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd20;

BB191_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB191_5;

cvta.to.global.u64 %rd23, %rd14;
cvta.to.global.u64 %rd24, %rd15;
cvta.to.global.u64 %rd25, %rd16;
cvta.to.global.u64 %rd26, %rd17;
mul.wide.u32 %rd27, %r26, 4;
add.s64 %rd32, %rd23, %rd27;
add.s64 %rd31, %rd24, %rd27;
add.s64 %rd30, %rd25, %rd27;
add.s64 %rd29, %rd26, %rd27;
cvt.u64.u32	%rd5, %r6;
shl.b64 %rd28, %rd5, 2;

BB191_4:
ld.global.f32 %f3, [%rd31];
ld.global.f32 %f4, [%rd32];
sub.f32 %f5, %f3, %f4;
neg.f32 %f6, %f5;
mov.f32 %f7, 0f3F800000;
sub.f32 %f8, %f7, %f4;
add.f32 %f9, %f8, 0f2B8CBCCC;
add.f32 %f10, %f4, 0f2B8CBCCC;
mul.f32 %f11, %f10, %f9;
div.rn.f32 %f12, %f6, %f11;
mul.f32 %f13, %f2, %f12;
ld.global.f32 %f14, [%rd30];
mul.f32 %f15, %f14, %f13;
st.global.f32 [%rd29], %f15;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd28;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB191_4;

BB191_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<16>;
.reg .b32 %r<22>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd28, %rd27;
setp.eq.s64	%p2, %rd28, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB192_2;

cvt.s64.s32	%rd29, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd31, %rd30;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd31;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd29;

BB192_2:
cvta.to.global.u64 %rd1, %rd22;
cvta.to.global.u64 %rd2, %rd23;
cvta.to.global.u64 %rd3, %rd24;
cvta.to.global.u64 %rd4, %rd25;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd34, %r21;
mul.wide.s32 %rd32, %r21, 4;
add.s64 %rd38, %rd1, %rd32;
add.s64 %rd37, %rd2, %rd32;
add.s64 %rd36, %rd3, %rd32;
add.s64 %rd35, %rd4, %rd32;
setp.ge.s64	%p4, %rd34, %rd26;
@%p4 bra BB192_4;

BB192_3:
ld.global.f32 %f3, [%rd37];
ld.global.f32 %f4, [%rd38];
sub.f32 %f5, %f3, %f4;
neg.f32 %f6, %f5;
mov.f32 %f7, 0f3F800000;
sub.f32 %f8, %f7, %f4;
add.f32 %f9, %f8, 0f2B8CBCCC;
add.f32 %f10, %f4, 0f2B8CBCCC;
mul.f32 %f11, %f10, %f9;
div.rn.f32 %f12, %f6, %f11;
mul.f32 %f13, %f2, %f12;
ld.global.f32 %f14, [%rd36];
mul.f32 %f15, %f14, %f13;
st.global.f32 [%rd35], %f15;
shl.b64 %rd33, %rd6, 2;
add.s64 %rd38, %rd38, %rd33;
add.s64 %rd37, %rd37, %rd33;
add.s64 %rd36, %rd36, %rd33;
add.s64 %rd35, %rd35, %rd33;
add.s64 %rd34, %rd34, %rd6;
setp.lt.s64	%p5, %rd34, %rd26;
@%p5 bra BB192_3;

BB192_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<14>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB193_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd16;

BB193_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB193_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 4;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 2;

BB193_4:
ld.global.f32 %f3, [%rd25];
ld.global.f32 %f4, [%rd26];
sub.f32 %f5, %f3, %f4;
neg.f32 %f6, %f5;
mov.f32 %f7, 0f3F800000;
sub.f32 %f8, %f7, %f4;
add.f32 %f9, %f8, 0f2B8CBCCC;
add.f32 %f10, %f4, 0f2B8CBCCC;
mul.f32 %f11, %f10, %f9;
div.rn.f32 %f12, %f6, %f11;
mul.f32 %f13, %f2, %f12;
st.global.f32 [%rd24], %f13;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB193_4;

BB193_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<14>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB194_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd24;

BB194_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 4;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB194_4;

BB194_3:
ld.global.f32 %f3, [%rd31];
ld.global.f32 %f4, [%rd32];
sub.f32 %f5, %f3, %f4;
neg.f32 %f6, %f5;
mov.f32 %f7, 0f3F800000;
sub.f32 %f8, %f7, %f4;
add.f32 %f9, %f8, 0f2B8CBCCC;
add.f32 %f10, %f4, 0f2B8CBCCC;
mul.f32 %f11, %f10, %f9;
div.rn.f32 %f12, %f6, %f11;
mul.f32 %f13, %f2, %f12;
st.global.f32 [%rd30], %f13;
shl.b64 %rd28, %rd5, 2;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p5, %rd29, %rd21;
@%p5 bra BB194_3;

BB194_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0[136]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot195[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<101>;
.reg .b16 %rs<30>;
.reg .f32 %f<7>;
.reg .b32 %r<225>;
.reg .f64 %fd<442>;
.reg .b64 %rd<259>;


mov.u64 %rd258, __local_depot195;
cvta.local.u64 %SP, %rd258;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
cvta.to.global.u64 %rd3, %rd2;
ld.param.u64 %rd81, [%rd1+24];
cvta.to.global.u64 %rd4, %rd81;
ld.param.u64 %rd82, [%rd1+32];
cvta.to.global.u64 %rd5, %rd82;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd83, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd84, %rd83;
setp.eq.s64	%p6, %rd84, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB195_2;

ld.param.s32 %rd85, [%rd1+120];
mov.u32 %r87, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r87;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd87, %rd86;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd87;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd85;

BB195_2:
ld.param.u64 %rd6, [%rd1+48];
ld.param.u64 %rd7, [%rd1+64];
ld.param.u64 %rd8, [%rd1+72];
ld.param.u64 %rd9, [%rd1+80];
ld.param.f64 %fd441, [%rd1+96];
ld.param.u32 %r3, [%rd1+132];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd10, %r4;
mul.lo.s64 %rd88, %rd10, %rd7;
min.s64 %rd11, %rd9, %rd10;
add.s64 %rd12, %rd11, %rd88;
setp.lt.s64	%p8, %rd10, %rd9;
selp.u64	%rd89, 1, 0, %p8;
add.s64 %rd90, %rd89, %rd7;
add.s64 %rd91, %rd90, %rd12;
mul.lo.s64 %rd92, %rd91, %rd8;
min.s64 %rd13, %rd92, %rd6;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd232, %rd13;
@%p9 bra BB195_22;

add.s64 %rd14, %rd13, -1;
shl.b64 %rd93, %rd13, 3;
add.s64 %rd94, %rd93, -8;
add.s64 %rd95, %rd3, %rd94;
add.s64 %rd96, %rd4, %rd94;
add.s64 %rd97, %rd5, %rd94;
ld.global.f64 %fd2, [%rd96];
ld.global.f64 %fd3, [%rd97];
ld.global.f64 %fd4, [%rd95];
setp.le.f64	%p10, %fd4, 0d3FF0000000000000;
setp.ge.f64	%p11, %fd4, 0d0000000000000000;
and.pred %p12, %p11, %p10;
@%p12 bra BB195_5;

mov.u64 %rd98, $str2;
cvta.global.u64 %rd99, %rd98;
mov.u64 %rd100, $str1;
cvta.global.u64 %rd101, %rd100;
mov.u64 %rd102, __T231;
cvta.global.u64 %rd103, %rd102;
mov.u32 %r88, 74;
mov.u64 %rd104, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd99;
.param .b64 param1;
st.param.b64	[param1+0], %rd101;
.param .b32 param2;
st.param.b32	[param2+0], %r88;
.param .b64 param3;
st.param.b64	[param3+0], %rd103;
.param .b64 param4;
st.param.b64	[param4+0], %rd104;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB195_5:
setp.eq.f64	%p13, %fd4, 0d0000000000000000;
mov.f64 %fd422, 0dC03BA18A998FFFA0;
@%p13 bra BB195_13;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd4;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd4;
}
mov.u32 %r191, -1023;
setp.gt.s32	%p14, %r189, 1048575;
mov.f64 %fd420, %fd4;
@%p14 bra BB195_8;

mul.f64 %fd5, %fd4, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd5;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd5;
}
mov.u32 %r191, -1077;
mov.f64 %fd420, %fd5;

BB195_8:
mov.f64 %fd6, %fd420;
add.s32 %r91, %r189, -1;
setp.lt.u32	%p15, %r91, 2146435071;
@%p15 bra BB195_10;
bra.uni BB195_9;

BB195_10:
shr.u32 %r93, %r189, 20;
add.s32 %r192, %r191, %r93;
and.b32 %r94, %r189, -2146435073;
or.b32 %r95, %r94, 1072693248;
mov.b64 %fd421, {%r190, %r95};
setp.lt.s32	%p17, %r95, 1073127583;
@%p17 bra BB195_12;

{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd421;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd421;
}
add.s32 %r98, %r97, -1048576;
mov.b64 %fd421, {%r96, %r98};
add.s32 %r192, %r192, 1;

BB195_12:
add.f64 %fd98, %fd421, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd97,%fd98;

	neg.f64 %fd99, %fd98;
mov.f64 %fd100, 0d3FF0000000000000;
fma.rn.f64 %fd101, %fd99, %fd97, %fd100;
fma.rn.f64 %fd102, %fd101, %fd101, %fd101;
fma.rn.f64 %fd103, %fd102, %fd97, %fd97;
add.f64 %fd104, %fd421, 0dBFF0000000000000;
mul.f64 %fd105, %fd104, %fd103;
fma.rn.f64 %fd106, %fd104, %fd103, %fd105;
mul.f64 %fd107, %fd106, %fd106;
mov.f64 %fd108, 0d3ED0EE258B7A8B04;
mov.f64 %fd109, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd110, %fd109, %fd107, %fd108;
mov.f64 %fd111, 0d3EF3B2669F02676F;
fma.rn.f64 %fd112, %fd110, %fd107, %fd111;
mov.f64 %fd113, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd114, %fd112, %fd107, %fd113;
mov.f64 %fd115, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd116, %fd114, %fd107, %fd115;
mov.f64 %fd117, 0d3F624924923BE72D;
fma.rn.f64 %fd118, %fd116, %fd107, %fd117;
mov.f64 %fd119, 0d3F8999999999A3C4;
fma.rn.f64 %fd120, %fd118, %fd107, %fd119;
mov.f64 %fd121, 0d3FB5555555555554;
fma.rn.f64 %fd122, %fd120, %fd107, %fd121;
sub.f64 %fd123, %fd104, %fd106;
add.f64 %fd124, %fd123, %fd123;
neg.f64 %fd125, %fd106;
fma.rn.f64 %fd126, %fd125, %fd104, %fd124;
mul.f64 %fd127, %fd103, %fd126;
mul.f64 %fd128, %fd107, %fd122;
fma.rn.f64 %fd129, %fd128, %fd106, %fd127;
xor.b32 %r99, %r192, -2147483648;
mov.u32 %r100, 1127219200;
mov.b64 %fd130, {%r99, %r100};
mov.u32 %r101, -2147483648;
mov.b64 %fd131, {%r101, %r100};
sub.f64 %fd132, %fd130, %fd131;
mov.f64 %fd133, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd134, %fd132, %fd133, %fd106;
neg.f64 %fd135, %fd132;
fma.rn.f64 %fd136, %fd135, %fd133, %fd134;
sub.f64 %fd137, %fd136, %fd106;
sub.f64 %fd138, %fd129, %fd137;
mov.f64 %fd139, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd140, %fd132, %fd139, %fd138;
add.f64 %fd422, %fd134, %fd140;
bra.uni BB195_13;

BB195_9:
mov.f64 %fd95, 0d7FF0000000000000;
fma.rn.f64 %fd96, %fd6, %fd95, %fd95;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd6;
}
mov.b32 %f1, %r92;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd422, 0dFFF0000000000000, %fd96, %p16;

BB195_13:
mov.f64 %fd425, 0dC03BA18A998FFFA0;
mov.f64 %fd142, 0d3FF0000000000000;
sub.f64 %fd423, %fd142, %fd4;
setp.eq.f64	%p18, %fd423, 0d0000000000000000;
@%p18 bra BB195_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r193}, %fd423;
}
{
.reg .b32 %temp; 
mov.b64 {%r194, %temp}, %fd423;
}
mov.u32 %r195, -1023;
setp.gt.s32	%p19, %r193, 1048575;
@%p19 bra BB195_16;

mul.f64 %fd423, %fd423, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r193}, %fd423;
}
{
.reg .b32 %temp; 
mov.b64 {%r194, %temp}, %fd423;
}
mov.u32 %r195, -1077;

BB195_16:
add.s32 %r104, %r193, -1;
setp.lt.u32	%p20, %r104, 2146435071;
@%p20 bra BB195_18;
bra.uni BB195_17;

BB195_18:
shr.u32 %r106, %r193, 20;
add.s32 %r196, %r195, %r106;
and.b32 %r107, %r193, -2146435073;
or.b32 %r108, %r107, 1072693248;
mov.b64 %fd424, {%r194, %r108};
setp.lt.s32	%p22, %r108, 1073127583;
@%p22 bra BB195_20;

{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd424;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd424;
}
add.s32 %r111, %r110, -1048576;
mov.b64 %fd424, {%r109, %r111};
add.s32 %r196, %r196, 1;

BB195_20:
add.f64 %fd146, %fd424, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd145,%fd146;

	neg.f64 %fd147, %fd146;
fma.rn.f64 %fd149, %fd147, %fd145, %fd142;
fma.rn.f64 %fd150, %fd149, %fd149, %fd149;
fma.rn.f64 %fd151, %fd150, %fd145, %fd145;
add.f64 %fd152, %fd424, 0dBFF0000000000000;
mul.f64 %fd153, %fd152, %fd151;
fma.rn.f64 %fd154, %fd152, %fd151, %fd153;
mul.f64 %fd155, %fd154, %fd154;
mov.f64 %fd156, 0d3ED0EE258B7A8B04;
mov.f64 %fd157, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd158, %fd157, %fd155, %fd156;
mov.f64 %fd159, 0d3EF3B2669F02676F;
fma.rn.f64 %fd160, %fd158, %fd155, %fd159;
mov.f64 %fd161, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd162, %fd160, %fd155, %fd161;
mov.f64 %fd163, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd164, %fd162, %fd155, %fd163;
mov.f64 %fd165, 0d3F624924923BE72D;
fma.rn.f64 %fd166, %fd164, %fd155, %fd165;
mov.f64 %fd167, 0d3F8999999999A3C4;
fma.rn.f64 %fd168, %fd166, %fd155, %fd167;
mov.f64 %fd169, 0d3FB5555555555554;
fma.rn.f64 %fd170, %fd168, %fd155, %fd169;
sub.f64 %fd171, %fd152, %fd154;
add.f64 %fd172, %fd171, %fd171;
neg.f64 %fd173, %fd154;
fma.rn.f64 %fd174, %fd173, %fd152, %fd172;
mul.f64 %fd175, %fd151, %fd174;
mul.f64 %fd176, %fd155, %fd170;
fma.rn.f64 %fd177, %fd176, %fd154, %fd175;
xor.b32 %r112, %r196, -2147483648;
mov.u32 %r113, 1127219200;
mov.b64 %fd178, {%r112, %r113};
mov.u32 %r114, -2147483648;
mov.b64 %fd179, {%r114, %r113};
sub.f64 %fd180, %fd178, %fd179;
mov.f64 %fd181, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd182, %fd180, %fd181, %fd154;
neg.f64 %fd183, %fd180;
fma.rn.f64 %fd184, %fd183, %fd181, %fd182;
sub.f64 %fd185, %fd184, %fd154;
sub.f64 %fd186, %fd177, %fd185;
mov.f64 %fd187, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd188, %fd180, %fd187, %fd186;
add.f64 %fd425, %fd182, %fd188;
bra.uni BB195_21;

BB195_17:
mov.f64 %fd143, 0d7FF0000000000000;
fma.rn.f64 %fd144, %fd423, %fd143, %fd143;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r105}, %fd423;
}
mov.b32 %f2, %r105;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd425, 0dFFF0000000000000, %fd144, %p21;

BB195_21:
mov.f64 %fd418, 0d3FF0000000000000;
sub.f64 %fd190, %fd418, %fd2;
mul.f64 %fd191, %fd190, %fd425;
fma.rn.f64 %fd192, %fd2, %fd422, %fd191;
mul.f64 %fd193, %fd3, %fd192;
neg.f64 %fd441, %fd193;
mov.u64 %rd232, %rd14;

BB195_22:
mov.u64 %rd222, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd221, [%rd222+16];
mul.lo.s64 %rd107, %rd12, %rd8;
shl.b64 %rd108, %rd107, 3;
add.s64 %rd233, %rd221, %rd108;
shl.b64 %rd110, %rd232, 3;
add.s64 %rd18, %rd221, %rd110;
sub.s64 %rd111, %rd233, %rd18;
shr.u64 %rd112, %rd111, 3;
neg.s64 %rd113, %rd112;
cvt.u32.u64	%r25, %rd113;
mov.u16 %rs28, 0;
setp.lt.s32	%p23, %r25, 1;
@%p23 bra BB195_93;

mov.u64 %rd224, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u32 %r185, [%rd224+132];
ld.param.u64 %rd223, [%rd224+64];
mov.u32 %r184, %ctaid.x;
add.s32 %r116, %r185, %r184;
cvt.s64.s32	%rd115, %r116;
mul.lo.s64 %rd116, %rd223, %rd115;
add.s64 %rd117, %rd11, %rd116;
mul.lo.s64 %rd118, %rd8, %rd117;
cvt.s64.s32	%rd119, %r2;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd120, 3;
add.s64 %rd19, %rd5, %rd121;
add.s64 %rd20, %rd4, %rd121;
add.s64 %rd21, %rd3, %rd121;
mov.u16 %rs27, 0;
mov.u32 %r115, 0;
mov.u64 %rd238, 0;
mov.u32 %r223, %r115;

BB195_24:
mov.u64 %rd234, %rd238;
mov.u64 %rd22, %rd234;
sub.s64 %rd122, %rd233, %rd18;
shr.u64 %rd123, %rd122, 3;
neg.s64 %rd124, %rd123;
cvt.u32.u64	%r120, %rd124;
setp.lt.s32	%p24, %r120, 896;
mov.u32 %r121, 896;
min.s32 %r27, %r120, %r121;
add.u64 %rd125, %SP, 0;
cvta.to.local.u64 %rd239, %rd125;
mov.u32 %r197, -7;
mov.u32 %r206, %r197;
mov.u64 %rd237, %rd22;
mov.u64 %rd236, %rd22;
mov.u32 %r207, %r2;
mov.u32 %r221, %r115;
@%p24 bra BB195_44;
bra.uni BB195_25;

BB195_44:
mov.u32 %r217, %r221;
mov.u32 %r222, %r217;
mov.u32 %r52, %r207;
mov.u64 %rd29, %rd236;
setp.ge.s32	%p39, %r52, %r27;
@%p39 bra BB195_64;

add.s64 %rd136, %rd19, %rd29;
add.s64 %rd137, %rd20, %rd29;
add.s64 %rd138, %rd21, %rd29;
ld.global.f64 %fd45, [%rd137];
ld.global.f64 %fd46, [%rd136];
ld.global.f64 %fd47, [%rd138];
setp.le.f64	%p40, %fd47, 0d3FF0000000000000;
setp.ge.f64	%p41, %fd47, 0d0000000000000000;
and.pred %p42, %p41, %p40;
@%p42 bra BB195_47;

mov.u64 %rd139, $str2;
cvta.global.u64 %rd140, %rd139;
mov.u64 %rd141, $str1;
cvta.global.u64 %rd142, %rd141;
mov.u64 %rd143, __T231;
cvta.global.u64 %rd144, %rd143;
mov.u32 %r150, 74;
mov.u64 %rd145, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd140;
.param .b64 param1;
st.param.b64	[param1+0], %rd142;
.param .b32 param2;
st.param.b32	[param2+0], %r150;
.param .b64 param3;
st.param.b64	[param3+0], %rd144;
.param .b64 param4;
st.param.b64	[param4+0], %rd145;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB195_47:
setp.eq.f64	%p43, %fd47, 0d0000000000000000;
mov.f64 %fd297, 0dC03BA18A998FFFA0;
mov.f64 %fd439, %fd297;
@%p43 bra BB195_55;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r208}, %fd47;
}
{
.reg .b32 %temp; 
mov.b64 {%r209, %temp}, %fd47;
}
mov.u32 %r210, -1023;
setp.gt.s32	%p44, %r208, 1048575;
mov.f64 %fd433, %fd47;
@%p44 bra BB195_50;

mul.f64 %fd48, %fd47, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r208}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%r209, %temp}, %fd48;
}
mov.u32 %r210, -1077;
mov.f64 %fd433, %fd48;

BB195_50:
mov.f64 %fd49, %fd433;
add.s32 %r153, %r208, -1;
setp.lt.u32	%p45, %r153, 2146435071;
@%p45 bra BB195_52;
bra.uni BB195_51;

BB195_52:
shr.u32 %r155, %r208, 20;
add.s32 %r211, %r210, %r155;
and.b32 %r156, %r208, -2146435073;
or.b32 %r157, %r156, 1072693248;
mov.b64 %fd434, {%r209, %r157};
setp.lt.s32	%p47, %r157, 1073127583;
@%p47 bra BB195_54;

{
.reg .b32 %temp; 
mov.b64 {%r158, %temp}, %fd434;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r159}, %fd434;
}
add.s32 %r160, %r159, -1048576;
mov.b64 %fd434, {%r158, %r160};
add.s32 %r211, %r211, 1;

BB195_54:
add.f64 %fd301, %fd434, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd300,%fd301;

	neg.f64 %fd302, %fd301;
mov.f64 %fd303, 0d3FF0000000000000;
fma.rn.f64 %fd304, %fd302, %fd300, %fd303;
fma.rn.f64 %fd305, %fd304, %fd304, %fd304;
fma.rn.f64 %fd306, %fd305, %fd300, %fd300;
add.f64 %fd307, %fd434, 0dBFF0000000000000;
mul.f64 %fd308, %fd307, %fd306;
fma.rn.f64 %fd309, %fd307, %fd306, %fd308;
mul.f64 %fd310, %fd309, %fd309;
mov.f64 %fd311, 0d3ED0EE258B7A8B04;
mov.f64 %fd312, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd313, %fd312, %fd310, %fd311;
mov.f64 %fd314, 0d3EF3B2669F02676F;
fma.rn.f64 %fd315, %fd313, %fd310, %fd314;
mov.f64 %fd316, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd317, %fd315, %fd310, %fd316;
mov.f64 %fd318, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd319, %fd317, %fd310, %fd318;
mov.f64 %fd320, 0d3F624924923BE72D;
fma.rn.f64 %fd321, %fd319, %fd310, %fd320;
mov.f64 %fd322, 0d3F8999999999A3C4;
fma.rn.f64 %fd323, %fd321, %fd310, %fd322;
mov.f64 %fd324, 0d3FB5555555555554;
fma.rn.f64 %fd325, %fd323, %fd310, %fd324;
sub.f64 %fd326, %fd307, %fd309;
add.f64 %fd327, %fd326, %fd326;
neg.f64 %fd328, %fd309;
fma.rn.f64 %fd329, %fd328, %fd307, %fd327;
mul.f64 %fd330, %fd306, %fd329;
mul.f64 %fd331, %fd310, %fd325;
fma.rn.f64 %fd332, %fd331, %fd309, %fd330;
xor.b32 %r161, %r211, -2147483648;
mov.u32 %r162, 1127219200;
mov.b64 %fd333, {%r161, %r162};
mov.u32 %r163, -2147483648;
mov.b64 %fd334, {%r163, %r162};
sub.f64 %fd335, %fd333, %fd334;
mov.f64 %fd336, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd337, %fd335, %fd336, %fd309;
neg.f64 %fd338, %fd335;
fma.rn.f64 %fd339, %fd338, %fd336, %fd337;
sub.f64 %fd340, %fd339, %fd309;
sub.f64 %fd341, %fd332, %fd340;
mov.f64 %fd342, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd343, %fd335, %fd342, %fd341;
add.f64 %fd54, %fd337, %fd343;
mov.f64 %fd439, %fd54;
bra.uni BB195_55;

BB195_51:
mov.f64 %fd298, 0d7FF0000000000000;
fma.rn.f64 %fd299, %fd49, %fd298, %fd298;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r154}, %fd49;
}
mov.b32 %f5, %r154;
setp.eq.f32	%p46, %f5, 0f00000000;
selp.f64	%fd50, 0dFFF0000000000000, %fd299, %p46;
mov.f64 %fd439, %fd50;

BB195_55:
mov.f64 %fd55, %fd439;
mov.f64 %fd345, 0d3FF0000000000000;
sub.f64 %fd435, %fd345, %fd47;
setp.eq.f64	%p48, %fd435, 0d0000000000000000;
mov.f64 %fd438, %fd297;
@%p48 bra BB195_63;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r212}, %fd435;
}
{
.reg .b32 %temp; 
mov.b64 {%r213, %temp}, %fd435;
}
mov.u32 %r214, -1023;
setp.gt.s32	%p49, %r212, 1048575;
@%p49 bra BB195_58;

mul.f64 %fd435, %fd435, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r212}, %fd435;
}
{
.reg .b32 %temp; 
mov.b64 {%r213, %temp}, %fd435;
}
mov.u32 %r214, -1077;

BB195_58:
add.s32 %r166, %r212, -1;
setp.lt.u32	%p50, %r166, 2146435071;
@%p50 bra BB195_60;
bra.uni BB195_59;

BB195_60:
shr.u32 %r168, %r212, 20;
add.s32 %r215, %r214, %r168;
and.b32 %r169, %r212, -2146435073;
or.b32 %r170, %r169, 1072693248;
mov.b64 %fd436, {%r213, %r170};
setp.lt.s32	%p52, %r170, 1073127583;
@%p52 bra BB195_62;

{
.reg .b32 %temp; 
mov.b64 {%r171, %temp}, %fd436;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r172}, %fd436;
}
add.s32 %r173, %r172, -1048576;
mov.b64 %fd436, {%r171, %r173};
add.s32 %r215, %r215, 1;

BB195_62:
mov.f64 %fd416, 0d3FF0000000000000;
add.f64 %fd349, %fd436, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd348,%fd349;

	neg.f64 %fd350, %fd349;
fma.rn.f64 %fd352, %fd350, %fd348, %fd416;
fma.rn.f64 %fd353, %fd352, %fd352, %fd352;
fma.rn.f64 %fd354, %fd353, %fd348, %fd348;
add.f64 %fd355, %fd436, 0dBFF0000000000000;
mul.f64 %fd356, %fd355, %fd354;
fma.rn.f64 %fd357, %fd355, %fd354, %fd356;
mul.f64 %fd358, %fd357, %fd357;
mov.f64 %fd359, 0d3ED0EE258B7A8B04;
mov.f64 %fd360, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd361, %fd360, %fd358, %fd359;
mov.f64 %fd362, 0d3EF3B2669F02676F;
fma.rn.f64 %fd363, %fd361, %fd358, %fd362;
mov.f64 %fd364, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd365, %fd363, %fd358, %fd364;
mov.f64 %fd366, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd367, %fd365, %fd358, %fd366;
mov.f64 %fd368, 0d3F624924923BE72D;
fma.rn.f64 %fd369, %fd367, %fd358, %fd368;
mov.f64 %fd370, 0d3F8999999999A3C4;
fma.rn.f64 %fd371, %fd369, %fd358, %fd370;
mov.f64 %fd372, 0d3FB5555555555554;
fma.rn.f64 %fd373, %fd371, %fd358, %fd372;
sub.f64 %fd374, %fd355, %fd357;
add.f64 %fd375, %fd374, %fd374;
neg.f64 %fd376, %fd357;
fma.rn.f64 %fd377, %fd376, %fd355, %fd375;
mul.f64 %fd378, %fd354, %fd377;
mul.f64 %fd379, %fd358, %fd373;
fma.rn.f64 %fd380, %fd379, %fd357, %fd378;
xor.b32 %r174, %r215, -2147483648;
mov.u32 %r175, 1127219200;
mov.b64 %fd381, {%r174, %r175};
mov.u32 %r176, -2147483648;
mov.b64 %fd382, {%r176, %r175};
sub.f64 %fd383, %fd381, %fd382;
mov.f64 %fd384, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd385, %fd383, %fd384, %fd357;
neg.f64 %fd386, %fd383;
fma.rn.f64 %fd387, %fd386, %fd384, %fd385;
sub.f64 %fd388, %fd387, %fd357;
sub.f64 %fd389, %fd380, %fd388;
mov.f64 %fd390, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd391, %fd383, %fd390, %fd389;
add.f64 %fd438, %fd385, %fd391;
bra.uni BB195_63;

BB195_59:
mov.f64 %fd346, 0d7FF0000000000000;
fma.rn.f64 %fd347, %fd435, %fd346, %fd346;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r167}, %fd435;
}
mov.b32 %f6, %r167;
setp.eq.f32	%p51, %f6, 0f00000000;
selp.f64	%fd438, 0dFFF0000000000000, %fd347, %p51;

BB195_63:
mov.f64 %fd415, 0d3FF0000000000000;
sub.f64 %fd393, %fd415, %fd45;
mul.f64 %fd394, %fd393, %fd438;
fma.rn.f64 %fd395, %fd45, %fd55, %fd394;
mul.f64 %fd396, %fd46, %fd395;
neg.f64 %fd397, %fd396;
st.local.f64 [%rd239], %fd397;
add.s32 %r222, %r222, 1;

BB195_64:
mov.u32 %r75, %r222;
add.s32 %r76, %r52, 128;
add.s64 %rd239, %rd239, 8;
add.s64 %rd32, %rd29, 1024;
add.s32 %r206, %r206, 1;
setp.ne.s32	%p53, %r206, 0;
mov.u64 %rd236, %rd32;
mov.u32 %r207, %r76;
mov.u32 %r220, %r75;
mov.u32 %r221, %r75;
@%p53 bra BB195_44;
bra.uni BB195_65;

BB195_25:
add.s64 %rd126, %rd21, %rd237;
add.s64 %rd127, %rd20, %rd237;
ld.global.f64 %fd25, [%rd127];
add.s64 %rd128, %rd19, %rd237;
ld.global.f64 %fd26, [%rd128];
ld.global.f64 %fd27, [%rd126];
setp.le.f64	%p25, %fd27, 0d3FF0000000000000;
setp.ge.f64	%p26, %fd27, 0d0000000000000000;
and.pred %p27, %p26, %p25;
@%p27 bra BB195_27;

mov.u64 %rd129, $str2;
cvta.global.u64 %rd130, %rd129;
mov.u64 %rd131, $str1;
cvta.global.u64 %rd132, %rd131;
mov.u64 %rd133, __T231;
cvta.global.u64 %rd134, %rd133;
mov.u32 %r122, 74;
mov.u64 %rd135, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd130;
.param .b64 param1;
st.param.b64	[param1+0], %rd132;
.param .b32 param2;
st.param.b32	[param2+0], %r122;
.param .b64 param3;
st.param.b64	[param3+0], %rd134;
.param .b64 param4;
st.param.b64	[param4+0], %rd135;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB195_27:
setp.eq.f64	%p28, %fd27, 0d0000000000000000;
mov.f64 %fd196, 0dC03BA18A998FFFA0;
mov.f64 %fd432, %fd196;
@%p28 bra BB195_35;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r198}, %fd27;
}
{
.reg .b32 %temp; 
mov.b64 {%r199, %temp}, %fd27;
}
mov.u32 %r200, -1023;
setp.gt.s32	%p29, %r198, 1048575;
mov.f64 %fd426, %fd27;
@%p29 bra BB195_30;

mul.f64 %fd28, %fd27, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r198}, %fd28;
}
{
.reg .b32 %temp; 
mov.b64 {%r199, %temp}, %fd28;
}
mov.u32 %r200, -1077;
mov.f64 %fd426, %fd28;

BB195_30:
mov.f64 %fd29, %fd426;
add.s32 %r125, %r198, -1;
setp.lt.u32	%p30, %r125, 2146435071;
@%p30 bra BB195_32;
bra.uni BB195_31;

BB195_32:
shr.u32 %r127, %r198, 20;
add.s32 %r201, %r200, %r127;
and.b32 %r128, %r198, -2146435073;
or.b32 %r129, %r128, 1072693248;
mov.b64 %fd427, {%r199, %r129};
setp.lt.s32	%p32, %r129, 1073127583;
@%p32 bra BB195_34;

{
.reg .b32 %temp; 
mov.b64 {%r130, %temp}, %fd427;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r131}, %fd427;
}
add.s32 %r132, %r131, -1048576;
mov.b64 %fd427, {%r130, %r132};
add.s32 %r201, %r201, 1;

BB195_34:
add.f64 %fd200, %fd427, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd199,%fd200;

	neg.f64 %fd201, %fd200;
mov.f64 %fd202, 0d3FF0000000000000;
fma.rn.f64 %fd203, %fd201, %fd199, %fd202;
fma.rn.f64 %fd204, %fd203, %fd203, %fd203;
fma.rn.f64 %fd205, %fd204, %fd199, %fd199;
add.f64 %fd206, %fd427, 0dBFF0000000000000;
mul.f64 %fd207, %fd206, %fd205;
fma.rn.f64 %fd208, %fd206, %fd205, %fd207;
mul.f64 %fd209, %fd208, %fd208;
mov.f64 %fd210, 0d3ED0EE258B7A8B04;
mov.f64 %fd211, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd212, %fd211, %fd209, %fd210;
mov.f64 %fd213, 0d3EF3B2669F02676F;
fma.rn.f64 %fd214, %fd212, %fd209, %fd213;
mov.f64 %fd215, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd216, %fd214, %fd209, %fd215;
mov.f64 %fd217, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd218, %fd216, %fd209, %fd217;
mov.f64 %fd219, 0d3F624924923BE72D;
fma.rn.f64 %fd220, %fd218, %fd209, %fd219;
mov.f64 %fd221, 0d3F8999999999A3C4;
fma.rn.f64 %fd222, %fd220, %fd209, %fd221;
mov.f64 %fd223, 0d3FB5555555555554;
fma.rn.f64 %fd224, %fd222, %fd209, %fd223;
sub.f64 %fd225, %fd206, %fd208;
add.f64 %fd226, %fd225, %fd225;
neg.f64 %fd227, %fd208;
fma.rn.f64 %fd228, %fd227, %fd206, %fd226;
mul.f64 %fd229, %fd205, %fd228;
mul.f64 %fd230, %fd209, %fd224;
fma.rn.f64 %fd231, %fd230, %fd208, %fd229;
xor.b32 %r133, %r201, -2147483648;
mov.u32 %r134, 1127219200;
mov.b64 %fd232, {%r133, %r134};
mov.u32 %r135, -2147483648;
mov.b64 %fd233, {%r135, %r134};
sub.f64 %fd234, %fd232, %fd233;
mov.f64 %fd235, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd236, %fd234, %fd235, %fd208;
neg.f64 %fd237, %fd234;
fma.rn.f64 %fd238, %fd237, %fd235, %fd236;
sub.f64 %fd239, %fd238, %fd208;
sub.f64 %fd240, %fd231, %fd239;
mov.f64 %fd241, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd242, %fd234, %fd241, %fd240;
add.f64 %fd34, %fd236, %fd242;
mov.f64 %fd432, %fd34;
bra.uni BB195_35;

BB195_31:
mov.f64 %fd197, 0d7FF0000000000000;
fma.rn.f64 %fd198, %fd29, %fd197, %fd197;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd29;
}
mov.b32 %f3, %r126;
setp.eq.f32	%p31, %f3, 0f00000000;
selp.f64	%fd30, 0dFFF0000000000000, %fd198, %p31;
mov.f64 %fd432, %fd30;

BB195_35:
mov.f64 %fd35, %fd432;
mov.f64 %fd244, 0d3FF0000000000000;
sub.f64 %fd428, %fd244, %fd27;
setp.eq.f64	%p33, %fd428, 0d0000000000000000;
mov.f64 %fd431, %fd196;
@%p33 bra BB195_43;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r202}, %fd428;
}
{
.reg .b32 %temp; 
mov.b64 {%r203, %temp}, %fd428;
}
mov.u32 %r204, -1023;
setp.gt.s32	%p34, %r202, 1048575;
@%p34 bra BB195_38;

mul.f64 %fd428, %fd428, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r202}, %fd428;
}
{
.reg .b32 %temp; 
mov.b64 {%r203, %temp}, %fd428;
}
mov.u32 %r204, -1077;

BB195_38:
add.s32 %r138, %r202, -1;
setp.lt.u32	%p35, %r138, 2146435071;
@%p35 bra BB195_40;
bra.uni BB195_39;

BB195_40:
shr.u32 %r140, %r202, 20;
add.s32 %r205, %r204, %r140;
and.b32 %r141, %r202, -2146435073;
or.b32 %r142, %r141, 1072693248;
mov.b64 %fd429, {%r203, %r142};
setp.lt.s32	%p37, %r142, 1073127583;
@%p37 bra BB195_42;

{
.reg .b32 %temp; 
mov.b64 {%r143, %temp}, %fd429;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd429;
}
add.s32 %r145, %r144, -1048576;
mov.b64 %fd429, {%r143, %r145};
add.s32 %r205, %r205, 1;

BB195_42:
add.f64 %fd248, %fd429, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd247,%fd248;

	neg.f64 %fd249, %fd248;
fma.rn.f64 %fd251, %fd249, %fd247, %fd244;
fma.rn.f64 %fd252, %fd251, %fd251, %fd251;
fma.rn.f64 %fd253, %fd252, %fd247, %fd247;
add.f64 %fd254, %fd429, 0dBFF0000000000000;
mul.f64 %fd255, %fd254, %fd253;
fma.rn.f64 %fd256, %fd254, %fd253, %fd255;
mul.f64 %fd257, %fd256, %fd256;
mov.f64 %fd258, 0d3ED0EE258B7A8B04;
mov.f64 %fd259, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd260, %fd259, %fd257, %fd258;
mov.f64 %fd261, 0d3EF3B2669F02676F;
fma.rn.f64 %fd262, %fd260, %fd257, %fd261;
mov.f64 %fd263, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd264, %fd262, %fd257, %fd263;
mov.f64 %fd265, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd266, %fd264, %fd257, %fd265;
mov.f64 %fd267, 0d3F624924923BE72D;
fma.rn.f64 %fd268, %fd266, %fd257, %fd267;
mov.f64 %fd269, 0d3F8999999999A3C4;
fma.rn.f64 %fd270, %fd268, %fd257, %fd269;
mov.f64 %fd271, 0d3FB5555555555554;
fma.rn.f64 %fd272, %fd270, %fd257, %fd271;
sub.f64 %fd273, %fd254, %fd256;
add.f64 %fd274, %fd273, %fd273;
neg.f64 %fd275, %fd256;
fma.rn.f64 %fd276, %fd275, %fd254, %fd274;
mul.f64 %fd277, %fd253, %fd276;
mul.f64 %fd278, %fd257, %fd272;
fma.rn.f64 %fd279, %fd278, %fd256, %fd277;
xor.b32 %r146, %r205, -2147483648;
mov.u32 %r147, 1127219200;
mov.b64 %fd280, {%r146, %r147};
mov.u32 %r148, -2147483648;
mov.b64 %fd281, {%r148, %r147};
sub.f64 %fd282, %fd280, %fd281;
mov.f64 %fd283, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd284, %fd282, %fd283, %fd256;
neg.f64 %fd285, %fd282;
fma.rn.f64 %fd286, %fd285, %fd283, %fd284;
sub.f64 %fd287, %fd286, %fd256;
sub.f64 %fd288, %fd279, %fd287;
mov.f64 %fd289, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd290, %fd282, %fd289, %fd288;
add.f64 %fd431, %fd284, %fd290;
bra.uni BB195_43;

BB195_39:
mov.f64 %fd245, 0d7FF0000000000000;
fma.rn.f64 %fd246, %fd428, %fd245, %fd245;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r139}, %fd428;
}
mov.b32 %f4, %r139;
setp.eq.f32	%p36, %f4, 0f00000000;
selp.f64	%fd431, 0dFFF0000000000000, %fd246, %p36;

BB195_43:
mov.f64 %fd419, 0d3FF0000000000000;
sub.f64 %fd292, %fd419, %fd25;
mul.f64 %fd293, %fd292, %fd431;
fma.rn.f64 %fd294, %fd25, %fd35, %fd293;
mul.f64 %fd295, %fd26, %fd294;
neg.f64 %fd296, %fd295;
st.local.f64 [%rd239], %fd296;
add.s64 %rd239, %rd239, 8;
add.s64 %rd237, %rd237, 1024;
add.s32 %r197, %r197, 1;
setp.eq.s32	%p38, %r197, 0;
mov.u32 %r220, 7;
@%p38 bra BB195_65;
bra.uni BB195_25;

BB195_65:
add.u64 %rd220, %SP, 0;
cvta.to.local.u64 %rd33, %rd220;
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p54, %rs9, 0;
@%p54 bra BB195_80;
bra.uni BB195_66;

BB195_80:
ld.local.f64 %fd440, [%rd33];
mul.wide.u32 %rd147, %r220, 8;
add.s64 %rd148, %rd147, 34359738360;
shr.u64 %rd149, %rd148, 3;
cvt.u32.u64	%r79, %rd149;
setp.lt.s32	%p62, %r79, 1;
@%p62 bra BB195_82;

ld.local.f64 %fd405, [%rd33+8];
add.f64 %fd440, %fd440, %fd405;

BB195_82:
setp.lt.s32	%p63, %r79, 2;
@%p63 bra BB195_84;

ld.local.f64 %fd406, [%rd33+16];
add.f64 %fd440, %fd440, %fd406;

BB195_84:
setp.lt.s32	%p64, %r79, 3;
@%p64 bra BB195_86;

ld.local.f64 %fd407, [%rd33+24];
add.f64 %fd440, %fd440, %fd407;

BB195_86:
setp.lt.s32	%p65, %r79, 4;
@%p65 bra BB195_88;

ld.local.f64 %fd408, [%rd33+32];
add.f64 %fd440, %fd440, %fd408;

BB195_88:
setp.lt.s32	%p66, %r79, 5;
@%p66 bra BB195_90;

ld.local.f64 %fd409, [%rd33+40];
add.f64 %fd440, %fd440, %fd409;

BB195_90:
setp.lt.s32	%p67, %r79, 6;
@%p67 bra BB195_92;

ld.local.f64 %fd410, [%rd33+48];
add.f64 %fd440, %fd440, %fd410;
bra.uni BB195_92;

BB195_66:
setp.lt.s32	%p55, %r220, 1;
@%p55 bra BB195_68;

ld.local.f64 %fd398, [%rd33];
add.f64 %fd440, %fd440, %fd398;

BB195_68:
setp.lt.s32	%p56, %r220, 2;
@%p56 bra BB195_70;

ld.local.f64 %fd399, [%rd33+8];
add.f64 %fd440, %fd440, %fd399;

BB195_70:
setp.lt.s32	%p57, %r220, 3;
@%p57 bra BB195_72;

ld.local.f64 %fd400, [%rd33+16];
add.f64 %fd440, %fd440, %fd400;

BB195_72:
setp.lt.s32	%p58, %r220, 4;
@%p58 bra BB195_74;

ld.local.f64 %fd401, [%rd33+24];
add.f64 %fd440, %fd440, %fd401;

BB195_74:
setp.lt.s32	%p59, %r220, 5;
@%p59 bra BB195_76;

ld.local.f64 %fd402, [%rd33+32];
add.f64 %fd440, %fd440, %fd402;

BB195_76:
setp.lt.s32	%p60, %r220, 6;
@%p60 bra BB195_78;

ld.local.f64 %fd403, [%rd33+40];
add.f64 %fd440, %fd440, %fd403;

BB195_78:
setp.lt.s32	%p61, %r220, 7;
@%p61 bra BB195_92;

ld.local.f64 %fd404, [%rd33+48];
add.f64 %fd440, %fd440, %fd404;

BB195_92:
add.s64 %rd233, %rd233, 7168;
add.s32 %r223, %r223, 896;
setp.lt.s32	%p68, %r223, %r25;
add.s64 %rd238, %rd22, 7168;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p68 bra BB195_24;

BB195_93:
bar.sync 0;
@%p5 bra BB195_114;

ld.shared.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd245, %rd36;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd247, %rd240;
setp.eq.s64	%p70, %rd36, %rd247;
@%p70 bra BB195_98;

mov.u64 %rd246, %rd245;

BB195_96:
mov.u64 %rd242, %rd247;
mov.u64 %rd245, %rd246;
mov.u64 %rd246, %rd242;
ld.shared.u8 %rs12, [%rd240];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p71, %rs13, 1;
not.pred %p72, %p71;
ld.shared.u64 %rd41, [%rd240];
setp.lt.u64	%p73, %rd41, 2048;
or.pred %p74, %p72, %p73;
@!%p74 bra BB195_98;
bra.uni BB195_97;

BB195_97:
shr.u64 %rd152, %rd41, 1;
add.s64 %rd153, %rd240, %rd152;
add.s64 %rd240, %rd153, 16;
add.s64 %rd154, %rd246, %rd152;
add.s64 %rd247, %rd154, 16;
setp.ne.s64	%p75, %rd247, %rd36;
mov.u64 %rd245, %rd246;
@%p75 bra BB195_96;

BB195_98:
setp.eq.s64	%p77, %rd245, %rd36;
mov.pred %p100, 0;
@%p77 bra BB195_100;

ld.u64 %rd156, [%rd245];
shr.u64 %rd157, %rd156, 1;
add.s64 %rd158, %rd245, %rd157;
add.s64 %rd251, %rd158, 16;
setp.ne.s64	%p100, %rd251, %rd36;

BB195_100:
@%p100 bra BB195_106;
bra.uni BB195_101;

BB195_106:
ld.u64 %rd52, [%rd251];
and.b64 %rd173, %rd52, -32;
setp.eq.s64	%p81, %rd173, 2048;
cvt.u16.u64	%rs29, %rd52;
@%p81 bra BB195_109;

add.s64 %rd53, %rd251, 16;
ld.u64 %rd174, [%rd251+1040];
and.b64 %rd175, %rd174, 1;
add.s64 %rd176, %rd52, -2080;
and.b64 %rd177, %rd176, -2;
or.b64 %rd178, %rd175, %rd177;
st.u64 [%rd251+1040], %rd178;
st.u64 [%rd251+1048], %rd251;
cvt.u16.u64	%rs15, %rd176;
or.b16 %rs16, %rs15, 1;
and.b64 %rd179, %rd52, 1;
or.b64 %rd180, %rd179, 2048;
st.u64 [%rd251], %rd180;
st.u8 [%rd251+1040], %rs16;
ld.u64 %rd181, [%rd251+1040];
shr.u64 %rd54, %rd181, 1;
add.s64 %rd182, %rd54, %rd53;
add.s64 %rd183, %rd182, 1040;
ld.shared.u64 %rd184, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd183, %rd184;
cvt.u16.u64	%rs17, %rd52;
and.b16 %rs29, %rs17, 1;
@%p82 bra BB195_109;

add.s64 %rd185, %rd53, 1024;
st.u64 [%rd182+1048], %rd185;
ld.u8 %rs29, [%rd251];

BB195_109:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd251], %rs18;
bra.uni BB195_110;

BB195_101:
mov.u64 %rd160, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd161, %rd160;
sub.s64 %rd162, %rd36, %rd161;
add.s64 %rd163, %rd162, 1040;
ld.shared.u64 %rd164, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p78, %rd163, %rd164;
mov.u64 %rd249, -1;
mov.u64 %rd250, %rd36;
@%p78 bra BB195_103;

add.s64 %rd47, %rd36, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd47;
mov.u64 %rd249, %rd47;
mov.u64 %rd250, %rd47;

BB195_103:
mov.u64 %rd48, %rd250;
setp.eq.s64	%p79, %rd249, -1;
@%p79 bra BB195_105;

mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd36, %rd166;
add.s64 %rd168, %rd165, %rd167;
ld.shared.u64 %rd169, [%rd168];
and.b64 %rd170, %rd169, 1;
or.b64 %rd171, %rd170, 2048;
st.shared.u64 [%rd168], %rd171;
st.shared.u64 [%rd168+8], %rd245;
mov.u16 %rs14, 0;
st.shared.u8 [%rd168], %rs14;

BB195_105:
mov.u64 %rd251, %rd36;
setp.eq.s64	%p80, %rd36, %rd48;
mov.u64 %rd252, 0;
@%p80 bra BB195_111;

BB195_110:
add.s64 %rd252, %rd251, 16;

BB195_111:
mov.u64 %rd253, %rd252;
setp.ne.s64	%p83, %rd252, 0;
@%p83 bra BB195_113;

mov.u64 %rd187, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd187;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd253, [retval0+0];


	}

BB195_113:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd253;

BB195_114:
bar.sync 0;
ld.shared.u64 %rd61, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd188, %r2, 8;
add.s64 %rd62, %rd61, %rd188;
setp.eq.s16	%p84, %rs28, 0;
@%p84 bra BB195_116;

st.f64 [%rd62], %fd440;

BB195_116:
bar.sync 0;
mov.u32 %r178, 128;
min.s32 %r82, %r25, %r178;
setp.lt.s32	%p85, %r82, 2;
@%p85 bra BB195_121;

not.b32 %r83, %r2;
mov.u32 %r224, %r82;

BB195_118:
mov.u32 %r84, %r224;
shr.s32 %r85, %r84, 1;
setp.ge.s32	%p86, %r2, %r85;
@%p86 bra BB195_120;

add.s32 %r180, %r84, %r83;
mul.wide.s32 %rd189, %r180, 8;
add.s64 %rd190, %rd61, %rd189;
ld.f64 %fd411, [%rd190];
ld.f64 %fd412, [%rd62];
add.f64 %fd413, %fd412, %fd411;
st.f64 [%rd62], %fd413;

BB195_120:
bar.sync 0;
sub.s32 %r86, %r84, %r85;
setp.gt.s32	%p87, %r86, 1;
mov.u32 %r224, %r86;
@%p87 bra BB195_118;

BB195_121:
bar.sync 0;
setp.lt.s32	%p88, %r82, 1;
@%p88 bra BB195_123;

ld.f64 %fd414, [%rd61];
add.f64 %fd441, %fd441, %fd414;

BB195_123:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB195_139;
bra.uni BB195_124;

BB195_124:

	{ 
.reg .pred p; 
isspacep.shared p, %rd61; 
selp.u32 %r182, 1, 0, p; 
} 


	setp.eq.s32	%p89, %r182, 0;
@%p89 bra BB195_138;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd63, %rd61, %rd193;
setp.eq.s64	%p90, %rd61, 0;
@%p90 bra BB195_139;

add.s64 %rd194, %rd63, -16;
add.s64 %rd196, %rd192, %rd194;
add.s64 %rd65, %rd193, %rd194;
ld.shared.u8 %rs19, [%rd196];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd196], %rs20;
ld.shared.u64 %rd66, [%rd196+8];
setp.eq.s64	%p91, %rd66, 0;
mov.u64 %rd257, %rd65;
@%p91 bra BB195_132;

mov.u64 %rd67, %rd65;
ld.u8 %rs21, [%rd66];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p92, %rs22, 1;
mov.u64 %rd257, %rd67;
@!%p92 bra BB195_132;
bra.uni BB195_128;

BB195_128:
ld.u64 %rd69, [%rd66];
shr.u64 %rd70, %rd69, 1;
add.s64 %rd71, %rd66, 16;
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p93, %rd72, %rd198;
mov.u64 %rd257, %rd66;
@%p93 bra BB195_132;

ld.u8 %rs23, [%rd72];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p94, %rs24, 1;
mov.u64 %rd254, %rd66;
mov.u64 %rd257, %rd254;
@!%p94 bra BB195_132;
bra.uni BB195_130;

BB195_130:
ld.u64 %rd199, [%rd72];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd200, %rd70;
add.s64 %rd202, %rd201, 16;
shl.b64 %rd203, %rd202, 1;
and.b64 %rd204, %rd69, 1;
or.b64 %rd205, %rd203, %rd204;
st.u64 [%rd66], %rd205;
and.b64 %rd73, %rd202, 9223372036854775807;
add.s64 %rd206, %rd71, %rd73;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p95, %rd206, %rd207;
mov.u64 %rd255, %rd66;
mov.u64 %rd257, %rd255;
@%p95 bra BB195_132;

add.s64 %rd208, %rd73, %rd71;
st.u64 [%rd208+8], %rd66;
mov.u64 %rd257, %rd66;

BB195_132:
ld.u64 %rd76, [%rd257];
shr.u64 %rd77, %rd76, 1;
add.s64 %rd78, %rd257, 16;
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd209, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p96, %rd79, %rd209;
@%p96 bra BB195_136;

ld.u8 %rs25, [%rd79];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p97, %rs26, 1;
@!%p97 bra BB195_139;
bra.uni BB195_134;

BB195_134:
ld.u64 %rd210, [%rd79];
shr.u64 %rd211, %rd210, 1;
add.s64 %rd212, %rd211, %rd77;
add.s64 %rd213, %rd212, 16;
shl.b64 %rd214, %rd213, 1;
and.b64 %rd215, %rd76, 1;
or.b64 %rd216, %rd214, %rd215;
st.u64 [%rd257], %rd216;
and.b64 %rd80, %rd213, 9223372036854775807;
add.s64 %rd217, %rd78, %rd80;
ld.shared.u64 %rd218, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p98, %rd217, %rd218;
@%p98 bra BB195_139;

add.s64 %rd219, %rd80, %rd78;
st.u64 [%rd219+8], %rd257;
bra.uni BB195_139;

BB195_138:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd61;
call.uni 
free, 
(
param0
);


	}

BB195_139:
bar.sync 0;
@!%p3 bra BB195_141;
bra.uni BB195_140;

BB195_140:
mov.u64 %rd231, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd230, [%rd231+88];
mov.u64 %rd229, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI19bce_functor_weightsIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_SO_NS_9null_typeESP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u32 %r188, [%rd229+132];
mov.u32 %r187, %ctaid.x;
add.s32 %r186, %r187, %r188;
cvt.s64.s32	%rd228, %r186;
shl.b64 %rd227, %rd228, 3;
cvta.to.global.u64 %rd226, %rd230;
add.s64 %rd225, %rd226, %rd227;
st.global.f64 [%rd225], %fd441;

BB195_141:
ret;

BB195_136:
setp.lt.u64	%p99, %rd79, %rd257;
@%p99 bra BB195_139;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd257;
bra.uni BB195_139;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB196_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB196_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB196_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB196_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB196_4;

BB196_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB197_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB197_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB197_4;

BB197_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB197_3;

BB197_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB198_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB198_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB198_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB198_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB198_4;

BB198_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB199_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB199_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB199_4;

BB199_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB199_3;

BB199_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .b32 %r<68>;
.reg .f64 %fd<82>;
.reg .b64 %rd<164>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB200_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd60;

BB200_2:
mov.u64 %rd145, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f64 %fd81, [%rd3+-8];
add.s64 %rd4, %rd56, -8;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 3;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB200_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 8;
add.s64 %rd144, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB200_4:
sub.s64 %rd67, %rd4, %rd145;
shr.u64 %rd68, %rd67, 3;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB200_6;
bra.uni BB200_5;

BB200_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB200_8;

ld.global.f64 %fd74, [%rd144];
mov.u32 %r66, 1;

BB200_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB200_10;

ld.global.f64 %fd75, [%rd144+1024];
add.s32 %r66, %r66, 1;

BB200_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB200_12;

ld.global.f64 %fd76, [%rd144+2048];
add.s32 %r66, %r66, 1;

BB200_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB200_14;

ld.global.f64 %fd77, [%rd144+3072];
add.s32 %r66, %r66, 1;

BB200_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB200_16;

ld.global.f64 %fd78, [%rd144+4096];
add.s32 %r66, %r66, 1;

BB200_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB200_18;

ld.global.f64 %fd79, [%rd144+5120];
add.s32 %r66, %r66, 1;

BB200_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB200_20;

ld.global.f64 %fd73, [%rd144+6144];
add.s32 %r66, %r66, 1;
bra.uni BB200_20;

BB200_5:
ld.global.f64 %fd74, [%rd144];
ld.global.f64 %fd75, [%rd144+1024];
ld.global.f64 %fd76, [%rd144+2048];
ld.global.f64 %fd77, [%rd144+3072];
ld.global.f64 %fd78, [%rd144+4096];
ld.global.f64 %fd79, [%rd144+5120];
ld.global.f64 %fd73, [%rd144+6144];
mov.u32 %r66, 7;

BB200_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB200_22;
bra.uni BB200_21;

BB200_22:
mul.wide.u32 %rd69, %r66, 8;
add.s64 %rd70, %rd69, 34359738360;
shr.u64 %rd71, %rd70, 3;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f64 %fd58, %fd74, %fd75;
selp.f64	%fd59, %fd58, %fd74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f64 %fd60, %fd59, %fd76;
selp.f64	%fd61, %fd60, %fd59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f64 %fd62, %fd61, %fd77;
selp.f64	%fd63, %fd62, %fd61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f64 %fd64, %fd63, %fd78;
selp.f64	%fd65, %fd64, %fd63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f64 %fd66, %fd65, %fd79;
selp.f64	%fd67, %fd66, %fd65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f64 %fd68, %fd67, %fd73;
selp.f64	%fd80, %fd68, %fd67, %p30;
bra.uni BB200_23;

BB200_21:
setp.gt.s32	%p18, %r66, 0;
add.f64 %fd45, %fd80, %fd74;
selp.f64	%fd46, %fd45, %fd80, %p18;
add.f64 %fd47, %fd46, %fd75;
setp.gt.s32	%p19, %r66, 1;
selp.f64	%fd48, %fd47, %fd46, %p19;
add.f64 %fd49, %fd48, %fd76;
setp.gt.s32	%p20, %r66, 2;
selp.f64	%fd50, %fd49, %fd48, %p20;
add.f64 %fd51, %fd50, %fd77;
setp.gt.s32	%p21, %r66, 3;
selp.f64	%fd52, %fd51, %fd50, %p21;
add.f64 %fd53, %fd52, %fd78;
setp.gt.s32	%p22, %r66, 4;
selp.f64	%fd54, %fd53, %fd52, %p22;
add.f64 %fd55, %fd54, %fd79;
setp.gt.s32	%p23, %r66, 5;
selp.f64	%fd56, %fd55, %fd54, %p23;
add.f64 %fd57, %fd56, %fd73;
setp.gt.s32	%p24, %r66, 6;
selp.f64	%fd80, %fd57, %fd56, %p24;

BB200_23:
add.s64 %rd145, %rd145, 7168;
add.s64 %rd144, %rd144, 7168;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB200_4;

BB200_24:
bar.sync 0;
@%p5 bra BB200_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd151, %rd10;
mov.u64 %rd146, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd153, %rd146;
setp.eq.s64	%p33, %rd10, %rd153;
@%p33 bra BB200_29;

mov.u64 %rd152, %rd151;

BB200_27:
mov.u64 %rd148, %rd153;
mov.u64 %rd151, %rd152;
mov.u64 %rd152, %rd148;
ld.shared.u8 %rs30, [%rd146];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd146];
setp.lt.u64	%p36, %rd15, 2048;
or.pred %p37, %p35, %p36;
@!%p37 bra BB200_29;
bra.uni BB200_28;

BB200_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd146, %rd74;
add.s64 %rd146, %rd75, 16;
add.s64 %rd76, %rd152, %rd74;
add.s64 %rd153, %rd76, 16;
setp.ne.s64	%p38, %rd153, %rd10;
mov.u64 %rd151, %rd152;
@%p38 bra BB200_27;

BB200_29:
setp.eq.s64	%p40, %rd151, %rd10;
mov.pred %p63, 0;
@%p40 bra BB200_31;

ld.u64 %rd78, [%rd151];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd151, %rd79;
add.s64 %rd157, %rd80, 16;
setp.ne.s64	%p63, %rd157, %rd10;

BB200_31:
@%p63 bra BB200_37;
bra.uni BB200_32;

BB200_37:
ld.u64 %rd26, [%rd157];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 2048;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB200_40;

add.s64 %rd27, %rd157, 16;
ld.u64 %rd96, [%rd157+1040];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -2080;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd157+1040], %rd100;
st.u64 [%rd157+1048], %rd157;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 2048;
st.u64 [%rd157], %rd102;
st.u8 [%rd157+1040], %rs34;
ld.u64 %rd103, [%rd157+1040];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 1040;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB200_40;

add.s64 %rd107, %rd27, 1024;
st.u64 [%rd104+1048], %rd107;
ld.u8 %rs47, [%rd157];

BB200_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd157], %rs36;
bra.uni BB200_41;

BB200_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 1040;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd155, -1;
mov.u64 %rd156, %rd10;
@%p41 bra BB200_34;

add.s64 %rd21, %rd10, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd155, %rd21;
mov.u64 %rd156, %rd21;

BB200_34:
mov.u64 %rd22, %rd156;
setp.eq.s64	%p42, %rd155, -1;
@%p42 bra BB200_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 2048;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd151;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB200_36:
mov.u64 %rd157, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd158, 0;
@%p43 bra BB200_42;

BB200_41:
add.s64 %rd158, %rd157, 16;

BB200_42:
mov.u64 %rd159, %rd158;
setp.ne.s64	%p46, %rd158, 0;
@%p46 bra BB200_44;

mov.u64 %rd109, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd159, [retval0+0];


	}

BB200_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd159;

BB200_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 8;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB200_47;

st.f64 [%rd36], %fd80;

BB200_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB200_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB200_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB200_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 8;
add.s64 %rd112, %rd35, %rd111;
ld.f64 %fd69, [%rd112];
ld.f64 %fd70, [%rd36];
add.f64 %fd71, %fd70, %fd69;
st.f64 [%rd36], %fd71;

BB200_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB200_49;

BB200_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB200_54;

ld.f64 %fd72, [%rd35];
add.f64 %fd81, %fd81, %fd72;

BB200_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB200_70;
bra.uni BB200_55;

BB200_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB200_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB200_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd163, %rd39;
@%p54 bra BB200_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd163, %rd41;
@!%p55 bra BB200_63;
bra.uni BB200_59;

BB200_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd163, %rd40;
@%p56 bra BB200_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd160, %rd40;
mov.u64 %rd163, %rd160;
@!%p57 bra BB200_63;
bra.uni BB200_61;

BB200_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd161;
@%p58 bra BB200_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd163, %rd40;

BB200_63:
ld.u64 %rd50, [%rd163];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd163, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB200_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB200_70;
bra.uni BB200_65;

BB200_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd163], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB200_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd163;
bra.uni BB200_70;

BB200_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB200_70:
bar.sync 0;
@!%p3 bra BB200_72;
bra.uni BB200_71;

BB200_71:
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEESS_SS_NS_4plusIdEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd142, %rd143;
st.global.f64 [%rd142], %fd81;

BB200_72:
ret;

BB200_67:
setp.lt.u64	%p62, %rd53, %rd163;
@%p62 bra BB200_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd163;
bra.uni BB200_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB201_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd12;

BB201_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB201_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB201_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB201_4;

BB201_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB202_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd19;

BB202_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB202_4;

BB202_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB202_3;

BB202_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot203[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<101>;
.reg .b16 %rs<30>;
.reg .f32 %f<7>;
.reg .b32 %r<225>;
.reg .f64 %fd<436>;
.reg .b64 %rd<251>;


mov.u64 %rd250, __local_depot203;
cvta.local.u64 %SP, %rd250;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
cvta.to.global.u64 %rd3, %rd2;
ld.param.u64 %rd79, [%rd1+24];
cvta.to.global.u64 %rd4, %rd79;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd80, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd81, %rd80;
setp.eq.s64	%p6, %rd81, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB203_2;

ld.param.s32 %rd82, [%rd1+112];
mov.u32 %r87, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r87;
mov.u64 %rd83, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd84, %rd83;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd84;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd82;

BB203_2:
ld.param.u64 %rd5, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
ld.param.u64 %rd7, [%rd1+64];
ld.param.u64 %rd8, [%rd1+72];
ld.param.f64 %fd435, [%rd1+88];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd9, %r4;
mul.lo.s64 %rd85, %rd9, %rd6;
min.s64 %rd10, %rd8, %rd9;
add.s64 %rd11, %rd10, %rd85;
setp.lt.s64	%p8, %rd9, %rd8;
selp.u64	%rd86, 1, 0, %p8;
add.s64 %rd87, %rd86, %rd6;
add.s64 %rd88, %rd87, %rd11;
mul.lo.s64 %rd89, %rd88, %rd7;
min.s64 %rd12, %rd89, %rd5;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd227, %rd12;
@%p9 bra BB203_22;

add.s64 %rd13, %rd12, -1;
shl.b64 %rd90, %rd12, 3;
add.s64 %rd91, %rd90, -8;
add.s64 %rd92, %rd3, %rd91;
add.s64 %rd93, %rd4, %rd91;
ld.global.f64 %fd2, [%rd93];
ld.global.f64 %fd3, [%rd92];
setp.le.f64	%p10, %fd3, 0d3FF0000000000000;
setp.ge.f64	%p11, %fd3, 0d0000000000000000;
and.pred %p12, %p11, %p10;
@%p12 bra BB203_5;

mov.u64 %rd94, $str2;
cvta.global.u64 %rd95, %rd94;
mov.u64 %rd96, $str1;
cvta.global.u64 %rd97, %rd96;
mov.u64 %rd98, __T232;
cvta.global.u64 %rd99, %rd98;
mov.u32 %r88, 42;
mov.u64 %rd100, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd95;
.param .b64 param1;
st.param.b64	[param1+0], %rd97;
.param .b32 param2;
st.param.b32	[param2+0], %r88;
.param .b64 param3;
st.param.b64	[param3+0], %rd99;
.param .b64 param4;
st.param.b64	[param4+0], %rd100;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB203_5:
setp.eq.f64	%p13, %fd3, 0d0000000000000000;
mov.f64 %fd416, 0dC03BA18A998FFFA0;
@%p13 bra BB203_13;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd3;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd3;
}
mov.u32 %r191, -1023;
setp.gt.s32	%p14, %r189, 1048575;
mov.f64 %fd414, %fd3;
@%p14 bra BB203_8;

mul.f64 %fd4, %fd3, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd4;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd4;
}
mov.u32 %r191, -1077;
mov.f64 %fd414, %fd4;

BB203_8:
mov.f64 %fd5, %fd414;
add.s32 %r91, %r189, -1;
setp.lt.u32	%p15, %r91, 2146435071;
@%p15 bra BB203_10;
bra.uni BB203_9;

BB203_10:
shr.u32 %r93, %r189, 20;
add.s32 %r192, %r191, %r93;
and.b32 %r94, %r189, -2146435073;
or.b32 %r95, %r94, 1072693248;
mov.b64 %fd415, {%r190, %r95};
setp.lt.s32	%p17, %r95, 1073127583;
@%p17 bra BB203_12;

{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd415;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd415;
}
add.s32 %r98, %r97, -1048576;
mov.b64 %fd415, {%r96, %r98};
add.s32 %r192, %r192, 1;

BB203_12:
add.f64 %fd95, %fd415, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd94,%fd95;

	neg.f64 %fd96, %fd95;
mov.f64 %fd97, 0d3FF0000000000000;
fma.rn.f64 %fd98, %fd96, %fd94, %fd97;
fma.rn.f64 %fd99, %fd98, %fd98, %fd98;
fma.rn.f64 %fd100, %fd99, %fd94, %fd94;
add.f64 %fd101, %fd415, 0dBFF0000000000000;
mul.f64 %fd102, %fd101, %fd100;
fma.rn.f64 %fd103, %fd101, %fd100, %fd102;
mul.f64 %fd104, %fd103, %fd103;
mov.f64 %fd105, 0d3ED0EE258B7A8B04;
mov.f64 %fd106, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd107, %fd106, %fd104, %fd105;
mov.f64 %fd108, 0d3EF3B2669F02676F;
fma.rn.f64 %fd109, %fd107, %fd104, %fd108;
mov.f64 %fd110, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd111, %fd109, %fd104, %fd110;
mov.f64 %fd112, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd113, %fd111, %fd104, %fd112;
mov.f64 %fd114, 0d3F624924923BE72D;
fma.rn.f64 %fd115, %fd113, %fd104, %fd114;
mov.f64 %fd116, 0d3F8999999999A3C4;
fma.rn.f64 %fd117, %fd115, %fd104, %fd116;
mov.f64 %fd118, 0d3FB5555555555554;
fma.rn.f64 %fd119, %fd117, %fd104, %fd118;
sub.f64 %fd120, %fd101, %fd103;
add.f64 %fd121, %fd120, %fd120;
neg.f64 %fd122, %fd103;
fma.rn.f64 %fd123, %fd122, %fd101, %fd121;
mul.f64 %fd124, %fd100, %fd123;
mul.f64 %fd125, %fd104, %fd119;
fma.rn.f64 %fd126, %fd125, %fd103, %fd124;
xor.b32 %r99, %r192, -2147483648;
mov.u32 %r100, 1127219200;
mov.b64 %fd127, {%r99, %r100};
mov.u32 %r101, -2147483648;
mov.b64 %fd128, {%r101, %r100};
sub.f64 %fd129, %fd127, %fd128;
mov.f64 %fd130, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd131, %fd129, %fd130, %fd103;
neg.f64 %fd132, %fd129;
fma.rn.f64 %fd133, %fd132, %fd130, %fd131;
sub.f64 %fd134, %fd133, %fd103;
sub.f64 %fd135, %fd126, %fd134;
mov.f64 %fd136, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd137, %fd129, %fd136, %fd135;
add.f64 %fd416, %fd131, %fd137;
bra.uni BB203_13;

BB203_9:
mov.f64 %fd92, 0d7FF0000000000000;
fma.rn.f64 %fd93, %fd5, %fd92, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd5;
}
mov.b32 %f1, %r92;
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f64	%fd416, 0dFFF0000000000000, %fd93, %p16;

BB203_13:
mov.f64 %fd419, 0dC03BA18A998FFFA0;
mov.f64 %fd139, 0d3FF0000000000000;
sub.f64 %fd417, %fd139, %fd3;
setp.eq.f64	%p18, %fd417, 0d0000000000000000;
@%p18 bra BB203_21;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r193}, %fd417;
}
{
.reg .b32 %temp; 
mov.b64 {%r194, %temp}, %fd417;
}
mov.u32 %r195, -1023;
setp.gt.s32	%p19, %r193, 1048575;
@%p19 bra BB203_16;

mul.f64 %fd417, %fd417, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r193}, %fd417;
}
{
.reg .b32 %temp; 
mov.b64 {%r194, %temp}, %fd417;
}
mov.u32 %r195, -1077;

BB203_16:
add.s32 %r104, %r193, -1;
setp.lt.u32	%p20, %r104, 2146435071;
@%p20 bra BB203_18;
bra.uni BB203_17;

BB203_18:
shr.u32 %r106, %r193, 20;
add.s32 %r196, %r195, %r106;
and.b32 %r107, %r193, -2146435073;
or.b32 %r108, %r107, 1072693248;
mov.b64 %fd418, {%r194, %r108};
setp.lt.s32	%p22, %r108, 1073127583;
@%p22 bra BB203_20;

{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd418;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd418;
}
add.s32 %r111, %r110, -1048576;
mov.b64 %fd418, {%r109, %r111};
add.s32 %r196, %r196, 1;

BB203_20:
add.f64 %fd143, %fd418, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd142,%fd143;

	neg.f64 %fd144, %fd143;
fma.rn.f64 %fd146, %fd144, %fd142, %fd139;
fma.rn.f64 %fd147, %fd146, %fd146, %fd146;
fma.rn.f64 %fd148, %fd147, %fd142, %fd142;
add.f64 %fd149, %fd418, 0dBFF0000000000000;
mul.f64 %fd150, %fd149, %fd148;
fma.rn.f64 %fd151, %fd149, %fd148, %fd150;
mul.f64 %fd152, %fd151, %fd151;
mov.f64 %fd153, 0d3ED0EE258B7A8B04;
mov.f64 %fd154, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd155, %fd154, %fd152, %fd153;
mov.f64 %fd156, 0d3EF3B2669F02676F;
fma.rn.f64 %fd157, %fd155, %fd152, %fd156;
mov.f64 %fd158, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd159, %fd157, %fd152, %fd158;
mov.f64 %fd160, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd161, %fd159, %fd152, %fd160;
mov.f64 %fd162, 0d3F624924923BE72D;
fma.rn.f64 %fd163, %fd161, %fd152, %fd162;
mov.f64 %fd164, 0d3F8999999999A3C4;
fma.rn.f64 %fd165, %fd163, %fd152, %fd164;
mov.f64 %fd166, 0d3FB5555555555554;
fma.rn.f64 %fd167, %fd165, %fd152, %fd166;
sub.f64 %fd168, %fd149, %fd151;
add.f64 %fd169, %fd168, %fd168;
neg.f64 %fd170, %fd151;
fma.rn.f64 %fd171, %fd170, %fd149, %fd169;
mul.f64 %fd172, %fd148, %fd171;
mul.f64 %fd173, %fd152, %fd167;
fma.rn.f64 %fd174, %fd173, %fd151, %fd172;
xor.b32 %r112, %r196, -2147483648;
mov.u32 %r113, 1127219200;
mov.b64 %fd175, {%r112, %r113};
mov.u32 %r114, -2147483648;
mov.b64 %fd176, {%r114, %r113};
sub.f64 %fd177, %fd175, %fd176;
mov.f64 %fd178, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd179, %fd177, %fd178, %fd151;
neg.f64 %fd180, %fd177;
fma.rn.f64 %fd181, %fd180, %fd178, %fd179;
sub.f64 %fd182, %fd181, %fd151;
sub.f64 %fd183, %fd174, %fd182;
mov.f64 %fd184, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd185, %fd177, %fd184, %fd183;
add.f64 %fd419, %fd179, %fd185;
bra.uni BB203_21;

BB203_17:
mov.f64 %fd140, 0d7FF0000000000000;
fma.rn.f64 %fd141, %fd417, %fd140, %fd140;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r105}, %fd417;
}
mov.b32 %f2, %r105;
setp.eq.f32	%p21, %f2, 0f00000000;
selp.f64	%fd419, 0dFFF0000000000000, %fd141, %p21;

BB203_21:
mov.f64 %fd412, 0d3FF0000000000000;
sub.f64 %fd187, %fd412, %fd2;
mul.f64 %fd188, %fd187, %fd419;
fma.rn.f64 %fd189, %fd2, %fd416, %fd188;
neg.f64 %fd435, %fd189;
mov.u64 %rd227, %rd13;

BB203_22:
mov.u64 %rd217, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd216, [%rd217+16];
mul.lo.s64 %rd103, %rd11, %rd7;
shl.b64 %rd104, %rd103, 3;
add.s64 %rd229, %rd216, %rd104;
shl.b64 %rd106, %rd227, 3;
add.s64 %rd17, %rd216, %rd106;
sub.s64 %rd107, %rd229, %rd17;
shr.u64 %rd108, %rd107, 3;
neg.s64 %rd109, %rd108;
cvt.u32.u64	%r25, %rd109;
mov.u16 %rs28, 0;
setp.lt.s32	%p23, %r25, 1;
@%p23 bra BB203_93;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u32 %r185, [%rd219+124];
ld.param.u64 %rd218, [%rd219+56];
mov.u32 %r184, %ctaid.x;
add.s32 %r116, %r185, %r184;
cvt.s64.s32	%rd111, %r116;
mul.lo.s64 %rd112, %rd218, %rd111;
add.s64 %rd113, %rd10, %rd112;
mul.lo.s64 %rd114, %rd7, %rd113;
neg.s64 %rd115, %rd114;
cvt.s64.s32	%rd116, %r2;
sub.s64 %rd18, %rd115, %rd116;
mov.u16 %rs27, 0;
mov.u32 %r115, 0;
mov.u64 %rd228, 0;
mov.u32 %r223, %r115;

BB203_24:
add.s64 %rd230, %rd18, %rd228;
sub.s64 %rd117, %rd229, %rd17;
shr.u64 %rd118, %rd117, 3;
neg.s64 %rd119, %rd118;
cvt.u32.u64	%r120, %rd119;
setp.lt.s32	%p24, %r120, 896;
mov.u32 %r121, 896;
min.s32 %r27, %r120, %r121;
add.u64 %rd120, %SP, 0;
cvta.to.local.u64 %rd231, %rd120;
mov.u32 %r197, -7;
mov.u32 %r206, %r197;
mov.u32 %r207, %r2;
mov.u32 %r221, %r115;
@%p24 bra BB203_44;
bra.uni BB203_25;

BB203_44:
mov.u32 %r217, %r221;
mov.u32 %r222, %r217;
mov.u32 %r52, %r207;
setp.ge.s32	%p39, %r52, %r27;
@%p39 bra BB203_64;

shl.b64 %rd131, %rd230, 3;
sub.s64 %rd132, %rd4, %rd131;
sub.s64 %rd133, %rd3, %rd131;
ld.global.f64 %fd43, [%rd133];
ld.global.f64 %fd44, [%rd132];
setp.le.f64	%p40, %fd43, 0d3FF0000000000000;
setp.ge.f64	%p41, %fd43, 0d0000000000000000;
and.pred %p42, %p41, %p40;
@%p42 bra BB203_47;

mov.u64 %rd134, $str2;
cvta.global.u64 %rd135, %rd134;
mov.u64 %rd136, $str1;
cvta.global.u64 %rd137, %rd136;
mov.u64 %rd138, __T232;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r150, 42;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd135;
.param .b64 param1;
st.param.b64	[param1+0], %rd137;
.param .b32 param2;
st.param.b32	[param2+0], %r150;
.param .b64 param3;
st.param.b64	[param3+0], %rd139;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB203_47:
setp.eq.f64	%p43, %fd43, 0d0000000000000000;
mov.f64 %fd292, 0dC03BA18A998FFFA0;
mov.f64 %fd433, %fd292;
@%p43 bra BB203_55;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r208}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%r209, %temp}, %fd43;
}
mov.u32 %r210, -1023;
setp.gt.s32	%p44, %r208, 1048575;
mov.f64 %fd427, %fd43;
@%p44 bra BB203_50;

mul.f64 %fd45, %fd43, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r208}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%r209, %temp}, %fd45;
}
mov.u32 %r210, -1077;
mov.f64 %fd427, %fd45;

BB203_50:
mov.f64 %fd46, %fd427;
add.s32 %r153, %r208, -1;
setp.lt.u32	%p45, %r153, 2146435071;
@%p45 bra BB203_52;
bra.uni BB203_51;

BB203_52:
shr.u32 %r155, %r208, 20;
add.s32 %r211, %r210, %r155;
and.b32 %r156, %r208, -2146435073;
or.b32 %r157, %r156, 1072693248;
mov.b64 %fd428, {%r209, %r157};
setp.lt.s32	%p47, %r157, 1073127583;
@%p47 bra BB203_54;

{
.reg .b32 %temp; 
mov.b64 {%r158, %temp}, %fd428;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r159}, %fd428;
}
add.s32 %r160, %r159, -1048576;
mov.b64 %fd428, {%r158, %r160};
add.s32 %r211, %r211, 1;

BB203_54:
add.f64 %fd296, %fd428, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd295,%fd296;

	neg.f64 %fd297, %fd296;
mov.f64 %fd298, 0d3FF0000000000000;
fma.rn.f64 %fd299, %fd297, %fd295, %fd298;
fma.rn.f64 %fd300, %fd299, %fd299, %fd299;
fma.rn.f64 %fd301, %fd300, %fd295, %fd295;
add.f64 %fd302, %fd428, 0dBFF0000000000000;
mul.f64 %fd303, %fd302, %fd301;
fma.rn.f64 %fd304, %fd302, %fd301, %fd303;
mul.f64 %fd305, %fd304, %fd304;
mov.f64 %fd306, 0d3ED0EE258B7A8B04;
mov.f64 %fd307, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd308, %fd307, %fd305, %fd306;
mov.f64 %fd309, 0d3EF3B2669F02676F;
fma.rn.f64 %fd310, %fd308, %fd305, %fd309;
mov.f64 %fd311, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd312, %fd310, %fd305, %fd311;
mov.f64 %fd313, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd314, %fd312, %fd305, %fd313;
mov.f64 %fd315, 0d3F624924923BE72D;
fma.rn.f64 %fd316, %fd314, %fd305, %fd315;
mov.f64 %fd317, 0d3F8999999999A3C4;
fma.rn.f64 %fd318, %fd316, %fd305, %fd317;
mov.f64 %fd319, 0d3FB5555555555554;
fma.rn.f64 %fd320, %fd318, %fd305, %fd319;
sub.f64 %fd321, %fd302, %fd304;
add.f64 %fd322, %fd321, %fd321;
neg.f64 %fd323, %fd304;
fma.rn.f64 %fd324, %fd323, %fd302, %fd322;
mul.f64 %fd325, %fd301, %fd324;
mul.f64 %fd326, %fd305, %fd320;
fma.rn.f64 %fd327, %fd326, %fd304, %fd325;
xor.b32 %r161, %r211, -2147483648;
mov.u32 %r162, 1127219200;
mov.b64 %fd328, {%r161, %r162};
mov.u32 %r163, -2147483648;
mov.b64 %fd329, {%r163, %r162};
sub.f64 %fd330, %fd328, %fd329;
mov.f64 %fd331, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd332, %fd330, %fd331, %fd304;
neg.f64 %fd333, %fd330;
fma.rn.f64 %fd334, %fd333, %fd331, %fd332;
sub.f64 %fd335, %fd334, %fd304;
sub.f64 %fd336, %fd327, %fd335;
mov.f64 %fd337, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd338, %fd330, %fd337, %fd336;
add.f64 %fd51, %fd332, %fd338;
mov.f64 %fd433, %fd51;
bra.uni BB203_55;

BB203_51:
mov.f64 %fd293, 0d7FF0000000000000;
fma.rn.f64 %fd294, %fd46, %fd293, %fd293;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r154}, %fd46;
}
mov.b32 %f5, %r154;
setp.eq.f32	%p46, %f5, 0f00000000;
selp.f64	%fd47, 0dFFF0000000000000, %fd294, %p46;
mov.f64 %fd433, %fd47;

BB203_55:
mov.f64 %fd52, %fd433;
mov.f64 %fd340, 0d3FF0000000000000;
sub.f64 %fd429, %fd340, %fd43;
setp.eq.f64	%p48, %fd429, 0d0000000000000000;
mov.f64 %fd432, %fd292;
@%p48 bra BB203_63;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r212}, %fd429;
}
{
.reg .b32 %temp; 
mov.b64 {%r213, %temp}, %fd429;
}
mov.u32 %r214, -1023;
setp.gt.s32	%p49, %r212, 1048575;
@%p49 bra BB203_58;

mul.f64 %fd429, %fd429, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r212}, %fd429;
}
{
.reg .b32 %temp; 
mov.b64 {%r213, %temp}, %fd429;
}
mov.u32 %r214, -1077;

BB203_58:
add.s32 %r166, %r212, -1;
setp.lt.u32	%p50, %r166, 2146435071;
@%p50 bra BB203_60;
bra.uni BB203_59;

BB203_60:
shr.u32 %r168, %r212, 20;
add.s32 %r215, %r214, %r168;
and.b32 %r169, %r212, -2146435073;
or.b32 %r170, %r169, 1072693248;
mov.b64 %fd430, {%r213, %r170};
setp.lt.s32	%p52, %r170, 1073127583;
@%p52 bra BB203_62;

{
.reg .b32 %temp; 
mov.b64 {%r171, %temp}, %fd430;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r172}, %fd430;
}
add.s32 %r173, %r172, -1048576;
mov.b64 %fd430, {%r171, %r173};
add.s32 %r215, %r215, 1;

BB203_62:
mov.f64 %fd410, 0d3FF0000000000000;
add.f64 %fd344, %fd430, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd343,%fd344;

	neg.f64 %fd345, %fd344;
fma.rn.f64 %fd347, %fd345, %fd343, %fd410;
fma.rn.f64 %fd348, %fd347, %fd347, %fd347;
fma.rn.f64 %fd349, %fd348, %fd343, %fd343;
add.f64 %fd350, %fd430, 0dBFF0000000000000;
mul.f64 %fd351, %fd350, %fd349;
fma.rn.f64 %fd352, %fd350, %fd349, %fd351;
mul.f64 %fd353, %fd352, %fd352;
mov.f64 %fd354, 0d3ED0EE258B7A8B04;
mov.f64 %fd355, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd356, %fd355, %fd353, %fd354;
mov.f64 %fd357, 0d3EF3B2669F02676F;
fma.rn.f64 %fd358, %fd356, %fd353, %fd357;
mov.f64 %fd359, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd360, %fd358, %fd353, %fd359;
mov.f64 %fd361, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd362, %fd360, %fd353, %fd361;
mov.f64 %fd363, 0d3F624924923BE72D;
fma.rn.f64 %fd364, %fd362, %fd353, %fd363;
mov.f64 %fd365, 0d3F8999999999A3C4;
fma.rn.f64 %fd366, %fd364, %fd353, %fd365;
mov.f64 %fd367, 0d3FB5555555555554;
fma.rn.f64 %fd368, %fd366, %fd353, %fd367;
sub.f64 %fd369, %fd350, %fd352;
add.f64 %fd370, %fd369, %fd369;
neg.f64 %fd371, %fd352;
fma.rn.f64 %fd372, %fd371, %fd350, %fd370;
mul.f64 %fd373, %fd349, %fd372;
mul.f64 %fd374, %fd353, %fd368;
fma.rn.f64 %fd375, %fd374, %fd352, %fd373;
xor.b32 %r174, %r215, -2147483648;
mov.u32 %r175, 1127219200;
mov.b64 %fd376, {%r174, %r175};
mov.u32 %r176, -2147483648;
mov.b64 %fd377, {%r176, %r175};
sub.f64 %fd378, %fd376, %fd377;
mov.f64 %fd379, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd380, %fd378, %fd379, %fd352;
neg.f64 %fd381, %fd378;
fma.rn.f64 %fd382, %fd381, %fd379, %fd380;
sub.f64 %fd383, %fd382, %fd352;
sub.f64 %fd384, %fd375, %fd383;
mov.f64 %fd385, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd386, %fd378, %fd385, %fd384;
add.f64 %fd432, %fd380, %fd386;
bra.uni BB203_63;

BB203_59:
mov.f64 %fd341, 0d7FF0000000000000;
fma.rn.f64 %fd342, %fd429, %fd341, %fd341;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r167}, %fd429;
}
mov.b32 %f6, %r167;
setp.eq.f32	%p51, %f6, 0f00000000;
selp.f64	%fd432, 0dFFF0000000000000, %fd342, %p51;

BB203_63:
mov.f64 %fd409, 0d3FF0000000000000;
sub.f64 %fd388, %fd409, %fd44;
mul.f64 %fd389, %fd388, %fd432;
fma.rn.f64 %fd390, %fd44, %fd52, %fd389;
neg.f64 %fd391, %fd390;
st.local.f64 [%rd231], %fd391;
add.s32 %r222, %r222, 1;

BB203_64:
mov.u32 %r75, %r222;
add.s32 %r76, %r52, 128;
add.s64 %rd231, %rd231, 8;
add.s64 %rd230, %rd230, -128;
add.s32 %r206, %r206, 1;
setp.ne.s32	%p53, %r206, 0;
mov.u32 %r207, %r76;
mov.u32 %r220, %r75;
mov.u32 %r221, %r75;
@%p53 bra BB203_44;
bra.uni BB203_65;

BB203_25:
shl.b64 %rd121, %rd230, 3;
sub.s64 %rd122, %rd3, %rd121;
sub.s64 %rd123, %rd4, %rd121;
ld.global.f64 %fd24, [%rd123];
ld.global.f64 %fd25, [%rd122];
setp.le.f64	%p25, %fd25, 0d3FF0000000000000;
setp.ge.f64	%p26, %fd25, 0d0000000000000000;
and.pred %p27, %p26, %p25;
@%p27 bra BB203_27;

mov.u64 %rd124, $str2;
cvta.global.u64 %rd125, %rd124;
mov.u64 %rd126, $str1;
cvta.global.u64 %rd127, %rd126;
mov.u64 %rd128, __T232;
cvta.global.u64 %rd129, %rd128;
mov.u32 %r122, 42;
mov.u64 %rd130, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd125;
.param .b64 param1;
st.param.b64	[param1+0], %rd127;
.param .b32 param2;
st.param.b32	[param2+0], %r122;
.param .b64 param3;
st.param.b64	[param3+0], %rd129;
.param .b64 param4;
st.param.b64	[param4+0], %rd130;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB203_27:
setp.eq.f64	%p28, %fd25, 0d0000000000000000;
mov.f64 %fd192, 0dC03BA18A998FFFA0;
mov.f64 %fd426, %fd192;
@%p28 bra BB203_35;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r198}, %fd25;
}
{
.reg .b32 %temp; 
mov.b64 {%r199, %temp}, %fd25;
}
mov.u32 %r200, -1023;
setp.gt.s32	%p29, %r198, 1048575;
mov.f64 %fd420, %fd25;
@%p29 bra BB203_30;

mul.f64 %fd26, %fd25, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r198}, %fd26;
}
{
.reg .b32 %temp; 
mov.b64 {%r199, %temp}, %fd26;
}
mov.u32 %r200, -1077;
mov.f64 %fd420, %fd26;

BB203_30:
mov.f64 %fd27, %fd420;
add.s32 %r125, %r198, -1;
setp.lt.u32	%p30, %r125, 2146435071;
@%p30 bra BB203_32;
bra.uni BB203_31;

BB203_32:
shr.u32 %r127, %r198, 20;
add.s32 %r201, %r200, %r127;
and.b32 %r128, %r198, -2146435073;
or.b32 %r129, %r128, 1072693248;
mov.b64 %fd421, {%r199, %r129};
setp.lt.s32	%p32, %r129, 1073127583;
@%p32 bra BB203_34;

{
.reg .b32 %temp; 
mov.b64 {%r130, %temp}, %fd421;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r131}, %fd421;
}
add.s32 %r132, %r131, -1048576;
mov.b64 %fd421, {%r130, %r132};
add.s32 %r201, %r201, 1;

BB203_34:
add.f64 %fd196, %fd421, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd195,%fd196;

	neg.f64 %fd197, %fd196;
mov.f64 %fd198, 0d3FF0000000000000;
fma.rn.f64 %fd199, %fd197, %fd195, %fd198;
fma.rn.f64 %fd200, %fd199, %fd199, %fd199;
fma.rn.f64 %fd201, %fd200, %fd195, %fd195;
add.f64 %fd202, %fd421, 0dBFF0000000000000;
mul.f64 %fd203, %fd202, %fd201;
fma.rn.f64 %fd204, %fd202, %fd201, %fd203;
mul.f64 %fd205, %fd204, %fd204;
mov.f64 %fd206, 0d3ED0EE258B7A8B04;
mov.f64 %fd207, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd208, %fd207, %fd205, %fd206;
mov.f64 %fd209, 0d3EF3B2669F02676F;
fma.rn.f64 %fd210, %fd208, %fd205, %fd209;
mov.f64 %fd211, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd212, %fd210, %fd205, %fd211;
mov.f64 %fd213, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd214, %fd212, %fd205, %fd213;
mov.f64 %fd215, 0d3F624924923BE72D;
fma.rn.f64 %fd216, %fd214, %fd205, %fd215;
mov.f64 %fd217, 0d3F8999999999A3C4;
fma.rn.f64 %fd218, %fd216, %fd205, %fd217;
mov.f64 %fd219, 0d3FB5555555555554;
fma.rn.f64 %fd220, %fd218, %fd205, %fd219;
sub.f64 %fd221, %fd202, %fd204;
add.f64 %fd222, %fd221, %fd221;
neg.f64 %fd223, %fd204;
fma.rn.f64 %fd224, %fd223, %fd202, %fd222;
mul.f64 %fd225, %fd201, %fd224;
mul.f64 %fd226, %fd205, %fd220;
fma.rn.f64 %fd227, %fd226, %fd204, %fd225;
xor.b32 %r133, %r201, -2147483648;
mov.u32 %r134, 1127219200;
mov.b64 %fd228, {%r133, %r134};
mov.u32 %r135, -2147483648;
mov.b64 %fd229, {%r135, %r134};
sub.f64 %fd230, %fd228, %fd229;
mov.f64 %fd231, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd232, %fd230, %fd231, %fd204;
neg.f64 %fd233, %fd230;
fma.rn.f64 %fd234, %fd233, %fd231, %fd232;
sub.f64 %fd235, %fd234, %fd204;
sub.f64 %fd236, %fd227, %fd235;
mov.f64 %fd237, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd238, %fd230, %fd237, %fd236;
add.f64 %fd32, %fd232, %fd238;
mov.f64 %fd426, %fd32;
bra.uni BB203_35;

BB203_31:
mov.f64 %fd193, 0d7FF0000000000000;
fma.rn.f64 %fd194, %fd27, %fd193, %fd193;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd27;
}
mov.b32 %f3, %r126;
setp.eq.f32	%p31, %f3, 0f00000000;
selp.f64	%fd28, 0dFFF0000000000000, %fd194, %p31;
mov.f64 %fd426, %fd28;

BB203_35:
mov.f64 %fd33, %fd426;
mov.f64 %fd240, 0d3FF0000000000000;
sub.f64 %fd422, %fd240, %fd25;
setp.eq.f64	%p33, %fd422, 0d0000000000000000;
mov.f64 %fd425, %fd192;
@%p33 bra BB203_43;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r202}, %fd422;
}
{
.reg .b32 %temp; 
mov.b64 {%r203, %temp}, %fd422;
}
mov.u32 %r204, -1023;
setp.gt.s32	%p34, %r202, 1048575;
@%p34 bra BB203_38;

mul.f64 %fd422, %fd422, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r202}, %fd422;
}
{
.reg .b32 %temp; 
mov.b64 {%r203, %temp}, %fd422;
}
mov.u32 %r204, -1077;

BB203_38:
add.s32 %r138, %r202, -1;
setp.lt.u32	%p35, %r138, 2146435071;
@%p35 bra BB203_40;
bra.uni BB203_39;

BB203_40:
shr.u32 %r140, %r202, 20;
add.s32 %r205, %r204, %r140;
and.b32 %r141, %r202, -2146435073;
or.b32 %r142, %r141, 1072693248;
mov.b64 %fd423, {%r203, %r142};
setp.lt.s32	%p37, %r142, 1073127583;
@%p37 bra BB203_42;

{
.reg .b32 %temp; 
mov.b64 {%r143, %temp}, %fd423;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r144}, %fd423;
}
add.s32 %r145, %r144, -1048576;
mov.b64 %fd423, {%r143, %r145};
add.s32 %r205, %r205, 1;

BB203_42:
add.f64 %fd244, %fd423, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd243,%fd244;

	neg.f64 %fd245, %fd244;
fma.rn.f64 %fd247, %fd245, %fd243, %fd240;
fma.rn.f64 %fd248, %fd247, %fd247, %fd247;
fma.rn.f64 %fd249, %fd248, %fd243, %fd243;
add.f64 %fd250, %fd423, 0dBFF0000000000000;
mul.f64 %fd251, %fd250, %fd249;
fma.rn.f64 %fd252, %fd250, %fd249, %fd251;
mul.f64 %fd253, %fd252, %fd252;
mov.f64 %fd254, 0d3ED0EE258B7A8B04;
mov.f64 %fd255, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd256, %fd255, %fd253, %fd254;
mov.f64 %fd257, 0d3EF3B2669F02676F;
fma.rn.f64 %fd258, %fd256, %fd253, %fd257;
mov.f64 %fd259, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd260, %fd258, %fd253, %fd259;
mov.f64 %fd261, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd262, %fd260, %fd253, %fd261;
mov.f64 %fd263, 0d3F624924923BE72D;
fma.rn.f64 %fd264, %fd262, %fd253, %fd263;
mov.f64 %fd265, 0d3F8999999999A3C4;
fma.rn.f64 %fd266, %fd264, %fd253, %fd265;
mov.f64 %fd267, 0d3FB5555555555554;
fma.rn.f64 %fd268, %fd266, %fd253, %fd267;
sub.f64 %fd269, %fd250, %fd252;
add.f64 %fd270, %fd269, %fd269;
neg.f64 %fd271, %fd252;
fma.rn.f64 %fd272, %fd271, %fd250, %fd270;
mul.f64 %fd273, %fd249, %fd272;
mul.f64 %fd274, %fd253, %fd268;
fma.rn.f64 %fd275, %fd274, %fd252, %fd273;
xor.b32 %r146, %r205, -2147483648;
mov.u32 %r147, 1127219200;
mov.b64 %fd276, {%r146, %r147};
mov.u32 %r148, -2147483648;
mov.b64 %fd277, {%r148, %r147};
sub.f64 %fd278, %fd276, %fd277;
mov.f64 %fd279, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd280, %fd278, %fd279, %fd252;
neg.f64 %fd281, %fd278;
fma.rn.f64 %fd282, %fd281, %fd279, %fd280;
sub.f64 %fd283, %fd282, %fd252;
sub.f64 %fd284, %fd275, %fd283;
mov.f64 %fd285, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd286, %fd278, %fd285, %fd284;
add.f64 %fd425, %fd280, %fd286;
bra.uni BB203_43;

BB203_39:
mov.f64 %fd241, 0d7FF0000000000000;
fma.rn.f64 %fd242, %fd422, %fd241, %fd241;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r139}, %fd422;
}
mov.b32 %f4, %r139;
setp.eq.f32	%p36, %f4, 0f00000000;
selp.f64	%fd425, 0dFFF0000000000000, %fd242, %p36;

BB203_43:
mov.f64 %fd413, 0d3FF0000000000000;
sub.f64 %fd288, %fd413, %fd24;
mul.f64 %fd289, %fd288, %fd425;
fma.rn.f64 %fd290, %fd24, %fd33, %fd289;
neg.f64 %fd291, %fd290;
st.local.f64 [%rd231], %fd291;
add.s64 %rd231, %rd231, 8;
add.s64 %rd230, %rd230, -128;
add.s32 %r197, %r197, 1;
setp.eq.s32	%p38, %r197, 0;
mov.u32 %r220, 7;
@%p38 bra BB203_65;
bra.uni BB203_25;

BB203_65:
add.u64 %rd215, %SP, 0;
cvta.to.local.u64 %rd31, %rd215;
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p54, %rs9, 0;
@%p54 bra BB203_80;
bra.uni BB203_66;

BB203_80:
ld.local.f64 %fd434, [%rd31];
mul.wide.u32 %rd142, %r220, 8;
add.s64 %rd143, %rd142, 34359738360;
shr.u64 %rd144, %rd143, 3;
cvt.u32.u64	%r79, %rd144;
setp.lt.s32	%p62, %r79, 1;
@%p62 bra BB203_82;

ld.local.f64 %fd399, [%rd31+8];
add.f64 %fd434, %fd434, %fd399;

BB203_82:
setp.lt.s32	%p63, %r79, 2;
@%p63 bra BB203_84;

ld.local.f64 %fd400, [%rd31+16];
add.f64 %fd434, %fd434, %fd400;

BB203_84:
setp.lt.s32	%p64, %r79, 3;
@%p64 bra BB203_86;

ld.local.f64 %fd401, [%rd31+24];
add.f64 %fd434, %fd434, %fd401;

BB203_86:
setp.lt.s32	%p65, %r79, 4;
@%p65 bra BB203_88;

ld.local.f64 %fd402, [%rd31+32];
add.f64 %fd434, %fd434, %fd402;

BB203_88:
setp.lt.s32	%p66, %r79, 5;
@%p66 bra BB203_90;

ld.local.f64 %fd403, [%rd31+40];
add.f64 %fd434, %fd434, %fd403;

BB203_90:
setp.lt.s32	%p67, %r79, 6;
@%p67 bra BB203_92;

ld.local.f64 %fd404, [%rd31+48];
add.f64 %fd434, %fd434, %fd404;
bra.uni BB203_92;

BB203_66:
setp.lt.s32	%p55, %r220, 1;
@%p55 bra BB203_68;

ld.local.f64 %fd392, [%rd31];
add.f64 %fd434, %fd434, %fd392;

BB203_68:
setp.lt.s32	%p56, %r220, 2;
@%p56 bra BB203_70;

ld.local.f64 %fd393, [%rd31+8];
add.f64 %fd434, %fd434, %fd393;

BB203_70:
setp.lt.s32	%p57, %r220, 3;
@%p57 bra BB203_72;

ld.local.f64 %fd394, [%rd31+16];
add.f64 %fd434, %fd434, %fd394;

BB203_72:
setp.lt.s32	%p58, %r220, 4;
@%p58 bra BB203_74;

ld.local.f64 %fd395, [%rd31+24];
add.f64 %fd434, %fd434, %fd395;

BB203_74:
setp.lt.s32	%p59, %r220, 5;
@%p59 bra BB203_76;

ld.local.f64 %fd396, [%rd31+32];
add.f64 %fd434, %fd434, %fd396;

BB203_76:
setp.lt.s32	%p60, %r220, 6;
@%p60 bra BB203_78;

ld.local.f64 %fd397, [%rd31+40];
add.f64 %fd434, %fd434, %fd397;

BB203_78:
setp.lt.s32	%p61, %r220, 7;
@%p61 bra BB203_92;

ld.local.f64 %fd398, [%rd31+48];
add.f64 %fd434, %fd434, %fd398;

BB203_92:
add.s64 %rd229, %rd229, 7168;
add.s32 %r223, %r223, 896;
setp.lt.s32	%p68, %r223, %r25;
add.s64 %rd228, %rd228, -896;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p68 bra BB203_24;

BB203_93:
bar.sync 0;
@%p5 bra BB203_114;

ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
mov.u64 %rd237, %rd34;
mov.u64 %rd232, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd239, %rd232;
setp.eq.s64	%p70, %rd34, %rd239;
@%p70 bra BB203_98;

mov.u64 %rd238, %rd237;

BB203_96:
mov.u64 %rd234, %rd239;
mov.u64 %rd237, %rd238;
mov.u64 %rd238, %rd234;
ld.shared.u8 %rs12, [%rd232];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p71, %rs13, 1;
not.pred %p72, %p71;
ld.shared.u64 %rd39, [%rd232];
setp.lt.u64	%p73, %rd39, 2048;
or.pred %p74, %p72, %p73;
@!%p74 bra BB203_98;
bra.uni BB203_97;

BB203_97:
shr.u64 %rd147, %rd39, 1;
add.s64 %rd148, %rd232, %rd147;
add.s64 %rd232, %rd148, 16;
add.s64 %rd149, %rd238, %rd147;
add.s64 %rd239, %rd149, 16;
setp.ne.s64	%p75, %rd239, %rd34;
mov.u64 %rd237, %rd238;
@%p75 bra BB203_96;

BB203_98:
setp.eq.s64	%p77, %rd237, %rd34;
mov.pred %p100, 0;
@%p77 bra BB203_100;

ld.u64 %rd151, [%rd237];
shr.u64 %rd152, %rd151, 1;
add.s64 %rd153, %rd237, %rd152;
add.s64 %rd243, %rd153, 16;
setp.ne.s64	%p100, %rd243, %rd34;

BB203_100:
@%p100 bra BB203_106;
bra.uni BB203_101;

BB203_106:
ld.u64 %rd50, [%rd243];
and.b64 %rd168, %rd50, -32;
setp.eq.s64	%p81, %rd168, 2048;
cvt.u16.u64	%rs29, %rd50;
@%p81 bra BB203_109;

add.s64 %rd51, %rd243, 16;
ld.u64 %rd169, [%rd243+1040];
and.b64 %rd170, %rd169, 1;
add.s64 %rd171, %rd50, -2080;
and.b64 %rd172, %rd171, -2;
or.b64 %rd173, %rd170, %rd172;
st.u64 [%rd243+1040], %rd173;
st.u64 [%rd243+1048], %rd243;
cvt.u16.u64	%rs15, %rd171;
or.b16 %rs16, %rs15, 1;
and.b64 %rd174, %rd50, 1;
or.b64 %rd175, %rd174, 2048;
st.u64 [%rd243], %rd175;
st.u8 [%rd243+1040], %rs16;
ld.u64 %rd176, [%rd243+1040];
shr.u64 %rd52, %rd176, 1;
add.s64 %rd177, %rd52, %rd51;
add.s64 %rd178, %rd177, 1040;
ld.shared.u64 %rd179, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd178, %rd179;
cvt.u16.u64	%rs17, %rd50;
and.b16 %rs29, %rs17, 1;
@%p82 bra BB203_109;

add.s64 %rd180, %rd51, 1024;
st.u64 [%rd177+1048], %rd180;
ld.u8 %rs29, [%rd243];

BB203_109:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd243], %rs18;
bra.uni BB203_110;

BB203_101:
mov.u64 %rd155, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd156, %rd155;
sub.s64 %rd157, %rd34, %rd156;
add.s64 %rd158, %rd157, 1040;
ld.shared.u64 %rd159, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16];
setp.gt.u64	%p78, %rd158, %rd159;
mov.u64 %rd241, -1;
mov.u64 %rd242, %rd34;
@%p78 bra BB203_103;

add.s64 %rd45, %rd34, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd45;
mov.u64 %rd241, %rd45;
mov.u64 %rd242, %rd45;

BB203_103:
mov.u64 %rd46, %rd242;
setp.eq.s64	%p79, %rd241, -1;
@%p79 bra BB203_105;

mov.u64 %rd160, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd161, %rd160;
sub.s64 %rd162, %rd34, %rd161;
add.s64 %rd163, %rd160, %rd162;
ld.shared.u64 %rd164, [%rd163];
and.b64 %rd165, %rd164, 1;
or.b64 %rd166, %rd165, 2048;
st.shared.u64 [%rd163], %rd166;
st.shared.u64 [%rd163+8], %rd237;
mov.u16 %rs14, 0;
st.shared.u8 [%rd163], %rs14;

BB203_105:
mov.u64 %rd243, %rd34;
setp.eq.s64	%p80, %rd34, %rd46;
mov.u64 %rd244, 0;
@%p80 bra BB203_111;

BB203_110:
add.s64 %rd244, %rd243, 16;

BB203_111:
mov.u64 %rd245, %rd244;
setp.ne.s64	%p83, %rd244, 0;
@%p83 bra BB203_113;

mov.u64 %rd182, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd182;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd245, [retval0+0];


	}

BB203_113:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result], %rd245;

BB203_114:
bar.sync 0;
ld.shared.u64 %rd59, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_200468_33_non_const_s_result];
mul.wide.s32 %rd183, %r2, 8;
add.s64 %rd60, %rd59, %rd183;
setp.eq.s16	%p84, %rs28, 0;
@%p84 bra BB203_116;

st.f64 [%rd60], %fd434;

BB203_116:
bar.sync 0;
mov.u32 %r178, 128;
min.s32 %r82, %r25, %r178;
setp.lt.s32	%p85, %r82, 2;
@%p85 bra BB203_121;

not.b32 %r83, %r2;
mov.u32 %r224, %r82;

BB203_118:
mov.u32 %r84, %r224;
shr.s32 %r85, %r84, 1;
setp.ge.s32	%p86, %r2, %r85;
@%p86 bra BB203_120;

add.s32 %r180, %r84, %r83;
mul.wide.s32 %rd184, %r180, 8;
add.s64 %rd185, %rd59, %rd184;
ld.f64 %fd405, [%rd185];
ld.f64 %fd406, [%rd60];
add.f64 %fd407, %fd406, %fd405;
st.f64 [%rd60], %fd407;

BB203_120:
bar.sync 0;
sub.s32 %r86, %r84, %r85;
setp.gt.s32	%p87, %r86, 1;
mov.u32 %r224, %r86;
@%p87 bra BB203_118;

BB203_121:
bar.sync 0;
setp.lt.s32	%p88, %r82, 1;
@%p88 bra BB203_123;

ld.f64 %fd408, [%rd59];
add.f64 %fd435, %fd435, %fd408;

BB203_123:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB203_139;
bra.uni BB203_124;

BB203_124:

	{ 
.reg .pred p; 
isspacep.shared p, %rd59; 
selp.u32 %r182, 1, 0, p; 
} 


	setp.eq.s32	%p89, %r182, 0;
@%p89 bra BB203_138;

mov.u64 %rd187, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd188, %rd187;
sub.s64 %rd61, %rd59, %rd188;
setp.eq.s64	%p90, %rd59, 0;
@%p90 bra BB203_139;

add.s64 %rd189, %rd61, -16;
add.s64 %rd191, %rd187, %rd189;
add.s64 %rd63, %rd188, %rd189;
ld.shared.u8 %rs19, [%rd191];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd191], %rs20;
ld.shared.u64 %rd64, [%rd191+8];
setp.eq.s64	%p91, %rd64, 0;
mov.u64 %rd249, %rd63;
@%p91 bra BB203_132;

mov.u64 %rd65, %rd63;
ld.u8 %rs21, [%rd64];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p92, %rs22, 1;
mov.u64 %rd249, %rd65;
@!%p92 bra BB203_132;
bra.uni BB203_128;

BB203_128:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd193, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p93, %rd70, %rd193;
mov.u64 %rd249, %rd64;
@%p93 bra BB203_132;

ld.u8 %rs23, [%rd70];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p94, %rs24, 1;
mov.u64 %rd246, %rd64;
mov.u64 %rd249, %rd246;
@!%p94 bra BB203_132;
bra.uni BB203_130;

BB203_130:
ld.u64 %rd194, [%rd70];
shr.u64 %rd195, %rd194, 1;
add.s64 %rd196, %rd195, %rd68;
add.s64 %rd197, %rd196, 16;
shl.b64 %rd198, %rd197, 1;
and.b64 %rd199, %rd67, 1;
or.b64 %rd200, %rd198, %rd199;
st.u64 [%rd64], %rd200;
and.b64 %rd71, %rd197, 9223372036854775807;
add.s64 %rd201, %rd69, %rd71;
ld.shared.u64 %rd202, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p95, %rd201, %rd202;
mov.u64 %rd247, %rd64;
mov.u64 %rd249, %rd247;
@%p95 bra BB203_132;

add.s64 %rd203, %rd71, %rd69;
st.u64 [%rd203+8], %rd64;
mov.u64 %rd249, %rd64;

BB203_132:
ld.u64 %rd74, [%rd249];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd249, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p96, %rd77, %rd204;
@%p96 bra BB203_136;

ld.u8 %rs25, [%rd77];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p97, %rs26, 1;
@!%p97 bra BB203_139;
bra.uni BB203_134;

BB203_134:
ld.u64 %rd205, [%rd77];
shr.u64 %rd206, %rd205, 1;
add.s64 %rd207, %rd206, %rd75;
add.s64 %rd208, %rd207, 16;
shl.b64 %rd209, %rd208, 1;
and.b64 %rd210, %rd74, 1;
or.b64 %rd211, %rd209, %rd210;
st.u64 [%rd249], %rd211;
and.b64 %rd78, %rd208, 9223372036854775807;
add.s64 %rd212, %rd76, %rd78;
ld.shared.u64 %rd213, [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8];
setp.eq.s64	%p98, %rd212, %rd213;
@%p98 bra BB203_139;

add.s64 %rd214, %rd78, %rd76;
st.u64 [%rd214+8], %rd249;
bra.uni BB203_139;

BB203_138:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd59;
call.uni 
free, 
(
param0
);


	}

BB203_139:
bar.sync 0;
@!%p3 bra BB203_141;
bra.uni BB203_140;

BB203_140:
mov.u64 %rd226, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u64 %rd225, [%rd226+80];
mov.u64 %rd224, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorI11bce_functorIddENS_12zip_iteratorINSG_INS_10device_ptrIdEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSW_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESS_SS_EEEEdNS_4plusIdEESP_SP_SP_SP_EEEEEEEEvT0__param_0;
ld.param.u32 %r188, [%rd224+124];
mov.u32 %r187, %ctaid.x;
add.s32 %r186, %r187, %r188;
cvt.s64.s32	%rd223, %r186;
shl.b64 %rd222, %rd223, 3;
cvta.to.global.u64 %rd221, %rd225;
add.s64 %rd220, %rd221, %rd222;
st.global.f64 [%rd220], %fd435;

BB203_141:
ret;

BB203_136:
setp.lt.u64	%p99, %rd77, %rd249;
@%p99 bra BB203_139;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd249;
bra.uni BB203_139;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<16>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB204_2;

cvt.s64.s32	%rd20, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd20;

BB204_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB204_5;

cvta.to.global.u64 %rd23, %rd14;
cvta.to.global.u64 %rd24, %rd15;
cvta.to.global.u64 %rd25, %rd16;
cvta.to.global.u64 %rd26, %rd17;
mul.wide.u32 %rd27, %r26, 8;
add.s64 %rd32, %rd23, %rd27;
add.s64 %rd31, %rd24, %rd27;
add.s64 %rd30, %rd25, %rd27;
add.s64 %rd29, %rd26, %rd27;
cvt.u64.u32	%rd5, %r6;
shl.b64 %rd28, %rd5, 3;

BB204_4:
ld.global.f64 %fd3, [%rd31];
ld.global.f64 %fd4, [%rd32];
sub.f64 %fd5, %fd3, %fd4;
neg.f64 %fd6, %fd5;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd8, %fd7, %fd4;
add.f64 %fd9, %fd8, 0d3D719799812DEA11;
add.f64 %fd10, %fd4, 0d3D719799812DEA11;
mul.f64 %fd11, %fd10, %fd9;
div.rn.f64 %fd12, %fd6, %fd11;
mul.f64 %fd13, %fd2, %fd12;
ld.global.f64 %fd14, [%rd30];
mul.f64 %fd15, %fd14, %fd13;
st.global.f64 [%rd29], %fd15;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd28;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB204_4;

BB204_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<16>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI35bce_updateGradInput_functor_weightsIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd28, %rd27;
setp.eq.s64	%p2, %rd28, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB205_2;

cvt.s64.s32	%rd29, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd31, %rd30;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd31;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd29;

BB205_2:
cvta.to.global.u64 %rd1, %rd22;
cvta.to.global.u64 %rd2, %rd23;
cvta.to.global.u64 %rd3, %rd24;
cvta.to.global.u64 %rd4, %rd25;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd34, %r21;
mul.wide.s32 %rd32, %r21, 8;
add.s64 %rd38, %rd1, %rd32;
add.s64 %rd37, %rd2, %rd32;
add.s64 %rd36, %rd3, %rd32;
add.s64 %rd35, %rd4, %rd32;
setp.ge.s64	%p4, %rd34, %rd26;
@%p4 bra BB205_4;

BB205_3:
ld.global.f64 %fd3, [%rd37];
ld.global.f64 %fd4, [%rd38];
sub.f64 %fd5, %fd3, %fd4;
neg.f64 %fd6, %fd5;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd8, %fd7, %fd4;
add.f64 %fd9, %fd8, 0d3D719799812DEA11;
add.f64 %fd10, %fd4, 0d3D719799812DEA11;
mul.f64 %fd11, %fd10, %fd9;
div.rn.f64 %fd12, %fd6, %fd11;
mul.f64 %fd13, %fd2, %fd12;
ld.global.f64 %fd14, [%rd36];
mul.f64 %fd15, %fd14, %fd13;
st.global.f64 [%rd35], %fd15;
shl.b64 %rd33, %rd6, 3;
add.s64 %rd38, %rd38, %rd33;
add.s64 %rd37, %rd37, %rd33;
add.s64 %rd36, %rd36, %rd33;
add.s64 %rd35, %rd35, %rd33;
add.s64 %rd34, %rd34, %rd6;
setp.lt.s64	%p5, %rd34, %rd26;
@%p5 bra BB205_3;

BB205_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<14>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB206_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd16;

BB206_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB206_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 8;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 3;

BB206_4:
ld.global.f64 %fd3, [%rd25];
ld.global.f64 %fd4, [%rd26];
sub.f64 %fd5, %fd3, %fd4;
neg.f64 %fd6, %fd5;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd8, %fd7, %fd4;
add.f64 %fd9, %fd8, 0d3D719799812DEA11;
add.f64 %fd10, %fd4, 0d3D719799812DEA11;
mul.f64 %fd11, %fd10, %fd9;
div.rn.f64 %fd12, %fd6, %fd11;
mul.f64 %fd13, %fd2, %fd12;
st.global.f64 [%rd24], %fd13;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB206_4;

BB206_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<14>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INSJ_INSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEESL_SM_SM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorI27bce_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB207_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail71_GLOBAL__N__47_tmpxft_00004390_00000000_7_BCECriterion_cpp1_ii_bc80ce2b19s_on_chip_allocatorE+16], %rd24;

BB207_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB207_4;

BB207_3:
ld.global.f64 %fd3, [%rd31];
ld.global.f64 %fd4, [%rd32];
sub.f64 %fd5, %fd3, %fd4;
neg.f64 %fd6, %fd5;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd8, %fd7, %fd4;
add.f64 %fd9, %fd8, 0d3D719799812DEA11;
add.f64 %fd10, %fd4, 0d3D719799812DEA11;
mul.f64 %fd11, %fd10, %fd9;
div.rn.f64 %fd12, %fd6, %fd11;
mul.f64 %fd13, %fd2, %fd12;
st.global.f64 [%rd30], %fd13;
shl.b64 %rd28, %rd5, 3;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p5, %rd29, %rd21;
@%p5 bra BB207_3;

BB207_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


