This entire repository is used for only learning and testing Verilog code with Vscode
