{
  "module_name": "clk-imx8qm-rsrc.c",
  "hash_id": "8497e714705a55b59471dd897c554d5ea3cbcbf37f9a47afb8ea6eca62bed377",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk-imx8qm-rsrc.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/firmware/imx/rsrc.h>\n\n#include \"clk-scu.h\"\n\n \nstatic const u32 imx8qm_clk_scu_rsrc_table[] = {\n\tIMX_SC_R_A53,\n\tIMX_SC_R_A72,\n\tIMX_SC_R_DC_0_VIDEO0,\n\tIMX_SC_R_DC_0_VIDEO1,\n\tIMX_SC_R_DC_0,\n\tIMX_SC_R_DC_0_PLL_0,\n\tIMX_SC_R_DC_0_PLL_1,\n\tIMX_SC_R_DC_1_VIDEO0,\n\tIMX_SC_R_DC_1_VIDEO1,\n\tIMX_SC_R_DC_1,\n\tIMX_SC_R_DC_1_PLL_0,\n\tIMX_SC_R_DC_1_PLL_1,\n\tIMX_SC_R_SPI_0,\n\tIMX_SC_R_SPI_1,\n\tIMX_SC_R_SPI_2,\n\tIMX_SC_R_SPI_3,\n\tIMX_SC_R_UART_0,\n\tIMX_SC_R_UART_1,\n\tIMX_SC_R_UART_2,\n\tIMX_SC_R_UART_3,\n\tIMX_SC_R_UART_4,\n\tIMX_SC_R_EMVSIM_0,\n\tIMX_SC_R_EMVSIM_1,\n\tIMX_SC_R_I2C_0,\n\tIMX_SC_R_I2C_1,\n\tIMX_SC_R_I2C_2,\n\tIMX_SC_R_I2C_3,\n\tIMX_SC_R_I2C_4,\n\tIMX_SC_R_ADC_0,\n\tIMX_SC_R_ADC_1,\n\tIMX_SC_R_FTM_0,\n\tIMX_SC_R_FTM_1,\n\tIMX_SC_R_CAN_0,\n\tIMX_SC_R_GPU_0_PID0,\n\tIMX_SC_R_GPU_1_PID0,\n\tIMX_SC_R_PWM_0,\n\tIMX_SC_R_PWM_1,\n\tIMX_SC_R_PWM_2,\n\tIMX_SC_R_PWM_3,\n\tIMX_SC_R_PWM_4,\n\tIMX_SC_R_PWM_5,\n\tIMX_SC_R_PWM_6,\n\tIMX_SC_R_PWM_7,\n\tIMX_SC_R_GPT_0,\n\tIMX_SC_R_GPT_1,\n\tIMX_SC_R_GPT_2,\n\tIMX_SC_R_GPT_3,\n\tIMX_SC_R_GPT_4,\n\tIMX_SC_R_FSPI_0,\n\tIMX_SC_R_FSPI_1,\n\tIMX_SC_R_SDHC_0,\n\tIMX_SC_R_SDHC_1,\n\tIMX_SC_R_SDHC_2,\n\tIMX_SC_R_ENET_0,\n\tIMX_SC_R_ENET_1,\n\tIMX_SC_R_MLB_0,\n\tIMX_SC_R_USB_2,\n\tIMX_SC_R_NAND,\n\tIMX_SC_R_LVDS_0,\n\tIMX_SC_R_LVDS_0_PWM_0,\n\tIMX_SC_R_LVDS_0_I2C_0,\n\tIMX_SC_R_LVDS_0_I2C_1,\n\tIMX_SC_R_LVDS_1,\n\tIMX_SC_R_LVDS_1_PWM_0,\n\tIMX_SC_R_LVDS_1_I2C_0,\n\tIMX_SC_R_LVDS_1_I2C_1,\n\tIMX_SC_R_M4_0_I2C,\n\tIMX_SC_R_M4_1_I2C,\n\tIMX_SC_R_AUDIO_PLL_0,\n\tIMX_SC_R_VPU_UART,\n\tIMX_SC_R_VPUCORE,\n\tIMX_SC_R_MIPI_0,\n\tIMX_SC_R_MIPI_0_PWM_0,\n\tIMX_SC_R_MIPI_0_I2C_0,\n\tIMX_SC_R_MIPI_0_I2C_1,\n\tIMX_SC_R_MIPI_1,\n\tIMX_SC_R_MIPI_1_PWM_0,\n\tIMX_SC_R_MIPI_1_I2C_0,\n\tIMX_SC_R_MIPI_1_I2C_1,\n\tIMX_SC_R_CSI_0,\n\tIMX_SC_R_CSI_0_PWM_0,\n\tIMX_SC_R_CSI_0_I2C_0,\n\tIMX_SC_R_CSI_1,\n\tIMX_SC_R_CSI_1_PWM_0,\n\tIMX_SC_R_CSI_1_I2C_0,\n\tIMX_SC_R_HDMI,\n\tIMX_SC_R_HDMI_I2S,\n\tIMX_SC_R_HDMI_I2C_0,\n\tIMX_SC_R_HDMI_PLL_0,\n\tIMX_SC_R_HDMI_RX,\n\tIMX_SC_R_HDMI_RX_BYPASS,\n\tIMX_SC_R_HDMI_RX_I2C_0,\n\tIMX_SC_R_AUDIO_PLL_1,\n\tIMX_SC_R_AUDIO_CLK_0,\n\tIMX_SC_R_AUDIO_CLK_1,\n\tIMX_SC_R_HDMI_RX_PWM_0,\n\tIMX_SC_R_HDMI_PLL_1,\n\tIMX_SC_R_VPU,\n};\n\nconst struct imx_clk_scu_rsrc_table imx_clk_scu_rsrc_imx8qm = {\n\t.rsrc = imx8qm_clk_scu_rsrc_table,\n\t.num = ARRAY_SIZE(imx8qm_clk_scu_rsrc_table),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}