----313990 HÜSEYİN SAVAŞLI-----
	---------DEMUX 1 TO 4------------
	LIBRARY IEEE;
	USE IEEE.STD_LOGIC_1164.ALL;
	
	ENTITY DEMUX_1TO4 IS
	PORT(A: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	     S: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	     X0,X1,X2,X3:OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
	END DEMUX_1TO4;
	
	ARCHITECTURE BEHV3 OF DEMUX_1TO4 IS
	BEGIN
	X0<= A WHEN S="00" ELSE "ZZ";
	X1<= A WHEN S="01" ELSE "ZZ";
	X2<= A WHEN S="10" ELSE "ZZ";
	X3<= A WHEN S="11" ELSE "ZZ";
	END BEHV3;
