<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_query_core_stop_state.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_STOP_TRANSITION_PENDING</rc>
    <description>
      Indicates the targeted core is still pending in make a transition
    </description>
  </hwpError>
 <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_ILLEGAL_EXPECTED_STOP_LEVEL</rc>
    <description>
      Indicates the expected stop level was invalid.
    </description>
    <ffdc>CORE_TARGET</ffdc>
    <ffdc>EXPECTED_STOP_LEVEL</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
 <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_EXPECTED_STOP_LEVEL_NOT_REACHED</rc>
    <description>
      Indicates the targeted core is not at an actual STOP level that meets
      the expectation.
    </description>
    <ffdc>ACTUAL_STOP_LEVEL</ffdc>
    <ffdc>EXPECTED_STOP_LEVEL</ffdc>
    <ffdc>CORE_TARGET</ffdc>
    <callout>
      <target>CORE_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CORE_TARGET</target>
    </deconfigure>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
