# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" \
"../../../../p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" \
"../../../../p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v" \
"../../../../p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_uart_tx.v" \
"../../../../p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
