{
    "_comment": [
        "Copyright: Copyright (C) 2012-2016 Netronome Systems, Inc.  All rights reserved.",
        "Changeset Desc: eca5ba006ef4"
    ],
    "maps": {
        "cdn_pcie_ctrl_client_RC.cdn_pcie_ctrl_client_RC_addrmap_rc_cl": {
            "0x00000000": {
                "altname": "I_RC_PCIE_BASE",
                "name": "i_rc_pcie_base",
                "ptr": "cdn_pcie_ctrl_client_RC.regf_rc_pcie_base_rc_cl",
                "type": "regmap"
            },
            "0x00000400": {
                "altname": "I_REGF_VSEC_STRUCT",
                "name": "i_regf_VSEC_struct",
                "ptr": "cdn_pcie_ctrl_client_RC.regf_VSEC_struct_rc_cl",
                "type": "regmap"
            }
        },
        "cdn_pcie_ctrl_client_RC.regf_VSEC_struct_rc_cl": {
            "0x00000000": {
                "altname": "I_VSEC_HEADER_REG",
                "name": "i_vsec_header_reg",
                "ptr": "cdn_pcie_ctrl_client_RC.vsec_header_reg_rc_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_VENDOR_SPECIFIC_HEADER_REG",
                "name": "i_vendor_specific_header_reg",
                "ptr": "cdn_pcie_ctrl_client_RC.vendor_specific_header_reg_rc_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_VENDOR_SPECIFIC_CONTROL_REG",
                "name": "i_vendor_specific_control_reg",
                "ptr": "cdn_pcie_ctrl_client_RC.vendor_specific_control_reg_rc_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_VENDOR_SPECIFIC_DATA_REG0",
                "name": "i_vendor_specific_data_reg0",
                "ptr": "cdn_pcie_ctrl_client_RC.vendor_specific_data_reg0_rc_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_RC.regf_rc_pcie_base_rc_cl": {
            "0x00000000": {
                "altname": "I_VENDOR_ID_DEVICE_ID",
                "name": "i_vendor_id_device_id",
                "ptr": "cdn_pcie_ctrl_client_RC.vendor_id_device_id_rc_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_COMMAND_STATUS",
                "name": "i_command_status",
                "ptr": "cdn_pcie_ctrl_client_RC.command_status_rc_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_REVISION_ID_CLASS_CODE",
                "name": "i_revision_id_class_code",
                "ptr": "cdn_pcie_ctrl_client_RC.revision_id_class_code_rc_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_BIST_HEADER_LATENCY_CACHE_LINE",
                "name": "i_bist_header_latency_cache_line",
                "ptr": "cdn_pcie_ctrl_client_RC.bist_header_latency_cache_line_rc_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_RC_BAR_0",
                "name": "i_RC_BAR_0",
                "ptr": "cdn_pcie_ctrl_client_RC.RC_BAR_0_rc_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_RC_BAR_1",
                "name": "i_RC_BAR_1",
                "ptr": "cdn_pcie_ctrl_client_RC.RC_BAR_1_rc_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_PCIE_BUS_NUMBERS",
                "name": "i_pcie_bus_numbers",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_bus_numbers_reg_rc_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_PCIE_IO_BASE_LIMIT",
                "name": "i_pcie_io_base_limit",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_io_base_limit_reg_rc_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_PCIE_MEM_BASE_LIMIT",
                "name": "i_pcie_mem_base_limit",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_mem_base_limit_reg_rc_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_PCIE_PREFETCH_BASE_LIMIT",
                "name": "i_pcie_prefetch_base_limit",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_prefetch_base_limit_reg_rc_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_PCIE_PREFETCH_BASE_UPPER",
                "name": "i_pcie_prefetch_base_upper",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_prefetch_base_upper_reg_rc_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_PCIE_PREFETCH_LIMIT_UPPER",
                "name": "i_pcie_prefetch_limit_upper",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_prefetch_limit_upper_reg_rc_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_PCIE_IO_BASE_LIMIT_UPPER",
                "name": "i_pcie_io_base_limit_upper",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_io_base_limit_upper_reg_rc_cl",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_CAPABILITIES_POINTER",
                "name": "i_capabilities_pointer",
                "ptr": "cdn_pcie_ctrl_client_RC.capabilities_pointer_rc_cl",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "I_EXPAN_ROM_BASE_ADDR",
                "name": "i_expan_rom_base_addr",
                "ptr": "cdn_pcie_ctrl_client_RC.expan_rom_base_addr_rc_cl",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_INTRPT_LINE_INTRPT_PIN",
                "name": "i_intrpt_line_intrpt_pin",
                "ptr": "cdn_pcie_ctrl_client_RC.intrpt_line_intrpt_pin_rc_cl",
                "type": "reg"
            },
            "0x00000080": {
                "altname": "I_PWR_MGMT_CAP",
                "name": "i_pwr_mgmt_cap",
                "ptr": "cdn_pcie_ctrl_client_RC.pwr_mgmt_cap_rc_cl",
                "type": "reg"
            },
            "0x00000084": {
                "altname": "I_PWR_MGMT_CTRL_STAT_REP",
                "name": "i_pwr_mgmt_ctrl_stat_rep",
                "ptr": "cdn_pcie_ctrl_client_RC.pwr_mgmt_ctrl_stat_rep_rc_cl",
                "type": "reg"
            },
            "0x00000090": {
                "altname": "I_MSI_CTRL_REG",
                "name": "i_msi_ctrl_reg",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_ctrl_reg_rc_cl",
                "type": "reg"
            },
            "0x00000094": {
                "altname": "I_MSI_MSG_LOW_ADDR",
                "name": "i_msi_msg_low_addr",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_msg_low_addr_rc_cl",
                "type": "reg"
            },
            "0x00000098": {
                "altname": "I_MSI_MSG_HI_ADDR",
                "name": "i_msi_msg_hi_addr",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_msg_hi_addr_rc_cl",
                "type": "reg"
            },
            "0x0000009c": {
                "altname": "I_MSI_MSG_DATA",
                "name": "i_msi_msg_data",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_msg_data_rc_cl",
                "type": "reg"
            },
            "0x000000a0": {
                "altname": "I_MSI_MASK",
                "name": "i_msi_mask",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_mask_rc_cl",
                "type": "reg"
            },
            "0x000000a4": {
                "altname": "I_MSI_PENDING_BITS",
                "name": "i_msi_pending_bits",
                "ptr": "cdn_pcie_ctrl_client_RC.msi_pending_bits_rc_cl",
                "type": "reg"
            },
            "0x000000b0": {
                "altname": "I_MSIX_CTRL",
                "name": "i_msix_ctrl",
                "ptr": "cdn_pcie_ctrl_client_RC.msix_ctrl_rc_cl",
                "type": "reg"
            },
            "0x000000b4": {
                "altname": "I_MSIX_TBL_OFFSET",
                "name": "i_msix_tbl_offset",
                "ptr": "cdn_pcie_ctrl_client_RC.msix_tbl_offset_rc_cl",
                "type": "reg"
            },
            "0x000000b8": {
                "altname": "I_MSIX_PENDING_INTRPT",
                "name": "i_msix_pending_intrpt",
                "ptr": "cdn_pcie_ctrl_client_RC.msix_pending_intrpt_rc_cl",
                "type": "reg"
            },
            "0x000000c0": {
                "altname": "I_PCIE_CAP_LIST",
                "name": "i_pcie_cap_list",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_cap_list_rc_cl",
                "type": "reg"
            },
            "0x000000c4": {
                "altname": "I_PCIE_CAP",
                "name": "i_pcie_cap",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_cap_reg_rc_cl",
                "type": "reg"
            },
            "0x000000c8": {
                "altname": "I_PCIE_DEV_CTRL_STATUS",
                "name": "i_pcie_dev_ctrl_status",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_dev_ctrl_status_reg_rc_cl",
                "type": "reg"
            },
            "0x000000cc": {
                "altname": "I_LINK_CAP",
                "name": "i_link_cap",
                "ptr": "cdn_pcie_ctrl_client_RC.link_cap_reg_rc_cl",
                "type": "reg"
            },
            "0x000000d0": {
                "altname": "I_LINK_CTRL_STATUS",
                "name": "i_link_ctrl_status",
                "ptr": "cdn_pcie_ctrl_client_RC.link_ctrl_status_rc_cl",
                "type": "reg"
            },
            "0x000000d4": {
                "altname": "RSVD_35",
                "name": "rsvd_35",
                "ptr": "cdn_pcie_ctrl_client_RC.RC_generic_reserved_reg_rc_cl",
                "type": "reg"
            },
            "0x000000d8": {
                "altname": "I_SLOT_CTRL_STATUS",
                "name": "i_slot_ctrl_status",
                "ptr": "cdn_pcie_ctrl_client_RC.slot_ctrl_status_rc_cl",
                "type": "reg"
            },
            "0x000000dc": {
                "altname": "I_ROOT_CTRL_CAP",
                "name": "i_root_ctrl_cap",
                "ptr": "cdn_pcie_ctrl_client_RC.root_ctrl_cap_rc_cl",
                "type": "reg"
            },
            "0x000000e0": {
                "altname": "I_ROOT_STATUS",
                "name": "i_root_status",
                "ptr": "cdn_pcie_ctrl_client_RC.root_status_rc_cl",
                "type": "reg"
            },
            "0x000000e4": {
                "altname": "I_PCIE_CAP_2",
                "name": "i_pcie_cap_2",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_cap_2_reg_rc_cl",
                "type": "reg"
            },
            "0x000000e8": {
                "altname": "I_PCIE_DEV_CTRL_STATUS_2",
                "name": "i_pcie_dev_ctrl_status_2",
                "ptr": "cdn_pcie_ctrl_client_RC.pcie_ctl_stat_2_reg_rc_cl",
                "type": "reg"
            },
            "0x000000ec": {
                "altname": "I_LINK_CAP_2",
                "name": "i_link_cap_2",
                "ptr": "cdn_pcie_ctrl_client_RC.link_cap_2_reg_rc_cl",
                "type": "reg"
            },
            "0x000000f0": {
                "altname": "I_LINK_CTRL_STATUS_2",
                "name": "i_link_ctrl_status_2",
                "ptr": "cdn_pcie_ctrl_client_RC.link_ctrl_status_2_rc_cl",
                "type": "reg"
            },
            "0x00000100": {
                "altname": "I_AER_ENHNCD_CAP",
                "name": "i_AER_enhncd_cap",
                "ptr": "cdn_pcie_ctrl_client_RC.AER_enhncd_cap_reg_rc_cl",
                "type": "reg"
            },
            "0x00000104": {
                "altname": "I_UNCORR_ERR_STATUS",
                "name": "i_uncorr_err_status",
                "ptr": "cdn_pcie_ctrl_client_RC.uncorr_err_status_reg_rc_cl",
                "type": "reg"
            },
            "0x00000108": {
                "altname": "I_UNCORR_ERR_MASK",
                "name": "i_uncorr_err_mask",
                "ptr": "cdn_pcie_ctrl_client_RC.uncorr_err_mask_reg_rc_cl",
                "type": "reg"
            },
            "0x0000010c": {
                "altname": "I_UNCORR_ERR_SEVERITY",
                "name": "i_uncorr_err_severity",
                "ptr": "cdn_pcie_ctrl_client_RC.uncorr_err_severity_reg_rc_cl",
                "type": "reg"
            },
            "0x00000110": {
                "altname": "I_CORR_ERR_STATUS",
                "name": "i_corr_err_status",
                "ptr": "cdn_pcie_ctrl_client_RC.corr_err_status_reg_rc_cl",
                "type": "reg"
            },
            "0x00000114": {
                "altname": "I_CORR_ERR_MASK",
                "name": "i_corr_err_mask",
                "ptr": "cdn_pcie_ctrl_client_RC.corr_err_mask_reg_rc_cl",
                "type": "reg"
            },
            "0x00000118": {
                "altname": "I_ADV_ERR_CAP_CTL",
                "name": "i_adv_err_cap_ctl",
                "ptr": "cdn_pcie_ctrl_client_RC.adv_err_cap_ctl_reg_rc_cl",
                "type": "reg"
            },
            "0x0000011c": {
                "altname": "I_HDR_LOG_0",
                "name": "i_hdr_log_0",
                "ptr": "cdn_pcie_ctrl_client_RC.hdr_log_0_reg_rc_cl",
                "type": "reg"
            },
            "0x00000120": {
                "altname": "I_HDR_LOG_1",
                "name": "i_hdr_log_1",
                "ptr": "cdn_pcie_ctrl_client_RC.hdr_log_1_reg_rc_cl",
                "type": "reg"
            },
            "0x00000124": {
                "altname": "I_HDR_LOG_2",
                "name": "i_hdr_log_2",
                "ptr": "cdn_pcie_ctrl_client_RC.hdr_log_2_reg_rc_cl",
                "type": "reg"
            },
            "0x00000128": {
                "altname": "I_HDR_LOG_3",
                "name": "i_hdr_log_3",
                "ptr": "cdn_pcie_ctrl_client_RC.hdr_log_3_reg_rc_cl",
                "type": "reg"
            },
            "0x0000012c": {
                "altname": "I_ROOT_ERR_CMD",
                "name": "i_root_err_cmd",
                "ptr": "cdn_pcie_ctrl_client_RC.root_err_cmd_reg_rc_cl",
                "type": "reg"
            },
            "0x00000130": {
                "altname": "I_ROOT_ERR_STAT",
                "name": "i_root_err_stat",
                "ptr": "cdn_pcie_ctrl_client_RC.root_err_stat_reg_rc_cl",
                "type": "reg"
            },
            "0x00000134": {
                "altname": "I_ERR_SRC_ID",
                "name": "i_err_src_id",
                "ptr": "cdn_pcie_ctrl_client_RC.err_src_id_reg_rc_cl",
                "type": "reg"
            },
            "0x00000150": {
                "altname": "I_DEV_SER_NUM_CAP_HDR",
                "name": "i_dev_ser_num_cap_hdr",
                "ptr": "cdn_pcie_ctrl_client_RC.dev_ser_num_cap_hdr_rc_cl",
                "type": "reg"
            },
            "0x00000154": {
                "altname": "I_DEV_SER_NUM_0",
                "name": "i_dev_ser_num_0",
                "ptr": "cdn_pcie_ctrl_client_RC.dev_ser_num_0_rc_cl",
                "type": "reg"
            },
            "0x00000158": {
                "altname": "I_DEV_SER_NUM_1",
                "name": "i_dev_ser_num_1",
                "ptr": "cdn_pcie_ctrl_client_RC.dev_ser_num_1_rc_cl",
                "type": "reg"
            },
            "0x00000300": {
                "altname": "I_SEC_PCIE_CAP_HDR_REG",
                "name": "i_sec_pcie_cap_hdr_reg",
                "ptr": "cdn_pcie_ctrl_client_RC.sec_pcie_cap_hdr_reg_rc_cl",
                "type": "reg"
            },
            "0x00000304": {
                "altname": "I_LINK_CONTROL3",
                "name": "i_link_control3",
                "ptr": "cdn_pcie_ctrl_client_RC.link_control3_reg_rc_cl",
                "type": "reg"
            },
            "0x00000308": {
                "altname": "I_LANE_ERROR_STATUS",
                "name": "i_lane_error_status",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_error_status_reg_rc_cl",
                "type": "reg"
            },
            "0x0000030c": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_0",
                "name": "i_lane_equalization_control_0",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg0_rc_cl",
                "type": "reg"
            },
            "0x00000310": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_1",
                "name": "i_lane_equalization_control_1",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg1_rc_cl",
                "type": "reg"
            },
            "0x00000314": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_2",
                "name": "i_lane_equalization_control_2",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg2_rc_cl",
                "type": "reg"
            },
            "0x00000318": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_3",
                "name": "i_lane_equalization_control_3",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg3_rc_cl",
                "type": "reg"
            },
            "0x0000031c": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_4",
                "name": "i_lane_equalization_control_4",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg4_rc_cl",
                "type": "reg"
            },
            "0x00000320": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_5",
                "name": "i_lane_equalization_control_5",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg5_rc_cl",
                "type": "reg"
            },
            "0x00000324": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_6",
                "name": "i_lane_equalization_control_6",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg6_rc_cl",
                "type": "reg"
            },
            "0x00000328": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_7",
                "name": "i_lane_equalization_control_7",
                "ptr": "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg7_rc_cl",
                "type": "reg"
            }
        }
    },
    "regs": {
        "cdn_pcie_ctrl_client_RC.AER_enhncd_cap_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 4'h2.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express AER Extended Capability Structure (0001 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.RC_BAR_0_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in Root Complex BAR Configuration Register. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 23,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in Root Complex BAR Configuration Register. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: For memory BAR: This bit reads as 1 when BAR 0 is configured as a prefetchable BAR,  and as 0 when configured as a non-prefetchable BAR. For IO BAR: This is bit 3 of the base address. The value read in this field is determined by the setting of Root Complex BAR Configuration Register.",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: For memory BAR:This bit reads as 0 when BAR 0 is configured as a 32-bit BAR, and as 1 when configured as a 64-bit BAR. For IO BAR: This is bit 3 of the base address. The value read in this field is determined by the setting of Root Complex BAR Configuration Register.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "BAR Type: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of Root Complex BAR Configuration Register.",
                    "mode": "RO",
                    "name": "MSI0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.RC_BAR_1_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in Root Complex BAR Configuration Register. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.RC_generic_reserved_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "RSVD",
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "rsvd"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.adv_err_cap_ctl_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R43"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R11"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Multiple Header Recording Enable: Setting this bit enables the RC to log multiple error headers in its Header Log Registers. It is hardwired to 0.",
                    "mode": "RO",
                    "name": "MHRE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Multiple Header Recording Capable: This bit is set when the RC has the capability to log more than one error header in its Header Log Registers. It is hardwired to 0.",
                    "mode": "RO",
                    "name": "MHRC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable ECRC Check: Setting this bit enables ECRC checking on the receive side of the Controller. This bit is writable from the local management bus. STICKY.",
                    "mode": "RW",
                    "name": "EEC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "ECRC Check Capability: This read-only bit indicates to the software that the device is capable of checking ECRC in packets received from the link.",
                    "mode": "RW",
                    "name": "ECC"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Enable ECRC Generation: Setting this bit enables the ECRC generation on the transmit side of the Controller. This bit is writable from the local management bus. STICKY.",
                    "mode": "RW",
                    "name": "EEG"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ECRC Generation Capability: This read-only bit indicates to the software that the device is capable of generating ECRC in packets transmitted on the link.",
                    "mode": "RW",
                    "name": "EGC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 4,
                    "description": "First Error Pointer: This is a 5-bit pointer to the bit position in the Uncorrectable Error Status Register corresponding to the error that was detected first. When there are multiple bits set in the Uncorrectable Error Status Register, this field informs the software which error was observed first. To prevent the field from being overwritten before the software is able to read it, this field is not updated while the status bit it points to in the Uncorrectable Error Status Register remains set. After the software clears this status bit, a subsequent error condition that sets any bit in the Uncorrectable Error Status Register will update the First Error Pointer. Any uncorrectable error type, including the special cases where the error is reported using an ERR_COR message, will set the First Error Pointer (assuming the software has reset the error pointed by it in the Uncorrectable Error Status Register). STICKY.",
                    "mode": "RO",
                    "name": "FEP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.bist_header_latency_cache_line_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "BIST Register: BIST control register. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "BR"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Device Type:  Identifies whether the device supports a single Function or multiple Functions. Hardwired to zero",
                    "mode": "RO",
                    "name": "DT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 22,
                    "description": "Header Type: Identifies format of header. This field is hardwired to 1.",
                    "mode": "RO",
                    "name": "HT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Latency Timer: This is an unused field and is hardwired to 0.",
                    "mode": "RO",
                    "name": "LT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Cache Line Size: Cache Line Size Register defined in PCI Specifications 3.0. This field can be read or written, both from the link and from the local management bus, but its value is not used.",
                    "mode": "RW",
                    "name": "CLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.capabilities_pointer_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capabilities Pointer: Contains pointer to the first PCI Capability Structure. This field is set by default to the value defined in the RTL file reg_defaults.h. It can be re-written independently for every Function from the local management bus.",
                    "mode": "RW",
                    "name": "CP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.command_status_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Detected Parity Error: This bit is set when the Controller has received a poisoned TLP. The Parity Error Response enable bit (bit 6) has no effect on the setting of this bit. This field can also be cleared from the local management bus by writing a 1 into this bit position. This field can be forced to 1 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "DPE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Signaled System Error: The Controller sets this bit (i)On receiving an error message from the link, if SERR-Enable in PCI Command Register is 1 and SERR-Enable in the Bridge Control Register is also 1. (ii)On any internal Fatal/Non-Fatal error detected, if SERR-Enable in PCI Command Register is 1. This field can also be cleared from the local management bus by writing a 1 into this bit position. This field can be forced to 1 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "SSE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Received Master Abort:  This bit is set when the Controller has received a completion from the link with the Unsupported Request status. This field can also be cleared from the local management  bus by writing a 1 into this bit position This field can be forced to 1 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RMA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Received Target Abort: This bit is set when the Controller has received a completion from the link with the Completer Abort status. This field can also be cleared from the local management  bus by writing a 1 into this bit position. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RTA"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Signaled Target Abort: This bit is set when the Controller has sent a completion to the link with the Completer Abort status. This field can also be cleared from the local management  bus by writing a 1 into this bit position. This field can be forced to 1 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "STA"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 26,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Master Data Parity Error: When the Parity Error Response enable bit is 1, the Controller sets this bit when it detects the following error conditions: (i) The Controller receives a poisoned request from the link. (ii) The Controller has sent a Poisoned Completion downstream to the link This bit remains 0 when the Parity Error Response enable bit is 0. This field can be forced to 1 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "MDPE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Capabilities List: Indicates the presence of PCI Extended Capabilities registers. This bit is hardwired to 1.",
                    "mode": "RO",
                    "name": "CL"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Interrupt Status: This bit is valid only when the Controller is configured to support legacy interrupts. Indicates that the Controller has a pending interrupt, that is, the Controller has sent an Assert_INTx message but has not transmitted a corresponding Deassert_INTx message.",
                    "mode": "RO",
                    "name": "IS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "INTx Message Disabled: Enables or disables the transmission of INTx Assert and De-assert messages from the Controller. The setting of this bit has no effect on the operation of the Controller in the RC mode.",
                    "mode": "RW",
                    "name": "IMD"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "SERR Enable: Enables the reporting of fatal and non-fatal errors detected by the Controller to the Root Complex.",
                    "mode": "RW",
                    "name": "SE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Parity Error Response Enable: When this bit is 1, the Controller sets the Master Data Parity Error status bit when it detects the following error conditions: (i) The Controller receives a poisoned completion from the link in response to a request. (ii) The Controller sends out a poisoned write request on the link (this may be because an underflow occurred during the packet transfer at the host interface of the Controller.). When this bit is 0, the Master Data Parity Error status bit is never set.",
                    "mode": "RW",
                    "name": "PERE"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Bus-Master Enable: Enables the device to issue memory and I/O requests from this Function.",
                    "mode": "RW",
                    "name": "BE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Mem-Space Enable: Enables memory accesses through the Controller for this PCI Function.",
                    "mode": "RW",
                    "name": "MSE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "IO-Space Enable: Enables IO accesses through the Controller for this PCI Function.",
                    "mode": "RW",
                    "name": "ISE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.corr_err_mask_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R42"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Mask: This bit, when set, masks the reporting of an error in response to a Header Log register overflow. STICKY.",
                    "mode": "RW",
                    "name": "HLOM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Mask: This bit, when set, masks the reporting of an error in response to a corrected internal error condition. STICKY.",
                    "mode": "RW",
                    "name": "CIEM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Mask: This bit, when set, masks the reporting of an error in response to an uncorrectable error occurence, which is determined to belong to one of the special cases in the PCI Express Base Specification 2.0. STICKY.",
                    "mode": "RW",
                    "name": "ANEM"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Mask: This bit, when set, masks the reporting of an error in response to a Replay Timer timeout event. STICKY.",
                    "mode": "RW",
                    "name": "RTTM"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R41"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Mask: This bit, when set, masks the reporting of an error in response to a Replay Number Rollover event. STICKY.",
                    "mode": "RW",
                    "name": "RNRM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Mask: This bit, when set, masks the reporting of an error in response to a 'Bad DLLP' received. STICKY.",
                    "mode": "RW",
                    "name": "BDM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TP Mask:  This bit,when set, masks the reporting of an error in response to a 'Bad TLP' received. STICKY.",
                    "mode": "RW",
                    "name": "BTM"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R40"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Mask: This bit, when set, masks the reporting of Physical Layer errors. STICKY.",
                    "mode": "RW",
                    "name": "REM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.corr_err_status_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R39"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Status: This bit is set on a Header Log Register overflow, that is, when the header could not be logged in the Header Log Register because it is occupied by a previous header.",
                    "mode": "W1C",
                    "name": "HLOS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Status: This bit is set when the Controller has detected an internal correctable error condition (a correctable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input CORRECTABLE_ERROR_IN.",
                    "mode": "W1C",
                    "name": "CIES"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Status: This bit is set when an uncorrectable error occurs, which is determined to belong to one of the special cases described in the PCI Express Base Specification 2.0. This causes the Controller to assert the CORRECTABLE_ERROR_OUT output in place of NON_FATAL_ERROR_OUT.",
                    "mode": "W1C",
                    "name": "ANES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Status: This bit is set when the replay timer in the Data Link Layer of the Controller times out, causing the Controller to re-transmit a TLP.",
                    "mode": "W1C",
                    "name": "RTTS"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R38"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Status: This bit is set when the replay count rolls over after three re-transmissions of a TLP at the Data Link Layer of the Controller.",
                    "mode": "W1C",
                    "name": "RNRS"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Status: This bit is set when an LCRC error is detected in a received DLLP, and no errors were detected by the Physical Layer.",
                    "mode": "W1C",
                    "name": "BDS"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TP Status:  This bit is set when an error is detected in a received TLP by the Data Link Layer of the Controller the conditions causing this error are (1) an LCRC error, (2) the packet terminates with EDB symbol, but its LCRC field does not equal the inverted value of the calculated CRC.",
                    "mode": "W1C",
                    "name": "BTS"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R37"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Status: This bit is set when an error is detected in the receive side of the Physical Layer of the Controller (e.g. an 8b10b decode error).",
                    "mode": "W1C",
                    "name": "RES"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.dev_ser_num_0_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 0: This field contains the first 32 bits of the device's serial number. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "DSND0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.dev_ser_num_1_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 1: This field contains the last 32 bits of the device's serial number. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "DSND1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.dev_ser_num_cap_hdr_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "SNNCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified from the local management bus by writing into Function 0 from the local management bus.",
                    "mode": "RW",
                    "name": "DSNCV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express Device Serial Number Capability (0001 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.err_src_id_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Fatal/Non-Fatal Error Message Source ID: This field captures and stores the Requester ID from an ERR_FATAL or ERROR_NONFATAL message received by the RC, if the ERR_FATAL or NONFATAL Received bit was not set at the time the message was received. STICKY",
                    "mode": "RO",
                    "name": "EFNSI"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Correctable Error Message Source ID: This field captures and stores the Requester ID from an ERR_COR message received by the RC, if the ERR_COR bit was not set at the time the message was received. STICKY",
                    "mode": "RO",
                    "name": "ECSI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.expan_rom_base_addr_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "ROM Base Address: Defines the base address and range of the expansion ROM address space. The number of writeable bits in this field determines the size of the range (BAR aperture). All other bits are not writeable, and are read as 0's. ",
                    "mode": "RW",
                    "name": "RBARW"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "ROM Base Address: Defines the base address and range of the expansion ROM address space. The number of writeable bits in this field determines the size of the range (BAR aperture). All other bits are not writeable, and are read as 0's. ",
                    "mode": "RO",
                    "name": "RBARO"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 10,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Address Decode Enable: This bit must be set to 1 by the configuration software to enable the expansion ROM.",
                    "mode": "RW",
                    "name": "ADE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.hdr_log_0_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 0: First Dword of captured TLP header. STICKY.",
                    "mode": "RO",
                    "name": "HD0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.hdr_log_1_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 1: Second Dword of captured TLP header. STICKY.",
                    "mode": "RO",
                    "name": "HD1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.hdr_log_2_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 2: Third Dword of captured TLP header. STICKY.",
                    "mode": "RO",
                    "name": "HD2"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.hdr_log_3_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 3: Fourth Dword of captured TLP header. STICKY.",
                    "mode": "RO",
                    "name": "HD3"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.intrpt_line_intrpt_pin_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R23"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Bridge Control Register Secondary Bus Reset: This field can be read and written from the local management  bus. When set, it initiates a hot reset on the link.",
                    "mode": "RW",
                    "name": "BCRSBR"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R21"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "VGA 16 DEcode: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "VGA16D"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "VGA Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "VGAE"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "ISA Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "ISAE"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Bridge Control SERR Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "BCSE"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Parity Error Response Enable: This field can be read and written from the local management  bus. It is used only to enable the Master Data Parity Error bit in the Secondary Status Register.",
                    "mode": "RW",
                    "name": "PERE"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 10,
                    "description": "Interrupt Pin Register: Identifies the interrupt input (A, B, C, D) to which this Functions interrupt output is connected to (01 = INTA, 02 = INTB, 03 = INTC, 04 = INTD). The assignment of interrupt inputs to Functions is fixed when the Controller is configured. This field can be re-written independently for each Function from the local management bus. Default values - PF0: 01 (INTA), PF1: 02 (INTB).",
                    "mode": "RW",
                    "name": "IPR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Interrupt Line Register: This field can be read and written from the local management bus, but its value is not used within the Controller.The given reset value is for PF0.",
                    "mode": "RW",
                    "name": "ILR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg0_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 1. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 1. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 1. The Controller uses this value to set up the receiver attached to Lane 1",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 1. The Controller uses this value to set up the Lane 1 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 0. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 0. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 0. The Controller uses this value to set up the receiver attached to Lane 0",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 0. The Controller uses this value to set up the Lane 0 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg1_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 3. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 3. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 3. The Controller uses this value to set up the receiver attached to Lane 3",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 3. The Controller uses this value to set up the Lane 3 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 2. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 2. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 2. The Controller uses this value to set up the receiver attached to Lane 2",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 2. The Controller uses this value to set up the Lane 2 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg2_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 5. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 5. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 5. The Controller uses this value to set up the receiver attached to Lane 5",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 5. The Controller uses this value to set up the Lane 5 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 4. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 4. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 4. The Controller uses this value to set up the receiver attached to Lane 4",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 4. The Controller uses this value to set up the Lane 4 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg3_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 7. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 7. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 7. The Controller uses this value to set up the receiver attached to Lane 7",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 7. The Controller uses this value to set up the Lane 7 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 6. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 6. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 6. The Controller uses this value to set up the receiver attached to Lane 6",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 6. The Controller uses this value to set up the Lane 6 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg4_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 9. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 9. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 9. The Controller uses this value to set up the receiver attached to Lane 9",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 9. The Controller uses this value to set up the Lane 9 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 8. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 8. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 8. The Controller uses this value to set up the receiver attached to Lane 8",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 8. The Controller uses this value to set up the Lane 8 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg5_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 11. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 11. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 11. The Controller uses this value to set up the receiver attached to Lane 11",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 11. The Controller uses this value to set up the Lane 11 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 10. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 10. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 10. The Controller uses this value to set up the receiver attached to Lane 10",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 10. The Controller uses this value to set up the Lane 10 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg6_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 13. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 13. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 13. The Controller uses this value to set up the receiver attached to Lane 13",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 13. The Controller uses this value to set up the Lane 13 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 12. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 12. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 12. The Controller uses this value to set up the receiver attached to Lane 12",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 12. The Controller uses this value to set up the Lane 12 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_equalization_control_reg7_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 15. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 15. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 15. The Controller uses this value to set up the receiver attached to Lane 15",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 15. The Controller uses this value to set up the Lane 15 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 14. The remote node may use this value to adapt its receiver at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 14. The remote node uses this value to set up its transmitter at the start of the link equalization procedure.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Downstream Port 8.0GT/s Receiver Preset Hint: 8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 14. The Controller uses this value to set up the receiver attached to Lane 14",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port 8.0GT/s Transmitter Preset: 8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 14. The Controller uses this value to set up the Lane 14 transmitter during link equalization.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.lane_error_status_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Lane Error Status: Each of these bits indicates the error status for the corresponding lane. STICKY.",
                    "mode": "W1C",
                    "name": "LES"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.link_cap_2_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Lower SKP OS Reception Supported Speeds Vector: If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports receiving SKP OS at the rate defined for SRNS while running in SRIS.",
                    "mode": "RW",
                    "name": "LSORSSV"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Lower SKP OS Generation Supported Speeds Vector: If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports software control of the SKP Ordered Set transmission scheduling rate.",
                    "mode": "RW",
                    "name": "LSOGSSV"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 8,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 3,
                    "description": "Supported Link Speeds Vector: This field indicates the supported link speeds of the Controller. For each bit, a value of 1 indicates that the corresponding link speed is supported, while a value of 0 indicates that the corresponding speed is not supported.  The bits corresponding to various link speeds are: Bit 1 = Link Speed 2.5 GT/s, Bit 2 = Link Speed 5 GT/s, Bit 3 = Link Speed 8 GT/s.  This field is hardwired to 0001 (2.5 GT/s) when the PCIE_GENERATION_SEL strap pins of the Controller are set to 0, 0011 (2.5 and 5 GT/s) when the strap is set to 1, and 0111 (2.5, 5, and 8 GT/s) when the strap pin is set to 10.",
                    "mode": "RW",
                    "name": "SLSV"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.link_cap_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Port Number: Specifies the port number assigned to the PCI Express link connected to this device. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PN"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R9"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "ASPM Optionality Compliance: A 1 in this position indicates the device supports the ASPM Optionality feature. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "ASPMOC"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Link Bandwidth Notification Capability: A value of 1b indicates support for the Link Bandwidth Notification status and interrupt mechanisms. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "LBNC"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Data Link Layer Active Reporting Capability: Set to 1 if the device is capable of reporting that the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0, as this version of the Controller does not support the feature.",
                    "mode": "RO",
                    "name": "DARC"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Surprise Down Error Reporting Capability: Indicates the capability of the device to report a Surprise Down error condition. This bit is hardwired to 0, as this version of the Controller does not support the feature.",
                    "mode": "RO",
                    "name": "SERC"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Clock Power Management: Indicates that the device supports removal of reference clocks. Not supported in this version of the Controller. Hardwired to 0.",
                    "mode": "RO",
                    "name": "CPM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 17,
                    "description": "L1 Exit Latency: Specifies the exit latency from L1 state. This parameter is dependent on the Physical Layer implementation. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "L1EL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "L0S Exit Latency: Specifies the time required for the device to transition from L0S to L0. This parameter is dependent on the Physical Layer implementation. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "L0EL"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 11,
                    "description": "Active State Power Management: Indicates the level of ASPM support provided by the device. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "ASPM"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 9,
                    "description": "Max Link Width: Indicates the maximum number of lanes supported by the device. This field is hardwired based on the setting of the LANE_COUNT_IN strap input.",
                    "mode": "RO",
                    "name": "MLW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Max Link Speed: Indicates the speeds supported by the link (2.5 GT/s , 5 GT/s , 8 GT/s  per lane). This field is hardwired to 0001 (2.5GT/s) when the strap input PCIE_GENERATION_SEL is set to 0,  to 0010 (5 GT/s) when the strap is set to 1 , and to 0011 (8 GT/s) when the strap input is set to 10  .",
                    "mode": "RO",
                    "name": "MLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.link_control3_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Enable Lower SKP OS Generation Vector:  When the Link is in L0 and the bit in this field corresponding to the current Link speed is Set, SKP Ordered Sets are scheduled at the rate defined for SRNS,  overriding the rate required based on the clock tolerance architecture.",
                    "mode": "RW",
                    "name": "ELSOSGV"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 8,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Link Equalization Request Interrupt Enable: This bit enables the activation of the PHY_INTERRUPT_OUT output of the  Controller when the Link Equalization Request bit in the Link Status 2 Register is set. This is not implemented in controller",
                    "mode": "RO",
                    "name": "LERIE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Perform Equaliztion: The state of this bit determines whether the Controller performs link equalization when the link is retrained by the local software. If this bit is set to 1 when the local software sets the Link Retrain bit in the Link Control Register, and the target link speed is 8 GT/s, the LTSSM of the Controller will go through the link equalization states during the retraining.",
                    "mode": "RW",
                    "name": "PE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.link_ctrl_status_2_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R19"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Link Equalization Request 8.0 GT/s: This bit can be set by the software running on the EndPoint to force the Endpoint  to perform link equalization. Setting this bit causes the LTSSM of the Controller to enter  the Recovery state and request its link partner to perform equalization. This bit is  cleared when the LTSSM enters the Recovery.Equalization state. It can also be cleared  by writing a 1 to this bit position by the host, or writing a 0 from the LMI. STICKY",
                    "mode": "W1C",
                    "name": "LE"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Equalization 8.0 GT/s Phase 3 Successful: This bit, when set to 1, indicates that the Phase 3 of the Transmitter Equalization  procedure has completed successfully. STICKY",
                    "mode": "RO",
                    "name": "EP3S"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Equalization 8.0 GT/s Phase 2 Successful: This bit, when set to 1, indicates that the Phase 2 of the Transmitter Equalization  procedure has completed successfully. STICKY",
                    "mode": "RO",
                    "name": "EP2S"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Equalization 8.0 GT/s Phase 1 Successful: This bit, when set to 1, indicates that the Phase 1 of the Transmitter Equalization  procedure has completed successfully. STICKY",
                    "mode": "RO",
                    "name": "EP1S"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Equalization 8.0 GT/s Complete: This bit, when set to 1, indicates that the Transmitter Equalization procedure has  completed. STICKY",
                    "mode": "RO",
                    "name": "EQC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Current De-Emphasis Level: This status bit indicates the current operating de-emphasis level of the transmitter (0 = -6dB, 1 = -3.5dB).",
                    "mode": "RO",
                    "name": "CDEL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Compliance De-Emphasis: This bit sets the de-emphasis level (for 5 GT/s operation) or the Transmitter Preset level (for 8 GT/s operation) when the LTSSM enters the Polling.Compliance state because of software setting the Enter Compliance bit in this register. It is used only when the link is running at 5 GT/s or 8 GT/s. At 5 GT/s, the only valid setting are 0 (-6 dB) and 1 (-3.5 dB). STICKY",
                    "mode": "RW",
                    "name": "CD"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Compliance SOS: When this bit is set to 1, the device will transmit SKP ordered sets between compliance patterns. STICKY",
                    "mode": "RW",
                    "name": "CS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Enter Modified Compliance: This field is intended for debug and compliance testing purposes only. If this bit is set to 1, the device will transmit the Modified Compliance Pattern when the LTSSM enters the Polling.Compliance substate. STICKY",
                    "mode": "RW",
                    "name": "EMC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 9,
                    "description": "Transmit Margin: This field is intended for debug and compliance testing purposes only. It controls the non-deemphasized voltage level at the transmitter outputs. Its encodings are: 000 = Normal operating range, 001 = 800 - 1200 mV for full swing and 400 - 700 mV for half swing, 010 - 111 = See PCI Express Base Specification 2.0. This field is reset to 0 when th LTSSM enters the Polling.Configuration substate during link training. STICKY.",
                    "mode": "RW",
                    "name": "TM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Selectable De-Emphasis: This bit selects the de-emphasis level when the Controller is operating at 5 GT/s  (0 = -6 dB, 1 = -3.5 dB).",
                    "mode": "RW",
                    "name": "SD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Hardware Autonomous Speed Disable: When this bit is set, the LTSSM is prevented from changing the operating speed of the link, other than reducing the speed to correct unreliable operation of the link. STICKY",
                    "mode": "RW",
                    "name": "HASD"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enter Compliance: This bit is used to force the Endpoint device to enter the Compliance mode. Software sets this bit to 1 and initiates a hot reset to force the device into the Compliance mode. The target speed for the Compliance mode is determined by the Target Link Speed field of this register. STICKY.",
                    "mode": "RW",
                    "name": "EC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Target Link Speed: This field sets the target speed when the software forces the link into Compliance mode by setting the Enter Compliance bit in this register (0001 = 2.5 GT/s, 0010 = 5 GT/s, 0100 = 8 GT/s). The default value of this field is 0001 (2.5 GT/s) when the PCIE_GENERATION_SEL[1:0] strap pins of the Controller are set to 0, 0010 (5 GT/s) when the strap is set to 1, and 0011 (8 GT/s) when the strap pin is set to 10. STICKY.",
                    "mode": "RW",
                    "name": "TLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.link_ctrl_status_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Link Autonomous Bandwidth Status: This bit is Set by hardware to indicate that hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation. This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled. Hardwired to 0 if Link Bandwidth Notification Capability is 0.",
                    "mode": "W1C",
                    "name": "LABS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Link Bandwidth Management Status: This bit is Set by hardware to indicate that either link training has completed following write to retrain link bit, or when HW has changed link speed or width to attempt to correct unreliable link operation. This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled. Hardwired to 0 if Link Bandwidth Notification Capability is 0.",
                    "mode": "W1C",
                    "name": "LBMS"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Data Link Layer Active: Indicates the status of the Data Link Layer. Set to 1 when the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0 in this version of the Controller.",
                    "mode": "RO",
                    "name": "DA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Slot Clock Configuration: Indicates that the device uses the reference clock provided by the connector. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Link Training Status: This bit is set to 1 when the LTSSM is in the Recovery or Configuration states, or if a 1 has been written to the Retrain Link bit but the link training has not yet begun.",
                    "mode": "RO",
                    "name": "LTS"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R12"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 25,
                    "description": "Negotiated Link Width: Set at the end of link training to the actual link width negotiated between the two sides.",
                    "mode": "RO",
                    "name": "NLW"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Negotiated Link Speed: Negotiated link speed of the device. The only supported speed ids are 2.5 GT/s per lane (0001),5 GT/s per lane (0010) ,8 GT/s per lane (0011).",
                    "mode": "RO",
                    "name": "NLS"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R11"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Link Autonomous Bandwidth Interrupt Enable: When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set. This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered. Hardwired to 0 if Link Bandwidth Notification Capability is 0.",
                    "mode": "RW",
                    "name": "LABIE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Link Bandwidth Management Interrupt Enable: When Set, this bit enables the generation of an interrupt to  indicate that the Link Bandwidth Management Status bit has been Set. This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered. Hardwired to 0 if Link Bandwidth Notification Capability is 0.",
                    "mode": "RW",
                    "name": "LBMIE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Hardware Autonomous Width Disable: When this bit is set, the local application must not request to change the operating width of the link, other than attempting to correct unreliable Link operation by reducing Link width.",
                    "mode": "RW",
                    "name": "HAWD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable Clock Power Management: This field is hardwired to 0 when the Controller is in the RC mode.",
                    "mode": "RO",
                    "name": "ECPM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Extended Synch: Set to 1 to extend the sequence of ordered sets transmitted while exiting from the L0S state.",
                    "mode": "RW",
                    "name": "ES"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Common Clock Configuration: A value of 0 indicates that the reference clock of this device is asynchronous to that of the upstream device. A value of 1 indicates that the reference clock is common.",
                    "mode": "RW",
                    "name": "CCC"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Retrain Link: Setting this bit to 1 causes the LTSSM to initiate link training. This bit always reads as 0.",
                    "mode": "RO",
                    "name": "RL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Link Disable: Writing a 1 to this bit position causes the LTSSM to go to the Disable Link state. The LTSSM stays in the Disable Link state while this bit is set.",
                    "mode": "RW",
                    "name": "LD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read Completion Boundary: Indicates the Read Completion Boundary of the Root Port (0 = 64 bytes, 1 = 128 bytes). This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RCB"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R10"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Active State Power Management Control: Controls the level of ASPM support on the PCI Express link associated with the function. The valid setting are 00: ASPM disabled 01: L0s entry enabled, L1 disabled 10: L1 entry enabled, L0s disabled 11: Both L0s and L1 enabled. Note that the ASPM Control bits can be enabled only if the corresponding ASPM Support[1:0] bit is 1 in the Link Capabilities Register. ",
                    "mode": "RW",
                    "name": "ASPMC"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_ctrl_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 25,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "MSI masking capable: can be modified using localmanagement interface ",
                    "mode": "RW",
                    "name": "MC"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "64-Bit Address Capable: Set to 1 to indicate that the device is capable of generating 64-bit addresses for MSI messages.Can be modified using local management interface",
                    "mode": "RW",
                    "name": "BAC64"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Multiple Message Enable: Encodes the number of distinct messages that the Controller is programmed to generate for this Function (000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32). This setting must be based on the number of interrupt inputs of the Controller that are actually used by this Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "MME"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 19,
                    "description": "Multiple Message Capable: Encodes the number of distinct messages that the Controller is capable of generating for this Function (000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32). Thus, this field defines the number of the interrupt vectors for this Function. The Controller allows up to 32 distinct messages, but the setting of this field must be based on the number of interrupt inputs of the Controller that are actually used by the client. For example, if the client logic uses 8 of the 32 distinct MSI interrupt inputs of the Controller for this Function, then the value of this field must be set to 011. This field can be written from the local management bus. Please see the `define den_db_Fx_MSI_MULTIPLE_MSG_CAPABLE values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "MMC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "MSI Enable: Set by the configuration program to enable the MSI feature. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "ME"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Pointer to the next PCI Capability Structure. This can be modified from the local management bus. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "CP1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Specifies that the capability structure is for MSI. Hardwired to 05 hex.",
                    "mode": "RO",
                    "name": "CID1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_mask_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "MSI Mask: Mask bits for MSI interrupts. The Multiple Message Capable field of the MSI Control Register specifies the number of distinct interrupts for the Function, which determines the  number of valid mask bits.",
                    "mode": "RW",
                    "name": "MM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_msg_data_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Hardwired to 0",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Message Data: Message data to be used for this Function. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MD"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_msg_hi_addr_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Message Address High: Contains bits 63:32 of the 64-bit address to be used in MSI Messages. A value of 0 specifies that 32-bit addresses are to be used in the messages. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MAH"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_msg_low_addr_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 2,
                    "bit_msb": 31,
                    "description": "Message Address Low: Lower bits of the address to be used in MSI messages. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Reserved: The two lower bits of the address are hardwired to 0 to align the address on a double-word boundary.",
                    "mode": "RO",
                    "name": "R1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msi_pending_bits_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "MSI Pending Bits: Pending bits for MSI interrupts.   A read from the location returns the state of the MSI_PENDING_STATUS_IN inputs of the Controller. ",
                    "mode": "RO",
                    "name": "MP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msix_ctrl_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "MSI-X Enable: Set by the configuration program to enable the MSI-X feature. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MSIXE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Function Mask: This bit serves as a global mask to all the interrupt conditions associated with this Function. When this bit is set, the Controller will not send out MSI-X messages from this Function. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "FM"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 29,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 26,
                    "description": "MSI-X Table Size: Specifies the size of the MSI-X Table, that is, the number of interrupt vectors defined for the Function. The programmed value is 1 minus the size of the table (that is, this field is set to 0 if the table size is 1.). It can be re-written independently for each Function from the local management bus. Please see the `define den_db_Fx_MSIX_TABLE_SIZE values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "MSIXTS"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Contains pointer to the next PCI Capability Structure. This is set to point to the PCI Express Capability Structure at 30 hex. This can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Identifies that the capability structure is for MSI-X. This field is set by default to 11 hex. It can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msix_pending_intrpt_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "PBA Offset: Offset of the memory address where the PBA is located, relative to the selected BAR. The three least significant bits of the address are omitted, as the addresses are QWORD aligned. Please see the `define den_db_Fx_MSIX_PBA_OFFSET values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "PBAO"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Indicator Register: Identifies the BAR corresponding to the memory address range where the PBA Structure is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). The value programmed must be the same as the BAR Indicator configured in the MSI-X Table Offset Register.Identifies the BAR corresponding to the memory address range where the PBA Structure is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). The value programmed must be the same as the BAR Indicator configured in the MSI-X Table Offset Register. Please see the `define den_db_Fx_MSIX_PBA_BIR values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "BARI1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.msix_tbl_offset_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "Table Offset: Offset of the memory address where the MSI-X Table is located, relative to the selected BAR. The three least significant bits of the address are omitted, as the addresses are QWORD aligned. Please see the `define den_db_Fx_MSIX_TABLE_OFFSET values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "TO"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Indicator Register: Identifies the BAR corresponding to the memory address range where the MSI-X Table is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). Please see the `define den_db_Fx_MSIX_TABLE_BIR values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_bus_numbers_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Secondary Latency Timer: This field is not implemented.",
                    "mode": "RO",
                    "name": "SLTN"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Subordinate Bus Number: This field can be read and written from the local management bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "SUBN"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Secondary Bus Number: This field can be read and written from the local management bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "SBN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Primary Bus Number: This field can be read and written from the local management bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "PBN"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_cap_2_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 23,
                    "description": "Max End-End TLP Prefixes: hard coded to zero.",
                    "mode": "RO",
                    "name": "MEEP"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "End-End TLP Prefix Supported: hard coded to zero.",
                    "mode": "RO",
                    "name": "EEPS"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Extended Format Field Supported: Indicates that the Function supports the 3-bit definition of the Fmt field in the TLP header.  This bit is hardwired to 1 for all Physical Functions.",
                    "mode": "RO",
                    "name": "EXFS"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "OBFF Supported:  Hard coded to zero ",
                    "mode": "RO",
                    "name": "OBFF"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 17,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "TPH Completer Supported: These bits, when set, indicate that the Function is capable of serving as a completer for requests with Transaction Processing Hints (TPH). It can be turned off for all Physical Functions by writing into PF 0. Defined Encodings are: 00b TPH and Extended TPH Completer not supported. 01b TPH Completer supported Extended TPH Completer not supported. 10b Reserved. 11b Both TPH and Extended TPH Completer supported.",
                    "mode": "RW",
                    "name": "TPHC"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "LTR mechanism supported:  A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high. ",
                    "mode": "RW",
                    "name": "LMS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "128-bit CAS Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for the Compare-and-Swap (CAS) Atomic Operation with 128 bit operands. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "ACS128"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "64-bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 64-bit Atomic Operations. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "ACS64"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "32-Bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 32-bit Atomic Operations. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "ACS32"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Atomic OP routing supported: Applicable only to Switch Upstream Ports, Switch Downstream Ports, and Root Ports must be 0b for other Function types. This bit must be set to 1b if the Port supports this optional capability. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "AOPRS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ARI Forwarding Supported: A 1 in this bit indicates that the device is able to forward TLPs with function number greater than 8. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "AFS"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable Supported: A 1 in this field indicates that the associated Function supports the capability to turn off its Completion timeout. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "CTDS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Ranges: Specifies the Completion Timeout values supported by the device. This field is set by default to 0010 (10 ms - 250 ms), but can be modified from the local management  bus. The actual timeout values are in two programmable local management registers, which allow the timeout settings of the two sub-ranges within Range B to be programmed independently. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "CTR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_cap_list_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "TCS Routing Supported: When set to 1, this bit indicates that the device supports routing of Trusted Configuration Requests. Not valid for Endpoints. Hardwired to 0.",
                    "mode": "RO",
                    "name": "TRS"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 29,
                    "description": "Interrupt Message Number: Identifies the MSI or MSI-X interrupt vector for the interrupt message generated corresponding to the status bits in the Slot Status Register, Root Status Register, or this capability structure. This field must be defined based on the chosen interrupt mode - MSI or MSI-X. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "IMN"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Slot Implemented: When Set, this bit indicates that the Link associated with this Port is connected to a slot",
                    "mode": "RO",
                    "name": "SI"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Device Type: Indicates the type of device implementing this Function. This field is hardwired to 4 in the RP mode.",
                    "mode": "RO",
                    "name": "DT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Identifies the version number of the capability structure.  The value depends on the value of the strap input PCIE_GENERATION_SEL If PCIE_GENERATION_SEL indicates Gen 2 or later generations, then the value is 2 else 1. Can be modified using local management interface after asserting input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PCV"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Next Capability Pointer: Points to the next PCI capability structure. Set to 0 because this is the last capability structure.",
                    "mode": "RO",
                    "name": "NCP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Specifies Capability ID assigned by PCI SIG for this structure. This field is hardwired to 10 hex.",
                    "mode": "RO",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_cap_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 29,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Function level reset capability:  A value of 1b indicates the Function supports the optional Function Level Reset mechanism ",
                    "mode": "RO",
                    "name": "FLRC"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 27,
                    "description": "Captured Power Limit Scale: Specifies the scale used by Slot Power Limit Value. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high. .",
                    "mode": "RW",
                    "name": "CPLS"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 25,
                    "description": "Captured Slot Power Limit Value: Specifies upper limit on power supplied by slot. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high. .",
                    "mode": "RW",
                    "name": "CSP"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Role-Based Error Reporting: Enables role-based errer reporting. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RER"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Acceptable L1 Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L1 to L0. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "AL1L"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Acceptable L0S Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L0S to L0. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "AL0L"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Extended Tag Field Supported:  Set when device allows the tag field to be extended from 5 to 8 bits. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high .",
                    "mode": "RW",
                    "name": "ETFS"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Phantom Functions Supported: This field is used to extend the tag field by combining unused Function bits with the tag bits. This field is hardwired to 00 to disable this feature.",
                    "mode": "RO",
                    "name": "PFS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Max Payload Size: Specifies maximum payload size supported by the device. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "MP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_ctl_stat_2_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 15,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R20"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 14,
                    "description": "OBFF Enable: Enables the Optimized Buffer Flush/Fill (OBFF) capability in the device. Valid settings are 00 (disabled), 01 (Variation A), and 10 (Variation B). ",
                    "mode": "RO",
                    "name": "OBFFE"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R19"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "LTR Mechanism Enable: This must be set to 1 to enable the Latency Tolerance Reporting Mechanism. This bit is implemented only in PF 0. Its default value is 1, but can be modified from the local management bus. This bit is read-only in PF 1.",
                    "mode": "RW",
                    "name": "LTRME"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "IDO Completion Enable: When this bit is 1, the RC is allowed to set the ID-based Ordering (IDO) Attribute bit in the Completions it generates.",
                    "mode": "RW",
                    "name": "ICE"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "IDO Request Enable: When this bit is 1, the RC is allowed to set the ID-based Ordering (IDO) Attribute bit in the requests it generates.",
                    "mode": "RW",
                    "name": "IRE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R18"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Atomic Op Requester Enable: This bit must be set to enable the generation of Atomic Op Requests. If the client logic attempts to send an Atomic Op when this bit is not set, logic in the Controller will nullify the TLP on its way to the link.",
                    "mode": "RW",
                    "name": "AORE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ARI Forwarding Enable: A 1 in this filed indicates that the port treats fields 7:0 of the ID  as function number while converting a Type 1 config packet to type 0 config packet.",
                    "mode": "RW",
                    "name": "AFE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable: Setting this bit disables the Completion Timeout in the device.",
                    "mode": "RW",
                    "name": "CTD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Value: Specifies the Completion Timeout value for the device. Allowable values are 0101 (sub-range 1) and 0110 (sub-range 2). The corresponding timeout values are stored in the local management register's Completion Timeout Interval Registers 0 and 1, respectively. Value of 0selects completion timeout from Completion-Timeout-Interval-Registers-0 in local managementregister.",
                    "mode": "RW",
                    "name": "CTV"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_dev_ctrl_status_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Transaction Pending: Indicates if any of the Non-Posted requests issued by the RC are still pending.",
                    "mode": "RO",
                    "name": "TP"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aux Power Detected: Set when auxiliary power is detected by the device. This is an unused field.",
                    "mode": "RO",
                    "name": "APD"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Unsupported Request Detected: Set to 1 by the Controller when it receives an unsupported request.",
                    "mode": "W1C",
                    "name": "URD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Fatal Error Detected: Set to 1 by the Controller when it detects a fatal error, regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "FED"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Non-Fatal Error Detected: Set to 1 by the Controller when it detects a non-fatal error, regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "NFED"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Correctable Error Detected: Set to 1 by the Controller when it detects a correctable error, regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "CED"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Hardwired to 0.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Max Read Request Size: Specifies the maximum size allowed in read requests generated by the device.",
                    "mode": "RW",
                    "name": "MRR"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Enable no snoop: If this bit is Set, the Function is permitted to Set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.",
                    "mode": "RW",
                    "name": "ENS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "aux power PM enable: Hardwired to 0",
                    "mode": "RO",
                    "name": "APPME"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "phantum functions enable: Hardwired to 0",
                    "mode": "RO",
                    "name": "PFE"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Extended Tag Enable:  When Set, this bit enables a Function to use an 8-bit Tag field as a Requester. If the bit is Clear, the Function is restricted to a 5-bit Tag field..",
                    "mode": "RW",
                    "name": "ETE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Max Payload Size: Specifies the maximum TLP payload size configured. The device must be able to receive a TLP of this maximum size, and should not generate TLP's larger than this value. Software must set this field based on the maximum payload size in the Device Capabilities Register, and the capability of the other side.",
                    "mode": "RW",
                    "name": "MP"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enable Relaxed Ordering: When set, this bit indicates that the device is allowed to set the Relaxed Ordering bit in the Attributes field of transactions initiated from it., when the transactions do not require Strong Ordering.",
                    "mode": "RW",
                    "name": "ERO"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Enable Unsupported Request Reporting: Enables the sending of error messages by the Controller on receiving unsupported requests.",
                    "mode": "RW",
                    "name": "EURR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Enable Fatal Error Reporting: This bit is not used by the Controller in Root Port mode.",
                    "mode": "RW",
                    "name": "EFER"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Enable Non-Fatal Error Reporting: This bit is not used by the Controller in Root Port mode.",
                    "mode": "RW",
                    "name": "ENFER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Enable Correctable Error Reporting: This bit is not used by the Controller in Root Port mode.",
                    "mode": "RW",
                    "name": "ECER"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_io_base_limit_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Detected Parity Error: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "DPE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Received System Error: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RSE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Received Master Abort: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RMA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Recieved Target Abort: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RTA"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Signaled Target Abort: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "STA"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 26,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Master Data Parity Error: The Controller does not set this bit by itself. This bit can be cleared by writing a 1 into this bit position from the local management bus. This field can be forced to 1 or 0 from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high. Note that this bit can be set only when the Parity Error Response Enable bit is set in the Bridge Control Register",
                    "mode": "RO",
                    "name": "MPE"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "IO Limit Register: This field can be read and written from the local management bus if IO BAR is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "ILR"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Type1 cfg IO bar size: value set in Type1 cfg IO bar size(bit 20 of RC BAR CONFIG register).If type1 cfg IObar enable bit(bit 19 in RC BAR CONFIG register) is not set, then this field will be hard coded to 0.",
                    "mode": "RO",
                    "name": "IOBS2"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "IO Base Register: This field can be read and written from the local management bus if IO BAR is enabled in the  Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "IBR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Type1 cfg IO bar size: value set in Type1 cfg IO bar size(bit 20 of RC BAR CONFIG register). If type1 cfg IObar enable bit(bit 19 in RC BAR CONFIG register) is not set, then this field will be hard coded to 0.",
                    "mode": "RO",
                    "name": "IOBS1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_io_base_limit_upper_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "IO Limit Register Upper: This field can be read and written from the local management bus if 32bit IO BAR is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "ILR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "IO Base Register Upper: This field can be read and written from the local management bus if 32bit IO BAR is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "IBRU"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_mem_base_limit_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Memory Limit Register: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "MLR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 15,
                    "description": "Memory Base Register: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "MBR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_prefetch_base_limit_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Prefetchable Memory Limit Register: This field can be read and written from the local management  bus if prefetchable memory is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "PMLR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Prefetchable Memory Base Register: This field can be read and written from the local management  bus if prefetchable memory is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "PMBR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_prefetch_base_upper_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Prefetchable Base Register Upper: This field can be read and written from the local management  bus if 64bit prefetchable memory is enabled in the Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "PBRU"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pcie_prefetch_limit_upper_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Prefetchable Limit Register Upper: This field can be read and written from the local management  bus if 64bit prefetchable memory is enabled in the Root Complex BAR configuration register,  else it is hardwired to zero. Its value is not used within the Controller.",
                    "mode": "RO",
                    "name": "PLRU"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pwr_mgmt_cap_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "PME Support for D3(cold) State: Indicates whether the Function is capable of sending PME messages when in the D3cold state. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PSDCS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "PME Support for D3(hot) State: Indicates whether the Function is capable of sending PME messages when in the D3hot state. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PSDHS"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "PME Support for D2 State: Indicates whether the Function is capable of sending PME messages when in the D2 state. This bit is hardwired to 0 because D2 state is not supported.",
                    "mode": "RO",
                    "name": "PSD2S"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "PME Support for D1 State: Indicates whether the Function is capable of sending PME messages when in the D1 state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RW",
                    "name": "PSD1S"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "PME Support for D0 State: Indicates whether the Function is capable of sending PME messages when in the D0 state.  This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PSD0S"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "D2 Support: Set if the Function supports the D2 power state. Currently hardwired to 0.",
                    "mode": "RO",
                    "name": "D2S"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "D1 Support: Set if the Function supports the D1 power state. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "D1S"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 24,
                    "description": "Max Current Required from Aux Power Supply: Specifies the maximum current drawn by the device from the aux power source in the D3cold state. This field is not implemented in devices not supporting PME notification when in the D3cold state, and is therefore hardwired to 0.",
                    "mode": "RO",
                    "name": "MCRAPS"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Device Specific Initialization Bit: This bit, when set, indicates that the device requires additional configuration steps beyond setting up its PCI configuration space, to bring it to the D0 active state from the D0 uninitialized state. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "DSI"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PME Clock: Not applicable to PCI Express. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "PC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Version ID: Indicates the version of the PCI Bus Power Management Specifications that the Function implements. This field is set by default to 011 (Version 1.2). This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "VID"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Contains pointer to the next PCI Capability Structure. The Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "CP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Identifies that the capability structure is for Power Management. This field is set by default to 01 hex. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.pwr_mgmt_ctrl_stat_rep_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Register: This optional register is not implemented in the Cadence PCIe Controller. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "DR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "PME Status:  This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high..",
                    "mode": "RW",
                    "name": "PMES"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 14,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "PME Enable: This bit can be set or cleared from the local management  bus, by writing a 1 or 0, respectively. ",
                    "mode": "RW",
                    "name": "PE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "No Soft Reset: This bit is set to 1 by default. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "NSR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Power State: This field can also be read or written from the local management bus.",
                    "mode": "RW",
                    "name": "PS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.revision_id_class_code_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Class Code: Identifies the function of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "CC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Sub-Class Code: Identifies a sub-category within the selected function. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Programming Interface Byte: Identifies the register set layout of the device. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PIB"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Revision ID: Assigned by the manufacturer of the device to identify the revision number of the device. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.root_ctrl_cap_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 4,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R28"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "CRS Software Visibility Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "CRSSVE"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "PME Interrupt Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "PMEIE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "System Error on Non-Fatal Error Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "SENFEE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "System Error on Correctable Error Enable: This field can be read and written from the local management  bus, but its value is not used within the Controller.",
                    "mode": "RW",
                    "name": "SECEE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.root_err_cmd_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R44"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Fatal Error Reporting Enable: If this bit is set, the Controller will active its FATAL_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "FERE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Non-Fatal Error Reporting Enable: If this bit is set, the Controller will active its NON_FATAL_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "NFERE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Correctable Error Reporting Enable: If this bit is set, the Controller will active its CORRECTABLE_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "CERE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.root_err_stat_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 7,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R45"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Fatal Error Messages Received: This bit, when set, indicates that the RC has received one or more Fatal error messages from the link. STICKY",
                    "mode": "W1C",
                    "name": "FEMR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Non-Fatal Error Messages Received: This bit, when set, indicates that the RC has received one or more Non-Fatal error messages from the link. STICKY",
                    "mode": "W1C",
                    "name": "NEMR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "First Uncorrectable Fatal: This bit, when set, indicates that the first Uncorrectable error message received was for a Fatal error. STICKY",
                    "mode": "W1C",
                    "name": "FUF"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Multiple Fatal/Non-Fatal Error Messages Received: This bit is set when the RC receives either a Fatal or Non-Fatal error message from the link, and the ERR_FATAL/NONFATAL Received bit is already set. STICKY",
                    "mode": "W1C",
                    "name": "MEFNR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Fatal/Non-Fatal Error Message Received: This bit is set when the RC receives either a Fatal or Non-Fatal error message from the link. STICKY",
                    "mode": "W1C",
                    "name": "EFNR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Multiple Correctable Error Messages Received: This bit is set when the RC receives a Correctable error message from the link, if the ERR_COR received bit is already set. STICKY",
                    "mode": "W1C",
                    "name": "MECR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Correctable Error Message Received: This bit is set when the RC receives a Correctable error message from the link. STICKY",
                    "mode": "W1C",
                    "name": "ECR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.root_status_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R18"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PME Pending: This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PMEP"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PME Status: This field is not set by the Controller but can be cleared by writing a 1 from the  local management bus. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PMES"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PME Requester ID: This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PMERID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.sec_pcie_cap_hdr_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1 , but can be modified independently for each PF from [the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high] .",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the Secondary PCI Express Capability",
                    "mode": "RO",
                    "name": "PECI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.slot_ctrl_status_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "RSCS2"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Presence Detect State: Defined encodings are: 0b Slot Empty 1b Card Present. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "PDS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "RSCS1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.uncorr_err_mask_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R32"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Mask: This bit is set to mask the reporting of internal errors. STICKY.",
                    "mode": "RW",
                    "name": "UIEM"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R31"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Mask: This bit is set to mask the reporting of unexpected requests received from the link. STICKY.",
                    "mode": "RW",
                    "name": "UREM"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Mask: This bit is set to mask the reporting of ECRC errors. STICKY.",
                    "mode": "RW",
                    "name": "EEM"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Mask: This bit is set to mask the reporting of malformed TLPs received from the link. STICKY.",
                    "mode": "RW",
                    "name": "MTM"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Mask: This bit is set to mask the reporting of violations of receive credit. STICKY.",
                    "mode": "RW",
                    "name": "ROM"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Mask: This bit is set to mask the reporting of unexpected Completions received by the Controller. STICKY.",
                    "mode": "RW",
                    "name": "UCM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Mask: This bit is set to mask the reporting of the Controller sending a Completer Abort. STICKY.",
                    "mode": "RW",
                    "name": "CAM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Mask: This bit is set to mask the reporting of Completion Timeouts. STICKY.",
                    "mode": "RW",
                    "name": "CTM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Mask: This bit is set to mask the reporting of Flow Control Protocol Errors. STICKY.",
                    "mode": "RW",
                    "name": "FCPER"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Mask: This bit is set to mask the reporting of a Poisoned TLP. STICKY.",
                    "mode": "RW",
                    "name": "PTM"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R30"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Mask: This bit is set to mask the reporting of Data Link Protocol Errors. STICKY.",
                    "mode": "RW",
                    "name": "DLPER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R29"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.uncorr_err_severity_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R37"
                },
                {
                    "altname": "UNCORR_INTRNL_ERR_SVRTY",
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Severity: Severity of internal errors (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "Uncorr_Intrnl_Err_Svrty"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R36"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Severity: Severity of unexpected requests received from the link (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "URES"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Severity: Severity of ECRC errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "EES"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Severity: Severity of malformed TLPs received from the link (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "MTS"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Severity: Severity of receive credit violations (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "ROS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Severity: Severity of unexpected Completions received by the Controller (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "UCS"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Severity: Severity of sending a Completer Abort (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "CAS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Severity: Severity of Completion Timeouts (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "CTS"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Severity: Severity of a Flow Control Protocol Error (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "FCPES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Severity: Severity of a Poisoned TLP error (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "PTS"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R35"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "surprise down error severity: surprise down error severity. This field is hard coded to 1.",
                    "mode": "RO",
                    "name": "SDES"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Severity: Severity of Data Link Protocol Errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "DLPES"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R33"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.uncorr_err_status_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R28"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Status: This bit is set when the Controller has detected an internal uncorrectable error (HAL parity error or an uncorrectable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input UNCORRECTABLE_ERROR_IN. This error is considered fatal by default.",
                    "mode": "W1C",
                    "name": "UIE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R27"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Status: This bit is set when the Controller has received a request from the link that it does not support. This error is not Function-specific. This error is considered non-fatal by default, except for the special case outlined in PCI Express Base Specification 2.0. The header of the received request that caused the error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "URE"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Status: This bit is set when the Controller has detected an ECRC error in a received TLP.",
                    "mode": "W1C",
                    "name": "EE"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Status: This bit is set when the Controller receives a malformed TLP from the link. This error is considered fatal by default. The header of the received TLP with error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "MT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Status: This bit is set when the Controller receives a TLP in violation of the receive credit currently available.",
                    "mode": "W1C",
                    "name": "RO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Status: This bit is set when the Controller has received an unexpected Completion packet from the link.",
                    "mode": "W1C",
                    "name": "UC"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Status: This bit is set when the Controller has returned the Completer Abort (CA) status to a request received from the link. This error is considered non-fatal by default, except for the special cases outlined in PCI Express Base Specification 2.0. The header of the received request that caused the error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "CA"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Status: This bit is set when the completion timer associated with an outstanding request times out. This error is considered non-fatal by default.",
                    "mode": "W1C",
                    "name": "CT"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Status: This bit is set when certain violations of the flow control protocol are detected by the Controller.",
                    "mode": "W1C",
                    "name": "FCPE"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Status: This bit is set when the Controller receives a poisoned TLP from the link. This error is considered non-fatal by default. The header of the received TLP with error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "PT"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R26"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Status: This bit is set when the Controller receives an Ack or Nak DLLP whose sequence does not correspond to that of an unacknowledged TLP or that of the last acknowledged TLP (for details, refer to the PCI Express Base Specifications).",
                    "mode": "W1C",
                    "name": "DLPE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R25"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.vendor_id_device_id_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Device ID: Device ID assigned by the manufacturer of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_ REG_ACCESS high.",
                    "mode": "RW",
                    "name": "DID"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Vendor ID: This is the Vendor ID assigned by PCI SIG to the manufacturer of the device.On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "VID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.vendor_specific_control_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 9,
                    "bit_msb": 31,
                    "description": "VSEC Control Out: The state of these bits drive the output pins Fx_VSEC_CONTROL_OUT ( where x is the function number). These are implemented as register bits that can be read and written by the host through a Config transaction, or via the local management interface.",
                    "mode": "RW",
                    "name": "VSEC_COUT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Host-Triggered Interrupt: The state of this bit drives the output pins Fx_VSEC_INTERRUPT_OUT ( where x is the function number). It can be used by the host to signal a software-driven interrupt to the application logic outside the Controller. This bit may be read and written by the host through a Config transaction, or via the local management interface.",
                    "mode": "RW",
                    "name": "HTI"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "VSEC Control In: The 8-bit value read from this field of PFx reflects the setting of Fx_VSEC_CONTROL_IN[7:0] input to the Controller. This field can also be read from the local management bus",
                    "mode": "RO",
                    "name": "VSEC_CIN"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.vendor_specific_data_reg0_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "General-Purpose Data: These bits are implemented as register bits that can be read and written by the host through a Config transaction, or via the local management interface. Their use is application-dependent.",
                    "mode": "RW",
                    "name": "GPD"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.vendor_specific_header_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "VSEC Length: Total byte count (in hex format) of the VSEC structure, including the Vendor-Specific Capability Header, the Vendor-Specific Header and the Vendor-Specific registers. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "VSEC Revision: Vendor-defined version number for the VSEC structure. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "VSEC ID: This field contains a vendor defined ID number that indicates the nature and format of the information in the Vendor-Specific Capability Structure. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_RC.vsec_header_reg_rc_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the Vendor-Specific Extended Capability. ",
                    "mode": "RW",
                    "name": "PECI"
                }
            ]
        }
    }
}