Analysis & Synthesis report for Delay_audio
Wed Jun 08 09:25:02 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Delay_audio|Controla_delay:Delay_aud|currentState
 11. State Machine - |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|currentState
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1
 18. Parameter Settings for User Entity Instance: PLL1:PLL1_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: PLL2:PLL2_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component
 21. altpll Parameter Settings by Entity Instance
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "Controla_delay:Delay_aud|FIFO_test:MemFIFO"
 24. Port Connectivity Checks: "Controla_delay:Delay_aud"
 25. Port Connectivity Checks: "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"
 26. Port Connectivity Checks: "audio_codec_controller:AUDIO_CODEC_INST"
 27. Port Connectivity Checks: "PLL2:PLL2_inst"
 28. Port Connectivity Checks: "PLL1:PLL1_inst"
 29. Port Connectivity Checks: "DISPLAY7SEG:INST_DISP7"
 30. Port Connectivity Checks: "DISPLAY7SEG:INST_DISP6"
 31. Port Connectivity Checks: "DISPLAY7SEG:INST_DISP5"
 32. Port Connectivity Checks: "DISPLAY7SEG:INST_DISP4"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 08 09:25:02 2016    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; Delay_audio                              ;
; Top-level Entity Name              ; Delay_audio                              ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 1,016                                    ;
;     Total combinational functions  ; 917                                      ;
;     Dedicated logic registers      ; 346                                      ;
; Total registers                    ; 346                                      ;
; Total pins                         ; 408                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 3,276,800                                ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Delay_audio        ; Delay_audio        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; TESTE_LCD.vhd                    ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd              ;         ;
; RESET_DELAY.vhd                  ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd            ;         ;
; LCD_CONTROLADOR.vhd              ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/LCD_CONTROLADOR.vhd        ;         ;
; I2C_Controller.vhd               ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd         ;         ;
; DISPLAY7SEG.vhd                  ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/DISPLAY7SEG.vhd            ;         ;
; delayCounter.vhd                 ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd           ;         ;
; Controla_delay.vhd               ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd         ;         ;
; audio_codec_controller.vhd       ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd ;         ;
; Delay_audio.vhd                  ; yes             ; User VHDL File               ; D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd            ;         ;
; FIFO_test.vhd                    ; yes             ; User Wizard-Generated File   ; D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd              ;         ;
; PLL1.vhd                         ; yes             ; User Wizard-Generated File   ; D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd                   ;         ;
; PLL2.vhd                         ; yes             ; User Wizard-Generated File   ; D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v           ;         ;
; db/pll2_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v           ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf        ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc     ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc      ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc      ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc      ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc      ;         ;
; db/scfifo_ut31.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf         ;         ;
; db/a_dpfifo_5441.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf       ;         ;
; db/a_fefifo_1ef.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/a_fefifo_1ef.tdf        ;         ;
; db/cntr_vp7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_vp7.tdf            ;         ;
; db/dpram_4a11.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf          ;         ;
; db/altsyncram_07k1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf     ;         ;
; db/decode_2a7.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/decode_2a7.tdf          ;         ;
; db/mux_268.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/mux_268.tdf             ;         ;
; db/cntr_jpb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_jpb.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,016                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 917                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 488                                                                                ;
;     -- 3 input functions                    ; 153                                                                                ;
;     -- <=2 input functions                  ; 276                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 674                                                                                ;
;     -- arithmetic mode                      ; 243                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 346                                                                                ;
;     -- Dedicated logic registers            ; 346                                                                                ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 408                                                                                ;
; Total memory bits                           ; 3276800                                                                            ;
; Total PLLs                                  ; 2                                                                                  ;
;     -- PLLs                                 ; 2                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; PLL1:PLL1_inst|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 585                                                                                ;
; Total fan-out                               ; 16738                                                                              ;
; Average fan-out                             ; 6.47                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                               ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Delay_audio                                       ; 917 (16)          ; 346 (30)     ; 3276800     ; 0            ; 0       ; 0         ; 408  ; 0            ; |Delay_audio                                                                                                                                                                                      ;              ;
;    |Controla_delay:Delay_aud|                      ; 470 (95)          ; 80 (23)      ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud                                                                                                                                                             ;              ;
;       |FIFO_test:MemFIFO|                          ; 375 (0)           ; 57 (0)       ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO                                                                                                                                           ;              ;
;          |scfifo:scfifo_component|                 ; 375 (0)           ; 57 (0)       ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component                                                                                                                   ;              ;
;             |scfifo_ut31:auto_generated|           ; 375 (0)           ; 57 (0)       ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated                                                                                        ;              ;
;                |a_dpfifo_5441:dpfifo|              ; 375 (3)           ; 57 (0)       ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo                                                                   ;              ;
;                   |a_fefifo_1ef:fifo_state|        ; 32 (15)           ; 19 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state                                           ;              ;
;                      |cntr_vp7:count_usedw|        ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw                      ;              ;
;                   |cntr_jpb:rd_ptr_count|          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count                                             ;              ;
;                   |cntr_jpb:wr_ptr|                ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr                                                   ;              ;
;                   |dpram_4a11:FIFOram|             ; 306 (0)           ; 4 (0)        ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram                                                ;              ;
;                      |altsyncram_07k1:altsyncram1| ; 306 (0)           ; 4 (4)        ; 3276800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1                    ;              ;
;                         |decode_2a7:decode3|       ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|decode_2a7:decode3 ;              ;
;                         |mux_268:mux4|             ; 284 (284)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|mux_268:mux4       ;              ;
;    |DISPLAY7SEG:INST_DISP0|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|DISPLAY7SEG:INST_DISP0                                                                                                                                                               ;              ;
;    |DISPLAY7SEG:INST_DISP1|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|DISPLAY7SEG:INST_DISP1                                                                                                                                                               ;              ;
;    |DISPLAY7SEG:INST_DISP2|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|DISPLAY7SEG:INST_DISP2                                                                                                                                                               ;              ;
;    |DISPLAY7SEG:INST_DISP3|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|DISPLAY7SEG:INST_DISP3                                                                                                                                                               ;              ;
;    |PLL1:PLL1_inst|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL1:PLL1_inst                                                                                                                                                                       ;              ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL1:PLL1_inst|altpll:altpll_component                                                                                                                                               ;              ;
;          |PLL1_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL1:PLL1_inst|altpll:altpll_component|PLL1_altpll:auto_generated                                                                                                                    ;              ;
;    |PLL2:PLL2_inst|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL2:PLL2_inst                                                                                                                                                                       ;              ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL2:PLL2_inst|altpll:altpll_component                                                                                                                                               ;              ;
;          |PLL2_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated                                                                                                                    ;              ;
;    |RESET_DELAY:INST_DELAY_RESET|                  ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|RESET_DELAY:INST_DELAY_RESET                                                                                                                                                         ;              ;
;    |TESTE_LCD:INST_TESTE_LCD|                      ; 78 (60)           ; 47 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD                                                                                                                                                             ;              ;
;       |LCD_CONTROLADOR:LCDINST|                    ; 18 (18)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST                                                                                                                                     ;              ;
;    |audio_codec_controller:AUDIO_CODEC_INST|       ; 269 (113)         ; 168 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST                                                                                                                                              ;              ;
;       |I2C_Controller:i2cController|               ; 84 (84)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController                                                                                                                 ;              ;
;       |delayCounter:adcDacControllerStartDelay|    ; 72 (72)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay                                                                                                      ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 26           ; 131072       ; 26           ; 3407872 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------+
; Altera ; FIFO         ; 12.0    ; N/A          ; N/A          ; |Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO ; D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |Delay_audio|PLL1:PLL1_inst                             ; D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd      ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |Delay_audio|PLL2:PLL2_inst                             ; D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Delay_audio|Controla_delay:Delay_aud|currentState                                                                         ;
+-------------------------------+------------------------+-------------------------+-------------------------+-------------------------------+
; Name                          ; currentState.Only_read ; currentState.Only_write ; currentState.Write_Read ; currentState.Write_untillfull ;
+-------------------------------+------------------------+-------------------------+-------------------------+-------------------------------+
; currentState.Write_untillfull ; 0                      ; 0                       ; 0                       ; 0                             ;
; currentState.Write_Read       ; 0                      ; 0                       ; 1                       ; 1                             ;
; currentState.Only_write       ; 0                      ; 1                       ; 0                       ; 1                             ;
; currentState.Only_read        ; 1                      ; 0                       ; 0                       ; 1                             ;
+-------------------------------+------------------------+-------------------------+-------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|currentState                                                                                                                                ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; Name                                ; currentState.stop ; currentState.incrementMuxSelectBits ; currentState.turnOffi2cControl ; currentState.checkAcknowledge ; currentState.transmit ; currentState.resetState ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; currentState.resetState             ; 0                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 0                       ;
; currentState.transmit               ; 0                 ; 0                                   ; 0                              ; 0                             ; 1                     ; 1                       ;
; currentState.checkAcknowledge       ; 0                 ; 0                                   ; 0                              ; 1                             ; 0                     ; 1                       ;
; currentState.turnOffi2cControl      ; 0                 ; 0                                   ; 1                              ; 0                             ; 0                     ; 1                       ;
; currentState.incrementMuxSelectBits ; 0                 ; 1                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
; currentState.stop                   ; 1                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Controla_delay:Delay_aud|Add1                          ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                      ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; audio_codec_controller:AUDIO_CODEC_INST|dacLRSelect                                     ; Merged with audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                         ;
; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[15]                              ; Merged with audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                  ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[16,17,19,22,23] ; Merged with audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[14] ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[20,21]          ; Merged with audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[18] ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[8,15]           ; Merged with audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13] ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[7]              ; Merged with audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]  ;
; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[3..5]                                                  ; Merged with TESTE_LCD:INST_TESTE_LCD|mLCD_ST[2]                                         ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[14]             ; Stuck at GND due to stuck port data_in                                                  ;
; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[2]                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[18]             ; Stuck at VCC due to stuck port data_in                                                  ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.stop                               ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 19                                                  ;                                                                                         ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 346   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 244   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 207   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK    ; 3       ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1    ; 3       ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2    ; 3       ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3    ; 3       ;
; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG ; 9       ;
; Total number of inverted registers = 5                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                          ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|mDLY[0]                                                       ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]                                 ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]                               ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Delay_audio|TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                                                    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL1:PLL1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; PLL1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL2:PLL2_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 2500                   ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; lpm_width               ; 26           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 131072       ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 17           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                ;
; CBXI_PARAMETER          ; scfifo_ut31  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; PLL1:PLL1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; PLL2:PLL2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                       ;
;     -- lpm_width           ; 26                                                                 ;
;     -- LPM_NUMWORDS        ; 131072                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controla_delay:Delay_aud|FIFO_test:MemFIFO"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controla_delay:Delay_aud"                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data_out[13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; r_fifo       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w_fifo       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; fifo_adress  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_data[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_data[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_data[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_data[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_data[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_data[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_r              ; Input  ; Info     ; Stuck at GND                                                                        ;
; sd_counter       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec_controller:AUDIO_CODEC_INST"                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; adclout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcrout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; daclrselect_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL2:PLL2_inst"                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL1:PLL1_inst"                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DISPLAY7SEG:INST_DISP7" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; idig[1] ; Input ; Info     ; Stuck at GND          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DISPLAY7SEG:INST_DISP6" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; idig[0] ; Input ; Info     ; Stuck at GND          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DISPLAY7SEG:INST_DISP5" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; idig ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DISPLAY7SEG:INST_DISP4" ;
+------------+-------+----------+--------------------+
; Port       ; Type  ; Severity ; Details            ;
+------------+-------+----------+--------------------+
; idig[3..1] ; Input ; Info     ; Stuck at GND       ;
+------------+-------+----------+--------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Jun 08 09:24:49 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Delay_audio -c Delay_audio
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10275): Verilog HDL Module Instantiation warning at board_EP4CE6.v(43): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file board_ep4ce6.v
    Info (12023): Found entity 1: board_EP4CE6
Info (12021): Found 2 design units, including 1 entities, in source file teste_lcd.vhd
    Info (12022): Found design unit 1: TESTE_LCD-FUNCIONAMENTO
    Info (12023): Found entity 1: TESTE_LCD
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: RESET_DELAY-FUNCIONAMENTO
    Info (12023): Found entity 1: RESET_DELAY
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controlador.vhd
    Info (12022): Found design unit 1: LCD_CONTROLADOR-FUNCIONAMENTO
    Info (12023): Found entity 1: LCD_CONTROLADOR
Info (12021): Found 2 design units, including 1 entities, in source file i2c_controller.vhd
    Info (12022): Found design unit 1: I2C_Controller-FUNCIONAMENTO
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 2 design units, including 1 entities, in source file display7seg.vhd
    Info (12022): Found design unit 1: DISPLAY7SEG-FUNCIONAMENTO
    Info (12023): Found entity 1: DISPLAY7SEG
Info (12021): Found 2 design units, including 1 entities, in source file delaycounter.vhd
    Info (12022): Found design unit 1: delayCounter-delayCounterInside
    Info (12023): Found entity 1: delayCounter
Info (12021): Found 2 design units, including 1 entities, in source file controla_delay.vhd
    Info (12022): Found design unit 1: Controla_delay-behavior
    Info (12023): Found entity 1: Controla_delay
Info (12021): Found 2 design units, including 1 entities, in source file audio_codec_controller.vhd
    Info (12022): Found design unit 1: audio_codec_controller-funcionamento
    Info (12023): Found entity 1: audio_codec_controller
Info (12021): Found 2 design units, including 1 entities, in source file delay_audio.vhd
    Info (12022): Found design unit 1: Delay_audio-FUNCIONAMENTO
    Info (12023): Found entity 1: Delay_audio
Info (12021): Found 2 design units, including 1 entities, in source file fifo_test.vhd
    Info (12022): Found design unit 1: fifo_test-SYN
    Info (12023): Found entity 1: FIFO_test
Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: PLL1
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN
    Info (12023): Found entity 1: PLL2
Info (12127): Elaborating entity "Delay_audio" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(19): used implicit default value for signal "SMA_CLKOUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(21): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(22): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(28): used implicit default value for signal "GPIO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(50): used implicit default value for signal "UART_CTS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(53): used implicit default value for signal "UART_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(60): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(65): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(66): used implicit default value for signal "VGA_BLANK_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(67): used implicit default value for signal "VGA_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(68): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(69): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(70): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(71): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(72): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(83): used implicit default value for signal "EEP_I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(91): used implicit default value for signal "ENET0_GTX_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(94): used implicit default value for signal "ENET0_MDC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(96): used implicit default value for signal "ENET0_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(104): used implicit default value for signal "ENET0_TX_DATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(105): used implicit default value for signal "ENET0_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(106): used implicit default value for signal "ENET0_TX_ER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(110): used implicit default value for signal "ENET1_GTX_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(113): used implicit default value for signal "ENET1_MDC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(115): used implicit default value for signal "ENET1_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(123): used implicit default value for signal "ENET1_TX_DATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(124): used implicit default value for signal "ENET1_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(125): used implicit default value for signal "ENET1_TX_ER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(131): used implicit default value for signal "TD_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(135): used implicit default value for signal "OTG_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(136): used implicit default value for signal "OTG_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(137): used implicit default value for signal "OTG_DACK_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(143): used implicit default value for signal "OTG_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(144): used implicit default value for signal "OTG_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(145): used implicit default value for signal "OTG_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(151): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(152): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(153): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(154): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(155): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(156): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(158): used implicit default value for signal "DRAM_DQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(159): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(160): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(163): used implicit default value for signal "SRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(164): used implicit default value for signal "SRAM_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(166): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(167): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(168): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(169): used implicit default value for signal "SRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(172): used implicit default value for signal "FL_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(173): used implicit default value for signal "FL_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(175): used implicit default value for signal "FL_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(176): used implicit default value for signal "FL_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(178): used implicit default value for signal "FL_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Delay_audio.vhd(179): used implicit default value for signal "FL_WP_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "DISPLAY7SEG" for hierarchy "DISPLAY7SEG:INST_DISP0"
Info (12128): Elaborating entity "TESTE_LCD" for hierarchy "TESTE_LCD:INST_TESTE_LCD"
Info (12128): Elaborating entity "LCD_CONTROLADOR" for hierarchy "TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST"
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:INST_DELAY_RESET"
Info (12128): Elaborating entity "PLL1" for hierarchy "PLL1:PLL1_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL1:PLL1_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL1:PLL1_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL1:PLL1_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: PLL1_altpll
Info (12128): Elaborating entity "PLL1_altpll" for hierarchy "PLL1:PLL1_inst|altpll:altpll_component|PLL1_altpll:auto_generated"
Info (12128): Elaborating entity "PLL2" for hierarchy "PLL2:PLL2_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL2:PLL2_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL2:PLL2_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL2:PLL2_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "audio_codec_controller:AUDIO_CODEC_INST"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"
Warning (10036): Verilog HDL or VHDL warning at I2C_Controller.vhd(36): object "DELAY" assigned a value but never read
Warning (10492): VHDL Process Statement warning at I2C_Controller.vhd(53): signal "SD_COUNTER_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_Controller.vhd(56): signal "SCLK" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_Controller.vhd(59): signal "SDO_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_Controller.vhd(92): signal "I2C_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "delayCounter" for hierarchy "audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay"
Info (12128): Elaborating entity "Controla_delay" for hierarchy "Controla_delay:Delay_aud"
Warning (10492): VHDL Process Statement warning at Controla_delay.vhd(88): signal "Range_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FIFO_test" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "131072"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "17"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ut31.tdf
    Info (12023): Found entity 1: scfifo_ut31
Info (12128): Elaborating entity "scfifo_ut31" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5441.tdf
    Info (12023): Found entity 1: a_dpfifo_5441
Info (12128): Elaborating entity "a_dpfifo_5441" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_1ef.tdf
    Info (12023): Found entity 1: a_fefifo_1ef
Info (12128): Elaborating entity "a_fefifo_1ef" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vp7.tdf
    Info (12023): Found entity 1: cntr_vp7
Info (12128): Elaborating entity "cntr_vp7" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_4a11.tdf
    Info (12023): Found entity 1: dpram_4a11
Info (12128): Elaborating entity "dpram_4a11" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_07k1.tdf
    Info (12023): Found entity 1: altsyncram_07k1
Info (12128): Elaborating entity "altsyncram_07k1" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2a7.tdf
    Info (12023): Found entity 1: decode_2a7
Info (12128): Elaborating entity "decode_2a7" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|decode_2a7:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_268.tdf
    Info (12023): Found entity 1: mux_268
Info (12128): Elaborating entity "mux_268" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|mux_268:mux4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jpb.tdf
    Info (12023): Found entity 1: cntr_jpb
Info (12128): Elaborating entity "cntr_jpb" for hierarchy "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a13"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a39"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a65"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a91"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a117"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a143"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a169"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a195"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a221"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a247"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a273"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a299"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a325"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a351"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a377"
        Warning (14320): Synthesized away node "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a403"
Warning (12069): Ignored assignment(s) for "GPIO[0]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[1]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[2]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[3]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[4]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[5]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[6]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[7]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[8]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[9]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[10]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[11]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[12]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[13]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[14]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[15]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[16]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[17]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[18]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[19]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[20]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[21]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[22]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[23]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[24]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[25]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[26]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[27]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[28]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[29]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[30]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[31]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[32]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[33]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[34]" because "GPIO" is not a bus or array
Warning (12069): Ignored assignment(s) for "GPIO[35]" because "GPIO" is not a bus or array
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SDAT" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "I2C_SDAT" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch"
    Warning (13310): Register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]" is converted into an equivalent circuit using register "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated" and latch "audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "GPIO" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] will power up to Low
    Critical Warning (18010): Register audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 52 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 1827 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 231 output pins
    Info (21060): Implemented 105 bidirectional pins
    Info (21061): Implemented 1017 logic cells
    Info (21064): Implemented 400 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 497 warnings
    Info: Peak virtual memory: 378 megabytes
    Info: Processing ended: Wed Jun 08 09:25:02 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg.


