/*
 * Copyright (C) 2023 Spacemit Limited
 * All Rights Reserved.
 */
#ifndef _OV13B10_SPM_SETTING_H_
#define _OV13B10_SPM_SETTING_H_

#include "cam_sensors_module.h"

#ifdef __cplusplus
extern "C" {
#endif /* extern "C" */

struct regval_tab ov13b10_spm_4208x3120_10bit_30fps_tab[] = {
    //@@OV13B RES_4208x3120_30fps_1120Mbps (BG/GR, Default)
    // MCLK: 24Mhz
    // resolution: 4208x3120
    // Mipi : 4 lane
    // Mipi data rate: 1120Mbps/Lane
    // SystemCLK   :112Mhz
    // FPS			: 29.8fps
    // HTS		:1176(R380c:R380d)
    // VTS		:3196(R380e:R380f)
    // Tline 	:10.5us
    // mipi is gated clock mode
    // mirror/flip normal
    //{0x0103, 0x01},
    {0x0303, 0x01},
    {0x0305, 0x46},
    {0x0321, 0x00},
    {0x0323, 0x04},
    {0x0324, 0x01},
    {0x0325, 0x50},
    {0x0326, 0x81},
#if 1  // MCLK =23.63M, Mipi data rate: 1228.76Mbps/Lane; SystemCLK:132.328Mhz
    {0x0305, 0x4e},
    {0x0326, 0x80},
#endif
    {0x0327, 0x04},
    {0x3011, 0x7c},
    {0x3012, 0x07},
    {0x3013, 0x32},
    {0x3107, 0x23},
    {0x3501, 0x0c},
    {0x3502, 0x10},
    {0x3504, 0x08},
    {0x3508, 0x07},
    {0x3509, 0xc0},
    {0x3600, 0x16},
    {0x3601, 0x54},
    {0x3612, 0x4e},
    {0x3620, 0x00},
    {0x3621, 0x68},
    {0x3622, 0x66},
    {0x3623, 0x03},
    {0x3662, 0x92},
    {0x3666, 0xbb},
    {0x3667, 0x44},
    {0x366e, 0xff},
    {0x366f, 0xf3},
    {0x3675, 0x44},
    {0x3676, 0x00},
    {0x367f, 0xe9},
    {0x3681, 0x32},
    {0x3682, 0x1f},
    {0x3683, 0x0b},
    {0x3684, 0x0b},
    {0x3704, 0x0f},
    {0x3706, 0x40},
    {0x3708, 0x3b},
    {0x3709, 0x72},
    {0x370b, 0xa2},
    {0x3714, 0x24},
    {0x371a, 0x3e},
    {0x3725, 0x42},
    {0x3739, 0x12},
    {0x3767, 0x00},
    {0x377a, 0x0d},
    {0x3789, 0x18},
    {0x3790, 0x40},
    {0x3791, 0xa2},
    {0x37c2, 0x04},
    {0x37c3, 0xf1},
    {0x37d9, 0x0c},
    {0x37da, 0x02},
    {0x37dc, 0x02},
    {0x37e1, 0x04},
    {0x37e2, 0x0a},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    // 4208x3120
    {0x3808, 0x10},
    {0x3809, 0x70},
    {0x380a, 0x0c},
    {0x380b, 0x30},
#if 0  // mipi_bps=1120M; MCLK=24M
	{0x380c, 0x04},
	{0x380d, 0x98},
	{0x380e, 0x0c},
	{0x380f, 0x7c},
#else  // mipi_bps=1228.76M; MCLK=23.63M; SystemCLK :132.328Mhz
    {0x380c, 0x04},  // hts: 0x4f8:1272
    {0x380d, 0xf8},
    {0x380e, 0x0d},  // vts:3468 + 8
    {0x380f, 0x94},
#endif
    {0x3811, 0x0f},
    {0x3813, 0x08},
    {0x3814, 0x01},
    {0x3815, 0x01},
    {0x3816, 0x01},
    {0x3817, 0x01},
    {0x381f, 0x08},
    {0x3820, 0x90},  // 0x88 //bit[4]:flip bit[3]:mirror 0x98
    {0x3821, 0x00},
    {0x3822, 0x14},  // if would like to support long exposure mode, set r3822=0x04
    {0x3823, 0x18},
    {0x3827, 0x01},
    {0x382e, 0xe6},
    {0x3c80, 0x00},
    {0x3c87, 0x01},
    {0x3c8c, 0x19},
    {0x3c8d, 0x1c},
    {0x3ca0, 0x00},
    {0x3ca1, 0x00},
    {0x3ca2, 0x00},
    {0x3ca3, 0x00},
    {0x3ca4, 0x50},
    {0x3ca5, 0x11},
    {0x3ca6, 0x01},
    {0x3ca7, 0x00},
    {0x3ca8, 0x00},
    {0x4008, 0x02},
    {0x4009, 0x0f},
    {0x400a, 0x01},
    {0x400b, 0x19},
    {0x4011, 0x21},
    {0x4017, 0x08},
    {0x4019, 0x04},
    {0x401a, 0x58},
    {0x4032, 0x1e},
    {0x4050, 0x02},
    {0x4051, 0x09},
    {0x405e, 0x00},
    {0x4066, 0x02},
    {0x4501, 0x00},
    {0x4502, 0x10},
    {0x4505, 0x00},
    {0x4800, 0x64},
    {0x481b, 0x3e},
    {0x481f, 0x30},
    {0x4825, 0x34},
    {0x4837, 0x0e},
    {0x484b, 0x01},
    {0x4883, 0x02},
    {0x5000, 0xff},
    {0x5001, 0x0f},
    {0x5045, 0x20},
    {0x5046, 0x20},
    {0x5047, 0xa4},
    {0x5048, 0x20},
    {0x5049, 0xa4},
    {0x0100, 0x00},
};

struct regval_tab ov13b10_spm_4208x2416_10bit_30fps_tab[] = {
    //@@OV13B RES_4208x3120_30fps_1120Mbps (BG/GR, Default)
    // MCLK: 24Mhz
    // resolution: 4208x3120
    // Mipi : 4 lane
    // Mipi data rate: 1120Mbps/Lane
    // SystemCLK  :112Mhz
    // FPS        : 29.8fps
    // HTS        :1176(R380c:R380d)
    // VTS        :3196(R380e:R380f)
    // Tline      :10.5us
    // mipi is gated clock mode
    // mirror/flip normal
    //{0x0103, 0x01},
    {0x0303, 0x01},
    {0x0305, 0x3c},  // MCLK =23.63M, mipi_bps: 945.2Mbps/Lane
    {0x0321, 0x00},
    {0x0323, 0x04},
    {0x0324, 0x01},
    {0x0325, 0x50},
    {0x0326, 0x81},
    {0x0327, 0x04},
    {0x3011, 0x7c},
    {0x3012, 0x07},
    {0x3013, 0x32},
    {0x3107, 0x23},
    {0x3501, 0x0a},
    {0x3502, 0x10},
    {0x3504, 0x08},
    {0x3508, 0x07},
    {0x3509, 0xc0},
    {0x3600, 0x16},
    {0x3601, 0x54},
    {0x3612, 0x4e},
    {0x3620, 0x00},
    {0x3621, 0x68},
    {0x3622, 0x66},
    {0x3623, 0x03},
    {0x3662, 0x92},
    {0x3666, 0xbb},
    {0x3667, 0x44},
    {0x366e, 0xff},
    {0x366f, 0xf3},
    {0x3675, 0x44},
    {0x3676, 0x00},
    {0x367f, 0xe9},
    {0x3681, 0x32},
    {0x3682, 0x1f},
    {0x3683, 0x0b},
    {0x3684, 0x0b},
    {0x3704, 0x0f},
    {0x3706, 0x40},
    {0x3708, 0x3b},
    {0x3709, 0x72},
    {0x370b, 0xa2},
    {0x3714, 0x24},
    {0x371a, 0x3e},
    {0x3725, 0x42},
    {0x3739, 0x12},
    {0x3767, 0x00},
    {0x377a, 0x0d},
    {0x3789, 0x18},
    {0x3790, 0x40},
    {0x3791, 0xa2},
    {0x37c2, 0x04},
    {0x37c3, 0xf1},
    {0x37d9, 0x0c},
    {0x37da, 0x02},
    {0x37dc, 0x02},
    {0x37e1, 0x04},
    {0x37e2, 0x0a},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x01},
    {0x3803, 0x68},  // y addr start //0x08
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},  // y addr end //0xc47 //0xae7:0xc47-352
    // 4208x2416
    {0x3808, 0x10},
    {0x3809, 0x70},
    {0x380a, 0x09},
    {0x380b, 0x70},
    // MCLK =23.63M, mipi_bps: 945.2Mbps/Lane; SystemCLK:110.273Mhz
    {0x380c, 0x05},  // hts: 0x55c:1372
    {0x380d, 0x5c},
    {0x380e, 0x0a},  // vts:2680 + 8 = 2688
    {0x380f, 0x80},
    // end
    {0x3811, 0x0f},
    {0x3813, 0x08},
    {0x3814, 0x01},
    {0x3815, 0x01},
    {0x3816, 0x01},
    {0x3817, 0x01},
    {0x381f, 0x08},
    {0x3820, 0x90},  // 0x88 //bit[4]:flip bit[3]:mirror 0x98
    {0x3821, 0x00},
    {0x3822, 0x14},  // if would like to support long exposure mode, set r3822=0x04
    {0x3823, 0x18},
    {0x3827, 0x01},
    {0x382e, 0xe6},
    {0x3c80, 0x00},
    {0x3c87, 0x01},
    {0x3c8c, 0x19},
    {0x3c8d, 0x1c},
    {0x3ca0, 0x00},
    {0x3ca1, 0x00},
    {0x3ca2, 0x00},
    {0x3ca3, 0x00},
    {0x3ca4, 0x50},
    {0x3ca5, 0x11},
    {0x3ca6, 0x01},
    {0x3ca7, 0x00},
    {0x3ca8, 0x00},
    {0x4008, 0x02},
    {0x4009, 0x0f},
    {0x400a, 0x01},
    {0x400b, 0x19},
    {0x4011, 0x21},
    {0x4017, 0x08},
    {0x4019, 0x04},
    {0x401a, 0x58},
    {0x4032, 0x1e},
    {0x4050, 0x02},
    {0x4051, 0x09},
    {0x405e, 0x00},
    {0x4066, 0x02},
    {0x4501, 0x00},
    {0x4502, 0x10},
    {0x4505, 0x00},
    {0x4800, 0x64},
    {0x481b, 0x3e},
    {0x481f, 0x30},
    {0x4825, 0x34},
    {0x4837, 0x12},  // MCLK =23.63M, mipi_bps: 945.2Mbps/Lane;
    {0x484b, 0x01},
    {0x4883, 0x02},
    {0x5000, 0xff},
    {0x5001, 0x0f},
    {0x5045, 0x20},
    {0x5046, 0x20},
    {0x5047, 0xa4},
    {0x5048, 0x20},
    {0x5049, 0xa4},
    {0x0100, 0x00},
};

struct regval_tab ov13b10_spm_2104x1560_10bit_30fps_tab[] = {
    {0x0303, 0x01},
    {0x0305, 0x46},
    {0x0321, 0x00},
    {0x0323, 0x04},
    {0x0324, 0x01},
    {0x0325, 0x50},
    {0x0326, 0x81},
    {0x0327, 0x04},
    {0x3011, 0x7c},
    {0x3012, 0x07},
    {0x3013, 0x32},
    {0x3107, 0x23},
    {0x3501, 0x0c},
    {0x3502, 0x10},
    {0x3504, 0x08},
    {0x3508, 0x07},
    {0x3509, 0xc0},
    {0x3600, 0x16},
    {0x3601, 0x54},
    {0x3612, 0x4e},
    {0x3620, 0x00},
    {0x3621, 0x68},
    {0x3622, 0x66},
    {0x3623, 0x03},
    {0x3662, 0x92},
    {0x3666, 0xbb},
    {0x3667, 0x44},
    {0x366e, 0xff},
    {0x366f, 0xf3},
    {0x3675, 0x44},
    {0x3676, 0x00},
    {0x367f, 0xe9},
    {0x3681, 0x32},
    {0x3682, 0x1f},
    {0x3683, 0x0b},
    {0x3684, 0x0b},
    {0x3704, 0x0f},
    {0x3706, 0x40},
    {0x3708, 0x3b},
    {0x3709, 0x72},
    {0x370b, 0xa2},
    {0x3714, 0x24},
    {0x371a, 0x3e},
    {0x3725, 0x42},
    {0x3739, 0x12},
    {0x3767, 0x00},
    {0x377a, 0x0d},
    {0x3789, 0x18},
    {0x3790, 0x40},
    {0x3791, 0xa2},
    {0x37c2, 0x04},
    {0x37c3, 0xf1},
    {0x37d9, 0x0c},
    {0x37da, 0x02},
    {0x37dc, 0x02},
    {0x37e1, 0x04},
    {0x37e2, 0x0a},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    // 4208x3120
    {0x3808, 0x10},
    {0x3809, 0x70},
    {0x380a, 0x0c},
    {0x380b, 0x30},
    {0x380c, 0x04},
    {0x380d, 0x98},
    {0x380e, 0x0c},
    {0x380f, 0x7c},
    {0x3811, 0x0f},
    {0x3813, 0x08},
    {0x3814, 0x01},
    {0x3815, 0x01},
    {0x3816, 0x01},
    {0x3817, 0x01},
    {0x381f, 0x08},
    {0x3820, 0x90},  // 0x88 //bit[4]:flip bit[3]:mirror 0x98
    {0x3821, 0x00},
    {0x3822, 0x14},  // if would like to support long exposure mode, set r3822=0x04
    {0x3823, 0x18},
    {0x3827, 0x01},
    {0x382e, 0xe6},
    {0x3c80, 0x00},
    {0x3c87, 0x01},
    {0x3c8c, 0x19},
    {0x3c8d, 0x1c},
    {0x3ca0, 0x00},
    {0x3ca1, 0x00},
    {0x3ca2, 0x00},
    {0x3ca3, 0x00},
    {0x3ca4, 0x50},
    {0x3ca5, 0x11},
    {0x3ca6, 0x01},
    {0x3ca7, 0x00},
    {0x3ca8, 0x00},
    {0x4008, 0x02},
    {0x4009, 0x0f},
    {0x400a, 0x01},
    {0x400b, 0x19},
    {0x4011, 0x21},
    {0x4017, 0x08},
    {0x4019, 0x04},
    {0x401a, 0x58},
    {0x4032, 0x1e},
    {0x4050, 0x02},
    {0x4051, 0x09},
    {0x405e, 0x00},
    {0x4066, 0x02},
    {0x4501, 0x00},
    {0x4502, 0x10},
    {0x4505, 0x00},
    {0x4800, 0x64},
    {0x481b, 0x3e},
    {0x481f, 0x30},
    {0x4825, 0x34},
    {0x4837, 0x0e},
    {0x484b, 0x01},
    {0x4883, 0x02},
    {0x5000, 0xff},
    {0x5001, 0x0f},
    {0x5045, 0x20},
    {0x5046, 0x20},
    {0x5047, 0xa4},
    {0x5048, 0x20},
    {0x5049, 0xa4},
    {0x0100, 0x00},
    // RES_2104x1560 (BG/GR, 30fps)
    // MCLK: 24Mhz
    // resolution: 2104x1560
    // Mipi : 4 lane
    // Mipi data rate: 560Mbps/Lane
    // SystemCLK   :112Mhz
    // FPS			: 29.8fps
    // HTS		:1176(R380c:R380d)
    // VTS		:3196(R380e:R380f)
    // Tline	:10.5us
    // mipi is gated clock mode
    // mirror/flip normal
    {0x0305, 0x23},
    {0x3501, 0x06},
    {0x3502, 0x10},
    {0x3662, 0x88},
    {0x3714, 0x28},
    {0x371a, 0x3e},
    {0x3739, 0x10},
    {0x37c2, 0x14},
    {0x37d9, 0x06},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    {0x3808, 0x08},
    {0x3809, 0x38},
    {0x380a, 0x06},
    {0x380b, 0x18},
#if 0
    {0x380c, 0x04},
    {0x380d, 0x98},
    {0x380e, 0x0c},
    {0x380f, 0x7c},
#else  // MCLK=23.63M; mipi_bps=551.37M; SystemCLK :110.273Mhz
    {0x380c, 0x04},
    {0x380d, 0xc8},  // 0x4c8: 1224
    {0x380e, 0x0b},  // 0xbcc: 3004 + 8
    {0x380f, 0xc4},
#endif
    {0x3811, 0x07},
    {0x3813, 0x04},
    {0x3814, 0x03},
    {0x3815, 0x01},
    {0x3816, 0x03},
    {0x3817, 0x01},
    {0x3820, 0x93},  // 0x8b //bit[4]:flip bit[3]:mirror 0x98
    {0x4008, 0x00},
    {0x4009, 0x05},
    {0x4050, 0x00},
    {0x4051, 0x05},
    {0x4501, 0x08},
    {0x4505, 0x04},
    {0x4837, 0x1d},
    {0x5000, 0xfd},
    {0x5001, 0x0d},
    {0x0100, 0x00},
};

struct regval_tab ov13b10_spm_1920x1080_10bit_30fps_tab[] = {
    {0x0303, 0x01},
    {0x0305, 0x46},
    {0x0321, 0x00},
    {0x0323, 0x04},
    {0x0324, 0x01},
    {0x0325, 0x50},
    {0x0326, 0x81},
    {0x0327, 0x04},
    {0x3011, 0x7c},
    {0x3012, 0x07},
    {0x3013, 0x32},
    {0x3107, 0x23},
    {0x3501, 0x0c},
    {0x3502, 0x10},
    {0x3504, 0x08},
    {0x3508, 0x07},
    {0x3509, 0xc0},
    {0x3600, 0x16},
    {0x3601, 0x54},
    {0x3612, 0x4e},
    {0x3620, 0x00},
    {0x3621, 0x68},
    {0x3622, 0x66},
    {0x3623, 0x03},
    {0x3662, 0x92},
    {0x3666, 0xbb},
    {0x3667, 0x44},
    {0x366e, 0xff},
    {0x366f, 0xf3},
    {0x3675, 0x44},
    {0x3676, 0x00},
    {0x367f, 0xe9},
    {0x3681, 0x32},
    {0x3682, 0x1f},
    {0x3683, 0x0b},
    {0x3684, 0x0b},
    {0x3704, 0x0f},
    {0x3706, 0x40},
    {0x3708, 0x3b},
    {0x3709, 0x72},
    {0x370b, 0xa2},
    {0x3714, 0x24},
    {0x371a, 0x3e},
    {0x3725, 0x42},
    {0x3739, 0x12},
    {0x3767, 0x00},
    {0x377a, 0x0d},
    {0x3789, 0x18},
    {0x3790, 0x40},
    {0x3791, 0xa2},
    {0x37c2, 0x04},
    {0x37c3, 0xf1},
    {0x37d9, 0x0c},
    {0x37da, 0x02},
    {0x37dc, 0x02},
    {0x37e1, 0x04},
    {0x37e2, 0x0a},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    // 4208x3120
    {0x3808, 0x10},
    {0x3809, 0x70},
    {0x380a, 0x0c},
    {0x380b, 0x30},
    {0x380c, 0x04},
    {0x380d, 0x98},
    {0x380e, 0x0c},
    {0x380f, 0x7c},
    {0x3811, 0x0f},
    {0x3813, 0x08},
    {0x3814, 0x01},
    {0x3815, 0x01},
    {0x3816, 0x01},
    {0x3817, 0x01},
    {0x381f, 0x08},
    {0x3820, 0x90},  // 0x88 //bit[4]:flip bit[3]:mirror 0x98
    {0x3821, 0x00},
    {0x3822, 0x14},  // if would like to support long exposure mode, set r3822=0x04
    {0x3823, 0x18},
    {0x3827, 0x01},
    {0x382e, 0xe6},
    {0x3c80, 0x00},
    {0x3c87, 0x01},
    {0x3c8c, 0x19},
    {0x3c8d, 0x1c},
    {0x3ca0, 0x00},
    {0x3ca1, 0x00},
    {0x3ca2, 0x00},
    {0x3ca3, 0x00},
    {0x3ca4, 0x50},
    {0x3ca5, 0x11},
    {0x3ca6, 0x01},
    {0x3ca7, 0x00},
    {0x3ca8, 0x00},
    {0x4008, 0x02},
    {0x4009, 0x0f},
    {0x400a, 0x01},
    {0x400b, 0x19},
    {0x4011, 0x21},
    {0x4017, 0x08},
    {0x4019, 0x04},
    {0x401a, 0x58},
    {0x4032, 0x1e},
    {0x4050, 0x02},
    {0x4051, 0x09},
    {0x405e, 0x00},
    {0x4066, 0x02},
    {0x4501, 0x00},
    {0x4502, 0x10},
    {0x4505, 0x00},
    {0x4800, 0x64},
    {0x481b, 0x3e},
    {0x481f, 0x30},
    {0x4825, 0x34},
    {0x4837, 0x0e},
    {0x484b, 0x01},
    {0x4883, 0x02},
    {0x5000, 0xff},
    {0x5001, 0x0f},
    {0x5045, 0x20},
    {0x5046, 0x20},
    {0x5047, 0xa4},
    {0x5048, 0x20},
    {0x5049, 0xa4},
    {0x0100, 0x00},
    // RES_1920x1080 (BG/GR, 30fps)
    // MCLK: 24Mhz
    // resolution: 1920x1080
    // Mipi : 4 lane
    // Mipi data rate: 560Mbps/Lane
    // SystemCLK   :112Mhz
    // FPS			: 29.8fps
    // HTS		:1176(R380c:R380d)
    // VTS		:3196(R380e:R380f)
    // Tline	:10.5us
    // mipi is gated clock mode
    // mirror/flip normal
    {0x0305, 0x23},
#if 1
    {0x0324, 0x00},
    {0x0325, 0xa8},  // SystemCLK = 56Mhz
    {0x3016, 0x32},  // bit[7:5]: n+1 lane //0x32: 2lane
    {0x3017, 0x0c},  // 0x0c
    {0x3106, 0x19},  // sclk = 28M
#endif
    {0x3501, 0x04},
    {0x3502, 0x00},
    {0x3662, 0x88},
    {0x3714, 0x28},
    {0x371a, 0x3e},
    {0x3739, 0x10},
    {0x37c2, 0x14},
    {0x37d9, 0x06},
    {0x3800, 0x00},
    {0x3801, 0xb0},
    {0x3802, 0x01},
    {0x3803, 0xe0},
    {0x3804, 0x0f},
    {0x3805, 0xdf},
    {0x3806, 0x0a},
    {0x3807, 0x6f},
    {0x3808, 0x07},
    {0x3809, 0x80},
    {0x380a, 0x04},
    {0x380b, 0x38},
#if 0  // MCLK=24M
    {0x380c, 0x04},
    {0x380d, 0x98},
    {0x380e, 0x0c},
    {0x380f, 0x7c},
#else
    // MCLK=23.63M; mipi_bps=551.37M; SystemCLK :55.137Mhz
    {0x380c, 0x05},
    {0x380d, 0xfc},  // 0x5f0: 1532
    {0x380e, 0x04},  // 0x4b8: 1200 + 8
    {0x380f, 0xb8},
#endif
    {0x3811, 0x0b},
    {0x3813, 0x08},
    {0x3814, 0x03},
    {0x3815, 0x01},
    {0x3816, 0x03},
    {0x3817, 0x01},
    {0x3820, 0x93},  // 0x8b //bit[4]:flip bit[3]:mirror 0x98
    {0x4008, 0x00},
    {0x4009, 0x05},
    {0x4050, 0x00},
    {0x4051, 0x05},
    {0x4501, 0x08},
    {0x4505, 0x04},
    {0x4837, 0x1d},
    {0x5000, 0xfd},
    {0x5001, 0x0d},
    {0x0100, 0x00},
};

struct regval_tab ov13b10_spm_1600x1200_10bit_30fps_tab[] = {
    {0x0303, 0x01},
    {0x0305, 0x46},
    {0x0321, 0x00},
    {0x0323, 0x04},
    {0x0324, 0x01},
    {0x0325, 0x50},
    {0x0326, 0x81},
    {0x0327, 0x04},
    {0x3011, 0x7c},
    {0x3012, 0x07},
    {0x3013, 0x32},
    //{0x3016, 0x32},  // bit[7:5]: n+1 lane //0x32: 2lane
    {0x3107, 0x23},
    {0x3501, 0x0c},
    {0x3502, 0x10},
    {0x3504, 0x08},
    {0x3508, 0x07},
    {0x3509, 0xc0},
    {0x3600, 0x16},
    {0x3601, 0x54},
    {0x3612, 0x4e},
    {0x3620, 0x00},
    {0x3621, 0x68},
    {0x3622, 0x66},
    {0x3623, 0x03},
    {0x3662, 0x92},
    {0x3666, 0xbb},
    {0x3667, 0x44},
    {0x366e, 0xff},
    {0x366f, 0xf3},
    {0x3675, 0x44},
    {0x3676, 0x00},
    {0x367f, 0xe9},
    {0x3681, 0x32},
    {0x3682, 0x1f},
    {0x3683, 0x0b},
    {0x3684, 0x0b},
    {0x3704, 0x0f},
    {0x3706, 0x40},
    {0x3708, 0x3b},
    {0x3709, 0x72},
    {0x370b, 0xa2},
    {0x3714, 0x24},
    {0x371a, 0x3e},
    {0x3725, 0x42},
    {0x3739, 0x12},
    {0x3767, 0x00},
    {0x377a, 0x0d},
    {0x3789, 0x18},
    {0x3790, 0x40},
    {0x3791, 0xa2},
    {0x37c2, 0x04},
    {0x37c3, 0xf1},
    {0x37d9, 0x0c},
    {0x37da, 0x02},
    {0x37dc, 0x02},
    {0x37e1, 0x04},
    {0x37e2, 0x0a},
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    // 4208x3120
    {0x3808, 0x10},
    {0x3809, 0x70},
    {0x380a, 0x0c},
    {0x380b, 0x30},
    {0x380c, 0x04},
    {0x380d, 0x98},
    {0x380e, 0x0c},
    {0x380f, 0x7c},
    {0x3811, 0x0f},
    {0x3813, 0x08},
    {0x3814, 0x01},
    {0x3815, 0x01},
    {0x3816, 0x01},
    {0x3817, 0x01},
    {0x381f, 0x08},
    {0x3820, 0x90},  // 0x88 //bit[4]:flip bit[3]:mirror 0x98
    {0x3821, 0x00},
    {0x3822, 0x14},  // if would like to support long exposure mode, set r3822=0x04
    {0x3823, 0x18},
    {0x3827, 0x01},
    {0x382e, 0xe6},
    {0x3c80, 0x00},
    {0x3c87, 0x01},
    {0x3c8c, 0x19},
    {0x3c8d, 0x1c},
    {0x3ca0, 0x00},
    {0x3ca1, 0x00},
    {0x3ca2, 0x00},
    {0x3ca3, 0x00},
    {0x3ca4, 0x50},
    {0x3ca5, 0x11},
    {0x3ca6, 0x01},
    {0x3ca7, 0x00},
    {0x3ca8, 0x00},
    {0x4008, 0x02},
    {0x4009, 0x0f},
    {0x400a, 0x01},
    {0x400b, 0x19},
    {0x4011, 0x21},
    {0x4017, 0x08},
    {0x4019, 0x04},
    {0x401a, 0x58},
    {0x4032, 0x1e},
    {0x4050, 0x02},
    {0x4051, 0x09},
    {0x405e, 0x00},
    {0x4066, 0x02},
    {0x4501, 0x00},
    {0x4502, 0x10},
    {0x4505, 0x00},
    {0x4800, 0x64},
    {0x481b, 0x3e},
    {0x481f, 0x30},
    {0x4825, 0x34},
    {0x4837, 0x0e},
    {0x484b, 0x01},
    {0x4883, 0x02},
    {0x5000, 0xff},
    {0x5001, 0x0f},
    {0x5045, 0x20},
    {0x5046, 0x20},
    {0x5047, 0xa4},
    {0x5048, 0x20},
    {0x5049, 0xa4},
    {0x0100, 0x00},
    // RES_2104x1560 (BG/GR, 30fps)
    // MCLK: 24Mhz
    // resolution: 2104x1560
    // Mipi : 4 lane
    // Mipi data rate: 560Mbps/Lane
    // SystemCLK   :112Mhz
    // FPS			: 29.8fps
    // HTS		:1176(R380c:R380d)
    // VTS		:3196(R380e:R380f)
    // Tline	:10.5us
    // mipi is gated clock mode
    // mirror/flip normal
    {0x0305, 0x23},
    {0x3501, 0x04},
    {0x3502, 0x00},
    {0x3662, 0x88},
    {0x3714, 0x28},
    {0x371a, 0x3e},
    {0x3739, 0x10},
    {0x37c2, 0x14},
    {0x37d9, 0x06},
    // MCLK=23.63M; mipi_bps=551.37M; SystemCLK :110.273Mhz
    {0x3800, 0x00},
    {0x3801, 0x00},
    {0x3802, 0x00},
    {0x3803, 0x08},
    {0x3804, 0x10},
    {0x3805, 0x8f},
    {0x3806, 0x0c},
    {0x3807, 0x47},
    {0x3808, 0x06},
    {0x3809, 0x40},
    {0x380a, 0x04},//0x618: 1560
    {0x380b, 0xb0},
    {0x380c, 0x04},
    {0x380d, 0xc8},  // 0x4c8: 1224
    {0x380e, 0x0b},  // 0xbc4: 3004 + 8
    {0x380f, 0xc4},
    //end
    {0x3811, 0x07},
    {0x3813, 0x04},
    {0x3814, 0x03},
    {0x3815, 0x01},
    {0x3816, 0x03},
    {0x3817, 0x01},
    {0x3820, 0x93},  // 0x8b //bit[4]:flip bit[3]:mirror 0x98
    {0x4008, 0x00},
    {0x4009, 0x05},
    {0x4050, 0x00},
    {0x4051, 0x05},
    {0x4501, 0x08},
    {0x4505, 0x04},
    {0x4837, 0x1d},
    {0x5000, 0xfd},
    {0x5001, 0x0d},
    {0x0100, 0x00},
};

#ifdef __cplusplus
}
#endif /* extern "C" */

#endif
