
---------- Begin Simulation Statistics ----------
final_tick                                27639367500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    350                       # Simulator instruction rate (inst/s)
host_mem_usage                                9710292                       # Number of bytes of host memory used
host_op_rate                                      358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45785.95                       # Real time elapsed on the host
host_tick_rate                                 446958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16044775                       # Number of instructions simulated
sim_ops                                      16411555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020464                       # Number of seconds simulated
sim_ticks                                 20464407500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.070626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  778415                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               793729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                984                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5360                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            790136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2132                       # Number of indirect misses.
system.cpu.branchPred.lookups                  831024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13787                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1140                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4931748                       # Number of instructions committed
system.cpu.committedOps                       5001051                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366030                       # CPI: cycles per instruction
system.cpu.discardedOps                         14720                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2496758                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            150110                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1538646                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4978838                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297086                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      984                       # number of quiesce instructions executed
system.cpu.numCycles                         16600411                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       984                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3269696     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2069      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162286      3.25%     68.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1567000     31.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5001051                       # Class of committed instruction
system.cpu.quiesceCycles                     16142641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11621573                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1459546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              466161                       # Transaction distribution
system.membus.trans_dist::ReadResp             467095                       # Transaction distribution
system.membus.trans_dist::WriteReq             272205                       # Transaction distribution
system.membus.trans_dist::WriteResp            272205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          583                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict              512                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           658                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       728589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        728589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1460099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1479711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2937545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21906                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       130994                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46778210                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2197220                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003305                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2197196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2197220                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3705236948                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19812000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              631390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4086375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16436580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2843567850                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1385250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       534528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       534528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       945794                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       945794                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2960644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47142978                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4999233500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4004150463                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2550146000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3202438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2401829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5604267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3202438                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2401829                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5604267                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3202438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5604267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2401829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11208534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2401829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5604267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8006095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2401829                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       825824                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3227653                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2401829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8006095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       825824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11233748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1457178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       899996                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       899996    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       899996                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2087664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2589243000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    271223684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9607315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    280830999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9607315                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6413281                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16020596                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    280830999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16020596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    296851595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47579136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8239104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3202438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1508348385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    813419299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2324970122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    861455872                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1447502059                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2308957931                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3202438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2369804256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2260921358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4633928053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9508020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       800610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10308630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4003048                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3202438                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7205486                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13511068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4003048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17514116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12412575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3202438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15615014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3202438                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6404876                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9607315                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15615014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6404876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3202438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25222328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          276                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          300                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       863157                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75057                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         938214                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       863157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       863157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       863157                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75057                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        938214                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29832304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16896832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3202438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3210843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1447502059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       825824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3024177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1457765342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1842027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9607315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       800610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    813419299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825669250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1842027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3202438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12818158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       800610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2260921358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       825824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3024177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2283434592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    722890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001437498000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          280                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          280                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              839654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264013                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15027818110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2330315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27261971860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32244.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58494.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       403                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   434680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    815                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.199525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.699463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.541419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1316      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          990      1.99%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          756      1.52%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          821      1.65%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          943      1.90%      9.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          724      1.46%     11.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          653      1.32%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          888      1.79%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42552     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1664.532143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    693.732458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            23      8.21%      8.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     23.21%     31.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.36%     31.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.71%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     66.07%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     942.910714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    830.539476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    261.071083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.07%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.86%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.50%      6.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.43%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.36%      8.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.36%      9.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.36%      9.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      8.21%     17.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          230     82.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           280                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29828032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16896960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29832304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16896832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1457.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20464138125                       # Total gap between requests
system.mem_ctrls.avgGap                      28027.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3155527.468850490637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3210843.020986559335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1447333180.792065382004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 825824.055741657852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3024177.465191699099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1898320.290973486612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9607314.553328748792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 750571.449478808558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 813419298.848500728607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58769880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60235475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27081134460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18651320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43180725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19921463375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1860715125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45510250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 357402146125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57392.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58594.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58509.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70382.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44654.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33822518.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    605701.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    177774.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374116.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10794688725                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1106910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8563604775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1968                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           984                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10253572.535569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    14439765.022372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          984    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       391750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398288375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             984                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17549852125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10089515375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2649914                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2649914                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2649914                       # number of overall hits
system.cpu.icache.overall_hits::total         2649914                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          276                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          276                       # number of overall misses
system.cpu.icache.overall_misses::total           276                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11990000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11990000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11990000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11990000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2650190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2650190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2650190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2650190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.028986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.028986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.028986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.028986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11553625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11553625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.960145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.960145                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2649914                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2649914                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          276                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2650190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2650190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.028986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.028986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11553625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11553625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.960145                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.704174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2262873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21758.394231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.704174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5300656                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5300656                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       263751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           263751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       263751                       # number of overall hits
system.cpu.dcache.overall_hits::total          263751                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1292                       # number of overall misses
system.cpu.dcache.overall_misses::total          1292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98000000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98000000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98000000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98000000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75851.393189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75851.393189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75851.393189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75851.393189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          583                       # number of writebacks
system.cpu.dcache.writebacks::total               583                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9777                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9777                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75932625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75932625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75932625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75932625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21673250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21673250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003739                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76622.225025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76622.225025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76622.225025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76622.225025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.758719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.758719                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56044625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56044625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79047.425952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79047.425952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          996                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          996                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21673250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21673250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80257.598784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80257.598784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.291165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.291165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41955375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41955375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71964.622642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71964.622642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69438.813814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69438.813814                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       728589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       728589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7606840125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7606840125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.509155                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.509155                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       128302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       128302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       600287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       600287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7337078948                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7337078948                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12222.618428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12222.618428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.081534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               19850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.909729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.081534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6889875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6889875                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27639367500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27639518125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    350                       # Simulator instruction rate (inst/s)
host_mem_usage                                9710292                       # Number of bytes of host memory used
host_op_rate                                      358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45786.06                       # Real time elapsed on the host
host_tick_rate                                 446960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16044784                       # Number of instructions simulated
sim_ops                                      16411570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020465                       # Number of seconds simulated
sim_ticks                                 20464558125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.070258                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  778416                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               793733                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                985                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5362                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            790137                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7927                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2133                       # Number of indirect misses.
system.cpu.branchPred.lookups                  831030                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1140                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4931757                       # Number of instructions committed
system.cpu.committedOps                       5001066                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366073                       # CPI: cycles per instruction
system.cpu.discardedOps                         14725                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2496772                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            150111                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1538648                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4979033                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297082                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      984                       # number of quiesce instructions executed
system.cpu.numCycles                         16600652                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       984                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3269704     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2069      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162292      3.25%     68.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1567000     31.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5001066                       # Class of committed instruction
system.cpu.quiesceCycles                     16142641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11621619                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1459550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              466161                       # Transaction distribution
system.membus.trans_dist::ReadResp             467097                       # Transaction distribution
system.membus.trans_dist::WriteReq             272205                       # Transaction distribution
system.membus.trans_dist::WriteResp            272205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          585                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict              512                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           660                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       728589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        728589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1460105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1479717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2937551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21906                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       131250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46778466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2197222                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003305                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2197198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2197222                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3705250823                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19812000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              631390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4086375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16448080                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2843567850                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1385250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       534528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       534528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       945794                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       945794                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2960644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47142978                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4999233500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4004150463                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2550146000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3202415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2401811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5604226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3202415                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2401811                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5604226                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3202415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5604226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2401811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11208451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2401811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5604226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8006037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2401811                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       825818                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3227629                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2401811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8006037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       825818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11233665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1457178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       899996                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       899996    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       899996                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2087664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2589243000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    271221688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9607244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    280828932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9607244                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6413234                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16020478                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    280828932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16020478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    296849410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47579136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8239104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3202415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1508337283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    813413312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2324953009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    861449531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1447491405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2308940936                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3202415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2369786814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2260904717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4633893946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9507950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       800604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10308554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4003018                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3202415                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7205433                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13510968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4003018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17513987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12412484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3202415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15614899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3202415                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6404829                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9607244                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15614899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6404829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3202415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25222142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          276                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          300                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       863151                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75057                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         938207                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       863151                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       863151                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       863151                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75057                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        938207                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29832432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16896960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3202415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3210819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1447491405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       825818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3030410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1457760867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1848269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9607244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       800604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    813413312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825669428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1848269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3202415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12818063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       800604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2260904717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       825818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3030410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2283430295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    722890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001437498000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          280                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          280                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              839660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15027818110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2330325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27262024360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32244.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58494.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       403                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   434682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    815                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.199525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.699463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.541419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1316      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          990      1.99%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          756      1.52%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          821      1.65%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          943      1.90%      9.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          724      1.46%     11.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          653      1.32%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          888      1.79%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42552     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1664.532143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    693.732458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            23      8.21%      8.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     23.21%     31.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.36%     31.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.71%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     66.07%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     942.910714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    830.539476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    261.071083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.07%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.86%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.50%      6.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.43%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.36%      8.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.36%      9.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.36%      9.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      8.21%     17.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          230     82.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           280                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29828160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16896960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29832432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16896960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1457.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20464598125                       # Total gap between requests
system.mem_ctrls.avgGap                      28027.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3155504.243265941273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3210819.388263727538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1447322528.005964517593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 825817.977440448594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3030409.922422891017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1898306.318793286802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9607243.840746255592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 750565.925058301189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 813413311.849849700928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58769880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60235475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27081134460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18651320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43233225                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19921463375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1860715125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45510250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 357402146125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57392.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58594.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58509.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70382.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44616.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33708059.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    605701.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    177774.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374116.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10794688725                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1106910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8563755400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1968                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           984                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10253572.535569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    14439765.022372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          984    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       391750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398288375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             984                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17550002750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10089515375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2649925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2649925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2649925                       # number of overall hits
system.cpu.icache.overall_hits::total         2649925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          276                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          276                       # number of overall misses
system.cpu.icache.overall_misses::total           276                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11990000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11990000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11990000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11990000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2650201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2650201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2650201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2650201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.028986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.028986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.028986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.028986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11553625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11553625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.960145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.960145                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2649925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2649925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          276                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2650201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2650201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.028986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.028986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11553625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11553625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.960145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.960145                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.704228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5806601                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10955.850943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.704228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5300678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5300678                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       263756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           263756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       263756                       # number of overall hits
system.cpu.dcache.overall_hits::total          263756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1294                       # number of overall misses
system.cpu.dcache.overall_misses::total          1294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98120625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98120625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98120625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98120625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265050                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265050                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265050                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75827.376352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75827.376352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75827.376352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75827.376352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          585                       # number of writebacks
system.cpu.dcache.writebacks::total               585                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9777                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9777                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76050125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76050125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21673250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21673250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76586.228600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76586.228600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76586.228600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76586.228600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.758719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.758719                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56165250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56165250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78994.725738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78994.725738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          996                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          996                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21673250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21673250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80192.424242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80192.424242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.291165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.291165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41955375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41955375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71964.622642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71964.622642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69438.813814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69438.813814                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       728589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       728589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7606840125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7606840125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.509155                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.509155                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       128302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       128302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       600287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       600287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7337078948                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7337078948                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12222.618428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12222.618428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.081496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              268112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.147508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.081496                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6889905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6889905                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27639518125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
