// Seed: 3362806383
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
);
  logic id_9;
  assign id_1 = 1'd0;
  logic id_10 = id_4;
endmodule
