Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Aug 15 22:39:23 2024
| Host         : d77a7307e7c7 running 64-bit unknown
| Command      : report_methodology -file logicnet_0_methodology_drc_routed.rpt -pb logicnet_0_methodology_drc_routed.pb -rpx logicnet_0_methodology_drc_routed.rpx
| Design       : logicnet_0
| Device       : xcvu9p-flgb2104-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 43         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on M0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on M0[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on M0[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on M0[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on M0[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on M0[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on M0[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on M0[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on M0[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on M0[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on M0[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on M0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on M0[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on M0[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on M0[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on M0[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on M0[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on M0[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on M0[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on M0[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on M0[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on M0[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on M0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on M0[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on M0[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on M0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on M0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on M0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on M0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on M0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on M0[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on M0[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on M5[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on M5[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on M5[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on M5[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on M5[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on M5[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on M5[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on M5[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on M5[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on M5[9] relative to clock(s) clk
Related violations: <none>


