0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sim_1/new/Top_tb.v,1593677105,verilog,,,,Top_tb,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/ALU.v,1593676554,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/ALUCtr.v,,ALU,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/ALUCtr.v,1593663966,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/Ctr.v,,ALUCtr,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/Ctr.v,1593675661,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/Registers.v,,Ctr,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/Registers.v,1593531974,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/dataMemory.v,1593676986,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/new/isShift.v,,dataMemory,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/signext.v,1591412388,verilog,,C:/Archlabs/lab5/lab5.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/new/Top.v,1593676383,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/dataMemory.v,,Top,,,,,,,,
C:/Archlabs/lab5/lab5.srcs/sources_1/new/isShift.v,1593574098,verilog,,C:/Archlabs/lab5/lab5.srcs/sources_1/imports/lab34_code/signext.v,,IsShift,,,,,,,,
