;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, 0
	SUB #72, @209
	ADD 0, 901
	ADD @0, 801
	ADD -210, @-40
	ADD -210, @-40
	SLT -270, @60
	ADD 0, 2
	CMP @10, @102
	SLT -270, @60
	SLT -270, @60
	SUB -207, <-120
	SPL 300, 90
	CMP -207, <-120
	CMP 540, @902
	CMP 2, <0
	SUB @10, @102
	SUB 12, @10
	SLT -270, @60
	SUB @-127, 100
	SUB @10, @102
	SUB @10, @102
	CMP #0, -9
	SLT -270, @60
	CMP 2, <0
	ADD 0, 0
	CMP 2, <0
	CMP @-127, 100
	SUB @10, @102
	SUB @21, 3
	DJN 1, @20
	SUB 0, 0
	DJN 1, @20
	CMP 52, 209
	SUB 0, 0
	SLT 105, <120
	SUB 0, 0
	CMP 52, 209
	CMP 52, 209
	ADD #250, @10
	ADD 210, 30
	SPL 0, <91
	CMP -702, -17
	ADD #250, @10
	SUB -207, <-120
	CMP 52, 200
	SUB #72, @200
	JMP @12, #200
	JMP @72, #200
	JMN @12, #201
	SPL 0
	SLT 721, -99
	SUB -0, 19
