`include "defines.v"

module memwb_reg (
    input  wire                     cpu_clk_50M,
	input  wire                     cpu_rst_n,


	// æ¥è‡ªè®¿å­˜é˜¶æ®µçš„ä¿¡æ?
	input  wire [`ALUOP_BUS     ]   mem_aluop,
	input  wire [`REG_ADDR_BUS  ]   mem_wa,
	input  wire                     mem_wreg,
	input  wire [`REG_BUS       ] 	mem_dreg,
	input  wire                     mem_mreg,
	input  wire [`BSEL_BUS      ]	mem_dre,
	input  wire [`WE_HILO]          mem_whilo,
	input  wire [`DOUBLE_REG_BUS]   mem_hilo,

	// é€è‡³å†™å›é˜¶æ®µçš„ä¿¡æ? 
	output reg  [`REG_ADDR_BUS  ]   wb_wa,
	output reg                      wb_wreg,
	output reg  [`REG_BUS       ]   wb_dreg,
	output reg                      wb_mreg,
	output reg  [`BSEL_BUS      ]	wb_dre,
	output reg  [`WE_HILO]          wb_whilo,
	output reg  [`DOUBLE_REG_BUS]   wb_hilo,
	output reg [`ALUOP_BUS     ]   wb_aluop
    );

    always @(posedge cpu_clk_50M) begin
		// å¤ä½çš„æ—¶å€™å°†é€è‡³å†™å›é˜¶æ®µçš„ä¿¡æ¯æ¸…0
		if (cpu_rst_n == `RST_ENABLE) begin
			wb_wa       <= `REG_NOP;
			wb_wreg     <= `WRITE_DISABLE;
			wb_dreg     <= `ZERO_WORD;
			wb_dre      <= 4'b0;
			wb_mreg     <= `WRITE_DISABLE;
			wb_whilo    <= `WRITE_DISABLE;
			wb_hilo     <= `ZERO_DWORD;
			wb_aluop    <=  8'b0;
		end
		// å°†æ¥è‡ªè®¿å­˜é˜¶æ®µçš„ä¿¡æ¯å¯„å­˜å¹¶é?è‡³å†™å›é˜¶æ®µ
		else begin
			wb_wa 	    <= mem_wa;
			wb_wreg     <= mem_wreg;
			wb_dreg     <= mem_dreg;
			wb_dre      <= mem_dre;
			wb_mreg     <= mem_mreg;
			wb_whilo    <= mem_whilo;
			wb_hilo     <= mem_hilo;
			wb_aluop    <= mem_aluop;
		end
	end

endmodule