Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Tue Dec 09 17:27:30 2014
| Host              : BeepBoop running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -rpx Nexys4fpga_timing_summary_routed.rpx
| Design            : Nexys4fpga
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.548      -19.094                      8                 2138        0.107        0.000                      0                 2138        3.000        0.000                       0                   734  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
sys_clk_pin               {0.000 5.000}      10.000          100.000         
vga/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wizard     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wizard     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                     0.495        0.000                      0                 1859        0.136        0.000                      0                 1859        4.020        0.000                       0                   657  
vga/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wizard          24.628        0.000                      0                  265        0.177        0.000                      0                  265       19.500        0.000                       0                    73  
  clkfbout_clk_wizard                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wizard  sys_clk_pin                0.018        0.000                      0                  252        0.107        0.000                      0                  252  
sys_clk_pin          clk_out1_clk_wizard       -2.548      -19.094                      8                  231        0.983        0.000                      0                  231  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 0.956ns (10.695%)  route 7.983ns (89.305%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 f  DB/maze_i_18/O
                         net (fo=20, routed)          1.769    11.053    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X72Y82         LUT6 (Prop_lut6_I1_O)        0.348    11.401 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           2.604    14.005    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/I2
    RAMB36_X2Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.621    14.806    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.979    
                         clock uncertainty           -0.035    14.944    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.501    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.956ns (10.791%)  route 7.903ns (89.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 14.731 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 f  DB/maze_i_18/O
                         net (fo=20, routed)          2.756    12.040    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.348    12.388 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           1.538    13.926    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/I2
    RAMB36_X1Y12         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.546    14.731    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.904    
                         clock uncertainty           -0.035    14.869    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.426    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.956ns (10.719%)  route 7.963ns (89.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 f  DB/maze_i_18/O
                         net (fo=20, routed)          2.464    11.748    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.348    12.096 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           1.889    13.985    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/I2
    RAMB36_X2Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.626    14.811    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.984    
                         clock uncertainty           -0.035    14.949    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.506    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 0.956ns (10.880%)  route 7.831ns (89.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 14.728 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 r  DB/maze_i_18/O
                         net (fo=20, routed)          2.198    11.483    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.348    11.831 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           2.023    13.853    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ram_enb
    RAMB36_X1Y17         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.543    14.728    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X1Y17                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.901    
                         clock uncertainty           -0.035    14.866    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.423    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.828ns (9.356%)  route 8.022ns (90.644%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.249     7.772    vga/dtg/JA_OBUF[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.420     9.316    aball/amap/I5
    SLICE_X73Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.440 f  aball/amap/maze_i_19/O
                         net (fo=20, routed)          2.115    11.555    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X72Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.679 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           2.238    13.917    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/I2
    RAMB36_X2Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.615    14.800    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.973    
                         clock uncertainty           -0.035    14.938    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.495    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.956ns (10.951%)  route 7.774ns (89.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 14.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 f  DB/maze_i_18/O
                         net (fo=20, routed)          2.604    11.888    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.348    12.236 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.560    13.796    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/I2
    RAMB36_X1Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.542    14.727    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.900    
                         clock uncertainty           -0.035    14.865    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.422    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.828ns (9.412%)  route 7.969ns (90.588%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.249     7.772    vga/dtg/JA_OBUF[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.896 f  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.420     9.316    aball/amap/I5
    SLICE_X73Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.440 r  aball/amap/maze_i_19/O
                         net (fo=20, routed)          2.439    11.878    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.002 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           1.861    13.863    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/I2
    RAMB36_X3Y14         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    14.814    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.987    
                         clock uncertainty           -0.035    14.952    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.509    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.828ns (9.660%)  route 7.744ns (90.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.249     7.772    vga/dtg/JA_OBUF[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.896 f  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.333     9.229    aball/amap/I5
    SLICE_X76Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.353 r  aball/amap/maze_i_20/O
                         net (fo=20, routed)          2.247    11.600    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.724 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.914    13.638    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/I2
    RAMB36_X1Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.531    14.716    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.889    
                         clock uncertainty           -0.035    14.854    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.411    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 0.828ns (9.555%)  route 7.838ns (90.445%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.249     7.772    vga/dtg/JA_OBUF[0]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.896 f  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.420     9.316    aball/amap/I5
    SLICE_X73Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.440 r  aball/amap/maze_i_19/O
                         net (fo=20, routed)          2.504    11.944    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.665    13.732    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/I2
    RAMB36_X3Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.634    14.819    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.992    
                         clock uncertainty           -0.035    14.957    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.514    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 0.956ns (11.065%)  route 7.684ns (88.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708     5.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          3.610     9.133    DB/JA_OBUF[0]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.285 f  DB/maze_i_18/O
                         net (fo=20, routed)          1.782    11.066    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.348    11.414 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           2.292    13.706    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/I2
    RAMB36_X3Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.623    14.808    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    14.981    
                         clock uncertainty           -0.035    14.946    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.503    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -13.706    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.597     1.430    DB/clk_BUFG
    SLICE_X0Y107                                                      r  DB/shift_pb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  DB/shift_pb0_reg[3]/Q
                         net (fo=1, routed)           0.054     1.625    DB/p_0_out[0]
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.670 r  DB/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000     1.670    DB/n_0_pbtn_db[0]_i_1
    SLICE_X1Y107         FDRE                                         r  DB/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.870     1.939    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
                         clock pessimism             -0.495     1.443    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     1.534    DB/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.601     1.434    accelCtl/ADXL_Control/SPI_Interface/clk_BUFG
    SLICE_X81Y92                                                      r  accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/Q
                         net (fo=2, routed)           0.098     1.674    accelCtl/ADXL_Control/SPI_Interface/MOSI_REG[0]
    SLICE_X80Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.719 r  accelCtl/ADXL_Control/SPI_Interface/MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.719    accelCtl/ADXL_Control/SPI_Interface/p_1_in[1]
    SLICE_X80Y92         FDRE                                         r  accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.873     1.942    accelCtl/ADXL_Control/SPI_Interface/clk_BUFG
    SLICE_X80Y92                                                      r  accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
                         clock pessimism             -0.494     1.447    
    SLICE_X80Y92         FDRE (Hold_fdre_C_D)         0.120     1.567    accelCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SSB/Digit1/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.600     1.433    SSB/Digit1/clk_BUFG
    SLICE_X85Y82                                                      r  SSB/Digit1/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  SSB/Digit1/seg_reg[0]/Q
                         net (fo=1, routed)           0.054     1.628    SSB/Digit2/I3[0]
    SLICE_X84Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.673 r  SSB/Digit2/seg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.673    SSB/Digit2/n_0_seg[0]_i_2
    SLICE_X84Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.735 r  SSB/Digit2/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    SSB/n_3_Digit2
    SLICE_X84Y82         FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.870     1.939    SSB/clk_BUFG
    SLICE_X84Y82                                                      r  SSB/seg_reg[0]/C
                         clock pessimism             -0.492     1.446    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.134     1.580    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/Cmd_Reg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.606     1.439    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X85Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=7, routed)           0.110     1.691    accelCtl/ADXL_Control/Cmd_Reg_Data_Addr[0]
    SLICE_X84Y94         LUT2 (Prop_lut2_I1_O)        0.048     1.739 r  accelCtl/ADXL_Control/Cmd_Reg[0][6]_i_3/O
                         net (fo=1, routed)           0.000     1.739    accelCtl/ADXL_Control/n_0_Cmd_Reg[0][6]_i_3
    SLICE_X84Y94         FDRE                                         r  accelCtl/ADXL_Control/Cmd_Reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.878     1.947    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X84Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_reg[0][6]/C
                         clock pessimism             -0.494     1.452    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.131     1.583    accelCtl/ADXL_Control/Cmd_Reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.597     1.430    accelCtl/ADXL_Control/SPI_Interface/clk_BUFG
    SLICE_X79Y87                                                      r  accelCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  accelCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.167     1.738    accelCtl/ADXL_Control/Dout[4]
    SLICE_X80Y87         SRL16E                                       r  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.870     1.939    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X80Y87                                                      r  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
                         clock pessimism             -0.469     1.469    
    SLICE_X80Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.577    accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ticker/new_top_X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticker/top_cnt_X_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.595     1.428    ticker/clk_BUFG
    SLICE_X87Y76                                                      r  ticker/new_top_X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  ticker/new_top_X_reg[9]/Q
                         net (fo=1, routed)           0.110     1.679    ticker/n_0_new_top_X_reg[9]
    SLICE_X87Y77         FDRE                                         r  ticker/top_cnt_X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.866     1.935    ticker/clk_BUFG
    SLICE_X87Y77                                                      r  ticker/top_cnt_X_reg[9]/C
                         clock pessimism             -0.491     1.443    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.075     1.518    ticker/top_cnt_X_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/Cmd_Reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.606     1.439    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X85Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  accelCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=7, routed)           0.110     1.691    accelCtl/ADXL_Control/Cmd_Reg_Data_Addr[0]
    SLICE_X84Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.736 r  accelCtl/ADXL_Control/Cmd_Reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.736    accelCtl/ADXL_Control/n_0_Cmd_Reg[0][4]_i_1
    SLICE_X84Y94         FDRE                                         r  accelCtl/ADXL_Control/Cmd_Reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.878     1.947    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X84Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_reg[0][4]/C
                         clock pessimism             -0.494     1.452    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.120     1.572    accelCtl/ADXL_Control/Cmd_Reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ticker/new_top_X_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticker/top_cnt_X_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.598     1.431    ticker/clk_BUFG
    SLICE_X89Y79                                                      r  ticker/new_top_X_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  ticker/new_top_X_reg[22]/Q
                         net (fo=1, routed)           0.059     1.619    ticker/n_0_new_top_X_reg[22]
    SLICE_X88Y79         FDRE                                         r  ticker/top_cnt_X_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.868     1.937    ticker/clk_BUFG
    SLICE_X88Y79                                                      r  ticker/top_cnt_X_reg[22]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.010     1.454    ticker/top_cnt_X_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.600     1.433    accelCtl/ADXL_Control/SPI_Interface/clk_BUFG
    SLICE_X80Y88                                                      r  accelCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  accelCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.113     1.710    accelCtl/ADXL_Control/Dout[3]
    SLICE_X80Y87         SRL16E                                       r  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.870     1.939    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X80Y87                                                      r  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X80Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.541    accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelCtl/ADXL_Control/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelCtl/ADXL_Control/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.606     1.439    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X83Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  accelCtl/ADXL_Control/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112     1.692    accelCtl/ADXL_Control/Cmd_Reg_reg[1]_2[6]
    SLICE_X82Y94         FDRE                                         r  accelCtl/ADXL_Control/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.878     1.947    accelCtl/ADXL_Control/clk_BUFG
    SLICE_X82Y94                                                      r  accelCtl/ADXL_Control/Cmd_Reg_reg[2][6]/C
                         clock pessimism             -0.494     1.452    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.071     1.523    accelCtl/ADXL_Control/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y16  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y16  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X3Y13  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X3Y13  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y13  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y13  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X3Y14  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X3Y14  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y12  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y12  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK                                                                                                                            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK                                                                                                                            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK                                                                                                                            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK                                                                                                                            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK                                                                                                                            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK                                                                                                                            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK                                                                                                                            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK                                                                                                                            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK                                                                                                                            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK                                                                                                                            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK                                                                                                                            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK                                                                                                                            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK                                                                                                                            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK                                                                                                                            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X80Y87  accelCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK                                                                                                                            



---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_wiz/inst/clk_in1
  To Clock:  vga/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_wiz/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vga/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                    
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard
  To Clock:  clk_out1_clk_wizard

Setup :            0  Failing Endpoints,  Worst Slack       24.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 6.734ns (45.935%)  route 7.926ns (54.065%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.145 f  vga/img/addr0/P[12]
                         net (fo=1, routed)           0.990    13.136    vga/img/n_93_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.148    13.284 f  vga/img/skrom_i_4/O
                         net (fo=16, routed)          1.942    15.225    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y108        LUT5 (Prop_lut5_I1_O)        0.328    15.553 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.821    16.374    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1
    RAMB36_X2Y23         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.607    41.610    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y23                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.609    
                         clock uncertainty           -0.164    41.445    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.002    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.002    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 24.628    

Slack (MET) :             24.717ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.493ns  (logic 6.506ns (44.890%)  route 7.987ns (55.110%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 41.532 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.145 f  vga/img/addr0/P[13]
                         net (fo=1, routed)           1.054    13.199    vga/img/n_92_addr0
    SLICE_X78Y89         LUT2 (Prop_lut2_I0_O)        0.124    13.323 f  vga/img/skrom_i_3/O
                         net (fo=16, routed)          2.113    15.436    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X64Y108        LUT5 (Prop_lut5_I0_O)        0.124    15.560 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.647    16.207    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0
    RAMB36_X1Y22         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.529    41.532    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y22                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.531    
                         clock uncertainty           -0.164    41.367    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.924    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.924    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                 24.717    

Slack (MET) :             24.841ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.371ns  (logic 6.506ns (45.271%)  route 7.865ns (54.729%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 41.535 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.145 f  vga/img/addr0/P[13]
                         net (fo=1, routed)           1.054    13.199    vga/img/n_92_addr0
    SLICE_X78Y89         LUT2 (Prop_lut2_I0_O)        0.124    13.323 f  vga/img/skrom_i_3/O
                         net (fo=16, routed)          2.275    15.599    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X64Y107        LUT5 (Prop_lut5_I0_O)        0.124    15.723 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.363    16.086    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1
    RAMB36_X1Y21         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.532    41.535    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.534    
                         clock uncertainty           -0.164    41.370    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.927    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.927    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                 24.841    

Slack (MET) :             24.914ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 6.734ns (46.803%)  route 7.654ns (53.197%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 41.624 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.145 r  vga/img/addr0/P[12]
                         net (fo=1, routed)           0.990    13.136    vga/img/n_93_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.148    13.284 r  vga/img/skrom_i_4/O
                         net (fo=16, routed)          1.757    15.040    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X80Y108        LUT5 (Prop_lut5_I0_O)        0.328    15.368 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.734    16.102    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4
    RAMB36_X3Y22         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.621    41.624    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y22                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.623    
                         clock uncertainty           -0.164    41.459    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.016    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.016    
                         arrival time                         -16.102    
  -------------------------------------------------------------------
                         slack                                 24.914    

Slack (MET) :             24.941ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 6.506ns (45.579%)  route 7.768ns (54.421%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    12.145 f  vga/img/addr0/P[15]
                         net (fo=1, routed)           1.149    13.295    vga/img/n_90_addr0
    SLICE_X78Y89         LUT2 (Prop_lut2_I0_O)        0.124    13.419 f  vga/img/skrom_i_1/O
                         net (fo=16, routed)          2.083    15.502    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    SLICE_X64Y102        LUT5 (Prop_lut5_I2_O)        0.124    15.626 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.363    15.988    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6
    RAMB36_X1Y20         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.534    41.537    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y20                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.536    
                         clock uncertainty           -0.164    41.372    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.929    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.929    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                 24.941    

Slack (MET) :             25.016ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.278ns  (logic 6.506ns (45.567%)  route 7.772ns (54.433%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 41.616 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    12.145 f  vga/img/addr0/P[15]
                         net (fo=1, routed)           1.149    13.295    vga/img/n_90_addr0
    SLICE_X78Y89         LUT2 (Prop_lut2_I0_O)        0.124    13.419 f  vga/img/skrom_i_1/O
                         net (fo=16, routed)          1.810    15.229    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[15]
    SLICE_X72Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.353 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.639    15.992    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2
    RAMB36_X2Y22         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.613    41.616    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y22                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.615    
                         clock uncertainty           -0.164    41.451    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.008    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.008    
                         arrival time                         -15.992    
  -------------------------------------------------------------------
                         slack                                 25.016    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 6.382ns (45.134%)  route 7.758ns (54.866%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.145 r  vga/img/addr0/P[1]
                         net (fo=1, routed)           1.201    13.347    vga/img/n_104_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.471 r  vga/img/skrom_i_15/O
                         net (fo=15, routed)          2.384    15.854    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y23         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.607    41.610    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y23                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.609    
                         clock uncertainty           -0.164    41.445    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.879    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.879    
                         arrival time                         -15.854    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.035ns  (logic 6.382ns (45.473%)  route 7.653ns (54.527%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 41.532 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.145 r  vga/img/addr0/P[1]
                         net (fo=1, routed)           1.201    13.347    vga/img/n_104_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.471 r  vga/img/skrom_i_15/O
                         net (fo=15, routed)          2.278    15.749    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.529    41.532    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y22                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.531    
                         clock uncertainty           -0.164    41.367    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.801    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.801    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 25.052    

Slack (MET) :             25.168ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        14.137ns  (logic 6.734ns (47.635%)  route 7.403ns (52.365%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 41.627 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.145 f  vga/img/addr0/P[12]
                         net (fo=1, routed)           0.990    13.136    vga/img/n_93_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.148    13.284 f  vga/img/skrom_i_4/O
                         net (fo=16, routed)          1.688    14.971    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    SLICE_X80Y107        LUT5 (Prop_lut5_I2_O)        0.328    15.299 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.552    15.851    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3
    RAMB36_X3Y21         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.624    41.627    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y21                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.626    
                         clock uncertainty           -0.164    41.462    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.019    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.019    
                         arrival time                         -15.851    
  -------------------------------------------------------------------
                         slack                                 25.168    

Slack (MET) :             25.182ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        13.904ns  (logic 6.382ns (45.899%)  route 7.522ns (54.101%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 41.532 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[5]/Q
                         net (fo=21, routed)          2.737     4.907    vga/dtg/Q[5]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.031 f  vga/dtg/addr1_i_9/O
                         net (fo=5, routed)           0.511     5.542    vga/dtg/n_0_addr1_i_9
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.666 r  vga/dtg/addr1_i_1/O
                         net (fo=6, routed)           0.924     6.589    vga/img/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    10.625 r  vga/img/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.627    vga/img/n_106_addr1
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.145 r  vga/img/addr0/P[6]
                         net (fo=1, routed)           1.144    13.290    vga/img/n_99_addr0
    SLICE_X78Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.414 r  vga/img/skrom_i_10/O
                         net (fo=15, routed)          2.205    15.619    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y22         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.529    41.532    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y22                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.531    
                         clock uncertainty           -0.164    41.367    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.801    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.801    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 25.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.645%)  route 0.126ns (40.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.591     0.593    vga/dtg/CLK
    SLICE_X77Y85                                                      r  vga/dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/dtg/pixel_column_reg[2]/Q
                         net (fo=17, routed)          0.126     0.859    vga/dtg/O3[2]
    SLICE_X74Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.904 r  vga/dtg/pixel_column[3]_i_1/O
                         net (fo=2, routed)           0.000     0.904    vga/dtg/D[3]
    SLICE_X74Y85         FDRE                                         r  vga/dtg/pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.863     0.865    vga/dtg/CLK
    SLICE_X74Y85                                                      r  vga/dtg/pixel_column_reg[3]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X74Y85         FDRE (Hold_fdre_C_D)         0.120     0.728    vga/dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.594     0.596    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X77Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116     0.853    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X76Y102        FDRE                                         r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X76Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.260     0.609    
    SLICE_X76Y102        FDRE (Hold_fdre_C_D)         0.059     0.668    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.594     0.596    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X77Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116     0.853    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X76Y102        FDRE                                         r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X76Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.260     0.609    
    SLICE_X76Y102        FDRE (Hold_fdre_C_D)         0.052     0.661    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.594     0.596    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X77Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.145     0.882    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X77Y102        FDRE                                         r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X77Y102                                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.273     0.596    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.070     0.666    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_column_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.215%)  route 0.170ns (47.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.591     0.593    vga/dtg/CLK
    SLICE_X77Y86                                                      r  vga/dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/dtg/pixel_column_reg[7]/Q
                         net (fo=18, routed)          0.170     0.904    vga/dtg/O3[7]
    SLICE_X74Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.949 r  vga/dtg/pixel_column[5]_i_1/O
                         net (fo=2, routed)           0.000     0.949    vga/dtg/D[5]
    SLICE_X74Y86         FDRE                                         r  vga/dtg/pixel_column_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.863     0.865    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.120     0.728    vga/dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.593     0.595    vga/dtg/CLK
    SLICE_X76Y88                                                      r  vga/dtg/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/dtg/pixel_row_reg[1]/Q
                         net (fo=22, routed)          0.130     0.888    vga/dtg/Q[1]
    SLICE_X77Y88         LUT5 (Prop_lut5_I2_O)        0.049     0.937 r  vga/dtg/pixel_row[4]_i_1/O
                         net (fo=1, routed)           0.000     0.937    vga/dtg/p_0_in__1[4]
    SLICE_X77Y88         FDRE                                         r  vga/dtg/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[4]/C
                         clock pessimism             -0.260     0.608    
    SLICE_X77Y88         FDRE (Hold_fdre_C_D)         0.107     0.715    vga/dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.593     0.595    vga/dtg/CLK
    SLICE_X76Y88                                                      r  vga/dtg/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/dtg/pixel_row_reg[1]/Q
                         net (fo=22, routed)          0.130     0.888    vga/dtg/Q[1]
    SLICE_X77Y88         LUT4 (Prop_lut4_I3_O)        0.045     0.933 r  vga/dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000     0.933    vga/dtg/p_0_in__1[3]
    SLICE_X77Y88         FDRE                                         r  vga/dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[3]/C
                         clock pessimism             -0.260     0.608    
    SLICE_X77Y88         FDRE (Hold_fdre_C_D)         0.092     0.700    vga/dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.158%)  route 0.138ns (39.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.593     0.595    vga/dtg/CLK
    SLICE_X74Y88                                                      r  vga/dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.138     0.897    vga/dtg/Q[2]
    SLICE_X77Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  vga/dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga/dtg/p_0_in__1[5]
    SLICE_X77Y88         FDRE                                         r  vga/dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[5]/C
                         clock pessimism             -0.257     0.611    
    SLICE_X77Y88         FDRE (Hold_fdre_C_D)         0.092     0.703    vga/dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.867%)  route 0.147ns (44.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.593     0.595    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          0.147     0.883    vga/dtg/Q[6]
    SLICE_X77Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.928 r  vga/dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga/dtg/p_0_in__1[6]
    SLICE_X77Y88         FDRE                                         r  vga/dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.866     0.868    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
                         clock pessimism             -0.273     0.595    
    SLICE_X77Y88         FDRE (Hold_fdre_C_D)         0.092     0.687    vga/dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/dtg/pixel_column_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.751%)  route 0.141ns (40.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.591     0.593    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga/dtg/pixel_column_reg[5]/Q
                         net (fo=18, routed)          0.141     0.897    vga/dtg/O3[5]
    SLICE_X77Y86         LUT5 (Prop_lut5_I3_O)        0.045     0.942 r  vga/dtg/pixel_column[7]_i_1/O
                         net (fo=2, routed)           0.000     0.942    vga/dtg/D[7]
    SLICE_X77Y86         FDRE                                         r  vga/dtg/pixel_column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.863     0.865    vga/dtg/CLK
    SLICE_X77Y86                                                      r  vga/dtg/pixel_column_reg[7]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.092     0.700    vga/dtg/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wizard
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X1Y21     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X1Y21     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X3Y18     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X3Y18     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X2Y19     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X2Y19     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X1Y19     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X1Y19     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X2Y21     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X2Y21     vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X52Y88     vga/dtg/horiz_sync_reg/C                                                                                                                                              
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[0]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[1]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[2]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X74Y85     vga/dtg/pixel_column_reg[3]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y86     vga/dtg/pixel_column_reg[4]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X74Y86     vga/dtg/pixel_column_reg[5]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y86     vga/dtg/pixel_column_reg[6]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y86     vga/dtg/pixel_column_reg[7]/C                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X76Y86     vga/dtg/pixel_column_reg[8]/C                                                                                                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X52Y88     vga/dtg/horiz_sync_reg/C                                                                                                                                              
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[0]/C                                                                                                                                         
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[0]/C                                                                                                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[1]/C                                                                                                                                         
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[1]/C                                                                                                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[2]/C                                                                                                                                         
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y85     vga/dtg/pixel_column_reg[2]/C                                                                                                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X74Y85     vga/dtg/pixel_column_reg[3]/C                                                                                                                                         
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X74Y85     vga/dtg/pixel_column_reg[3]/C                                                                                                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X77Y86     vga/dtg/pixel_column_reg[4]/C                                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wizard
  To Clock:  clkfbout_clk_wizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wizard
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                      
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    vga/clk_wiz/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        12.225ns  (logic 1.208ns (9.881%)  route 11.017ns (90.119%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 r  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 r  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.202     8.987    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.111 r  DB/maze_i_21/O
                         net (fo=20, routed)          2.816    11.926    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X73Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.050 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           1.889    13.940    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/I2
    RAMB36_X2Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.626    14.811    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.811    
                         clock uncertainty           -0.411    14.400    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.957    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        12.184ns  (logic 1.208ns (9.914%)  route 10.976ns (90.086%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 f  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.202     8.987    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.111 f  DB/maze_i_21/O
                         net (fo=20, routed)          2.060    11.170    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X72Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.294 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           2.604    13.899    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/I2
    RAMB36_X2Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.621    14.806    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.411    14.395    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.952    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 1.425ns (11.853%)  route 10.597ns (88.147%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 14.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 f  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.194     8.978    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.117     9.095 f  DB/maze_i_18/O
                         net (fo=20, routed)          2.756    11.851    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.348    12.199 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           1.538    13.737    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/I2
    RAMB36_X1Y12         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.546    14.731    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.731    
                         clock uncertainty           -0.411    14.320    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.877    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 1.208ns (10.042%)  route 10.821ns (89.958%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 r  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 r  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.202     8.987    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.111 r  DB/maze_i_21/O
                         net (fo=20, routed)          2.271    11.382    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X72Y77         LUT6 (Prop_lut6_I1_O)        0.124    11.506 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           2.238    13.743    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/I2
    RAMB36_X2Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.615    14.800    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.800    
                         clock uncertainty           -0.411    14.389    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.946    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 1.425ns (11.925%)  route 10.525ns (88.075%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 14.728 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 r  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 r  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.194     8.978    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.117     9.095 r  DB/maze_i_18/O
                         net (fo=20, routed)          2.198    11.294    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.348    11.642 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           2.023    13.664    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ram_enb
    RAMB36_X1Y17         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.543    14.728    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X1Y17                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.728    
                         clock uncertainty           -0.411    14.317    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.874    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 1.425ns (11.982%)  route 10.468ns (88.018%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 14.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 f  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.194     8.978    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.117     9.095 f  DB/maze_i_18/O
                         net (fo=20, routed)          2.604    11.699    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.348    12.047 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.560    13.607    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/I2
    RAMB36_X1Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.542    14.727    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.727    
                         clock uncertainty           -0.411    14.316    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.873    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 1.208ns (10.169%)  route 10.671ns (89.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.567     7.271    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.355     7.626 f  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.420     9.046    aball/amap/I5
    SLICE_X73Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  aball/amap/maze_i_19/O
                         net (fo=20, routed)          2.439    11.609    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           1.861    13.594    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/I2
    RAMB36_X3Y14         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    14.814    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.814    
                         clock uncertainty           -0.411    14.403    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.960    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 1.425ns (12.074%)  route 10.378ns (87.926%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 f  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.194     8.978    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.117     9.095 f  DB/maze_i_18/O
                         net (fo=20, routed)          1.782    10.877    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.348    11.225 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           2.292    13.517    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/I2
    RAMB36_X3Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.623    14.808    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.808    
                         clock uncertainty           -0.411    14.397    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.954    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 1.425ns (12.073%)  route 10.378ns (87.927%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.725     7.429    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT5 (Prop_lut5_I1_O)        0.355     7.784 f  vga/dtg/maze_i_39/O
                         net (fo=5, routed)           1.194     8.978    DB/I1
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.117     9.095 f  DB/maze_i_18/O
                         net (fo=20, routed)          1.759    10.854    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X81Y82         LUT6 (Prop_lut6_I4_O)        0.348    11.202 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           2.315    13.517    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/I2
    RAMB36_X3Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    14.814    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.814    
                         clock uncertainty           -0.411    14.403    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.960    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        11.654ns  (logic 1.208ns (10.366%)  route 10.446ns (89.634%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.809     1.809    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.712     1.714    vga/dtg/CLK
    SLICE_X77Y88                                                      r  vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  vga/dtg/pixel_row_reg[6]/Q
                         net (fo=18, routed)          3.385     5.556    vga/dtg/Q[6]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.149     5.705 f  vga/dtg/vert_sync_i_3/O
                         net (fo=4, routed)           1.567     7.271    vga/dtg/n_0_vert_sync_i_3
    SLICE_X73Y89         LUT6 (Prop_lut6_I3_O)        0.355     7.626 f  vga/dtg/maze_i_41/O
                         net (fo=12, routed)          1.333     8.959    aball/amap/I5
    SLICE_X76Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.083 r  aball/amap/maze_i_20/O
                         net (fo=20, routed)          2.247    11.331    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.914    13.368    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/I2
    RAMB36_X1Y15         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.531    14.716    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.716    
                         clock uncertainty           -0.411    14.305    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.862    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  0.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.467ns (10.615%)  route 3.933ns (89.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X77Y85                                                      r  vga/dtg/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.367     1.959 r  vga/dtg/pixel_column_reg[1]/Q
                         net (fo=16, routed)          2.333     4.293    vga/dtg/O3[1]
    SLICE_X73Y89         LUT3 (Prop_lut3_I2_O)        0.100     4.393 r  vga/dtg/maze_i_34/O
                         net (fo=19, routed)          1.599     5.992    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.756     5.114    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.114    
                         clock uncertainty            0.411     5.525    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.885    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.518ns (11.602%)  route 3.947ns (88.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.418     2.010 r  vga/dtg/pixel_column_reg[5]/Q
                         net (fo=18, routed)          2.479     4.490    vga/dtg/O3[5]
    SLICE_X72Y89         LUT2 (Prop_lut2_I0_O)        0.100     4.590 r  vga/dtg/maze_i_30/O
                         net (fo=19, routed)          1.467     6.057    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y17         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.753     5.111    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y17                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.111    
                         clock uncertainty            0.411     5.522    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.882    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.882    
                         arrival time                           6.057    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.467ns (10.399%)  route 4.024ns (89.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X77Y86                                                      r  vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.367     1.959 r  vga/dtg/pixel_column_reg[4]/Q
                         net (fo=16, routed)          2.428     4.387    vga/dtg/O3[4]
    SLICE_X72Y88         LUT2 (Prop_lut2_I0_O)        0.100     4.487 r  vga/dtg/maze_i_31/O
                         net (fo=19, routed)          1.596     6.083    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.750     5.108    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.411     5.519    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.879    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.879    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.518ns (11.488%)  route 3.991ns (88.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.418     2.010 r  vga/dtg/pixel_column_reg[5]/Q
                         net (fo=18, routed)          2.479     4.490    vga/dtg/O3[5]
    SLICE_X72Y89         LUT2 (Prop_lut2_I0_O)        0.100     4.590 r  vga/dtg/maze_i_30/O
                         net (fo=19, routed)          1.512     6.102    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.756     5.114    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.114    
                         clock uncertainty            0.411     5.525    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.885    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.102    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.467ns (10.338%)  route 4.050ns (89.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X77Y86                                                      r  vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.367     1.959 r  vga/dtg/pixel_column_reg[4]/Q
                         net (fo=16, routed)          2.428     4.387    vga/dtg/O3[4]
    SLICE_X72Y88         LUT2 (Prop_lut2_I0_O)        0.100     4.487 r  vga/dtg/maze_i_31/O
                         net (fo=19, routed)          1.622     6.110    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.759     5.117    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.411     5.528    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.888    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.888    
                         arrival time                           6.110    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.467ns (10.468%)  route 3.994ns (89.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X77Y85                                                      r  vga/dtg/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.367     1.959 r  vga/dtg/pixel_column_reg[1]/Q
                         net (fo=16, routed)          2.333     4.293    vga/dtg/O3[1]
    SLICE_X73Y89         LUT3 (Prop_lut3_I2_O)        0.100     4.393 r  vga/dtg/maze_i_34/O
                         net (fo=19, routed)          1.661     6.054    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y16         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.664     5.022    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y16                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.022    
                         clock uncertainty            0.411     5.433    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.793    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.467ns (10.294%)  route 4.070ns (89.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X77Y86                                                      r  vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.367     1.959 r  vga/dtg/pixel_column_reg[4]/Q
                         net (fo=16, routed)          2.428     4.387    vga/dtg/O3[4]
    SLICE_X72Y88         LUT2 (Prop_lut2_I0_O)        0.100     4.487 r  vga/dtg/maze_i_31/O
                         net (fo=19, routed)          1.642     6.129    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y12         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.672     5.030    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.030    
                         clock uncertainty            0.411     5.441    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.801    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           6.129    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.518ns (11.410%)  route 4.022ns (88.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.418     2.010 r  vga/dtg/pixel_column_reg[5]/Q
                         net (fo=18, routed)          2.479     4.490    vga/dtg/O3[5]
    SLICE_X72Y89         LUT2 (Prop_lut2_I0_O)        0.100     4.590 r  vga/dtg/maze_i_30/O
                         net (fo=19, routed)          1.542     6.132    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y18         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.674     5.032    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.032    
                         clock uncertainty            0.411     5.443    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.803    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           6.132    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.464ns (20.482%)  route 1.801ns (79.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.624     0.624    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.593     0.595    vga/dtg/CLK
    SLICE_X76Y88                                                      r  vga/dtg/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/dtg/pixel_row_reg[1]/Q
                         net (fo=22, routed)          0.428     1.186    aball/amap/I9[0]
    SLICE_X74Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     1.373 r  aball/amap/maze_i_43/O[3]
                         net (fo=1, routed)           0.581     1.954    aball/amap/b_mem_addr0_0[9]
    SLICE_X76Y88         LUT2 (Prop_lut2_I0_O)        0.113     2.067 r  aball/amap/maze_i_25/O
                         net (fo=19, routed)          0.793     2.860    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y17         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.911     1.980    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y17                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.411     2.391    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.110     2.501    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.518ns (11.098%)  route 4.150ns (88.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683     1.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589     1.592    vga/dtg/CLK
    SLICE_X74Y86                                                      r  vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.418     2.010 r  vga/dtg/pixel_column_reg[5]/Q
                         net (fo=18, routed)          2.479     4.490    vga/dtg/O3[5]
    SLICE_X72Y89         LUT2 (Prop_lut2_I0_O)        0.100     4.590 r  vga/dtg/maze_i_30/O
                         net (fo=19, routed)          1.670     6.260    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y13         RAMB36E1                                     r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.750     5.108    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13                                                      r  aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.411     5.519    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.879    aball/amap/maze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.879    
                         arrival time                           6.260    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wizard

Setup :            8  Failing Endpoints,  Worst Slack       -2.548ns,  Total Violation      -19.094ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.548ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.688ns  (logic 4.014ns (46.203%)  route 4.674ns (53.797%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.873    42.630    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    42.754 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b6/O
                         net (fo=1, routed)           0.797    43.551    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g0_b6
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.124    43.675 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000    43.675    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[6]_i_1
    SLICE_X67Y88         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.506    41.509    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X67Y88                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.411    41.099    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.029    41.128    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -43.675    
  -------------------------------------------------------------------
                         slack                                 -2.548    

Slack (VIOLATED) :        -2.476ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.614ns  (logic 4.014ns (46.596%)  route 4.600ns (53.404%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.734    42.491    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    42.615 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b2/O
                         net (fo=1, routed)           0.863    43.478    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g0_b2
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124    43.602 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_1/O
                         net (fo=1, routed)           0.000    43.602    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[2]_i_1
    SLICE_X64Y86         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504    41.507    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X64Y86                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.411    41.097    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.029    41.126    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         41.126    
                         arrival time                         -43.602    
  -------------------------------------------------------------------
                         slack                                 -2.476    

Slack (VIOLATED) :        -2.443ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.582ns  (logic 4.014ns (46.770%)  route 4.568ns (53.230%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.744    42.501    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X67Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.625 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.821    43.446    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g2_b0
    SLICE_X68Y84         LUT6 (Prop_lut6_I1_O)        0.124    43.570 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    43.570    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[0]_i_1
    SLICE_X68Y84         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.503    41.506    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X68Y84                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.411    41.096    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)        0.031    41.127    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                         -43.570    
  -------------------------------------------------------------------
                         slack                                 -2.443    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.580ns  (logic 4.014ns (46.784%)  route 4.566ns (53.216%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.992    42.749    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124    42.873 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b3/O
                         net (fo=1, routed)           0.570    43.443    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g2_b3
    SLICE_X65Y88         LUT6 (Prop_lut6_I1_O)        0.124    43.567 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    43.567    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[3]_i_1
    SLICE_X65Y88         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.506    41.509    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X65Y88                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.411    41.099    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.031    41.130    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -43.567    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.548ns  (logic 4.014ns (46.960%)  route 4.534ns (53.040%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 f  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 f  aball/irom_i_3/O
                         net (fo=32, routed)          0.901    42.658    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.124    42.782 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g3_b7/O
                         net (fo=1, routed)           0.629    43.411    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g3_b7
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.535 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    43.535    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[7]_i_1
    SLICE_X65Y88         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.506    41.509    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X65Y88                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.411    41.099    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.032    41.131    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         41.131    
                         arrival time                         -43.535    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.310ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.448ns  (logic 4.014ns (47.514%)  route 4.434ns (52.486%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 f  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 f  aball/irom_i_3/O
                         net (fo=32, routed)          0.937    42.694    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    42.818 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g3_b1/O
                         net (fo=1, routed)           0.493    43.312    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g3_b1
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.124    43.436 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1/O
                         net (fo=1, routed)           0.000    43.436    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[1]_i_1
    SLICE_X67Y86         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504    41.507    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X67Y86                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.411    41.097    
    SLICE_X67Y86         FDRE (Setup_fdre_C_D)        0.029    41.126    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         41.126    
                         arrival time                         -43.436    
  -------------------------------------------------------------------
                         slack                                 -2.310    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.428ns  (logic 4.014ns (47.626%)  route 4.414ns (52.374%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.944    42.702    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.826 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b5/O
                         net (fo=1, routed)           0.466    43.292    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g2_b5
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    43.416 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000    43.416    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[5]_i_1
    SLICE_X66Y85         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.504    41.507    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X66Y85                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.411    41.097    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    41.176    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         41.176    
                         arrival time                         -43.416    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.234ns  (required time - arrival time)
  Source:                 aball/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.378ns  (logic 4.014ns (47.911%)  route 4.364ns (52.089%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 34.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.629    34.988    aball/clk_BUFG
    SLICE_X69Y87                                                      r  aball/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    35.444 r  aball/y_out_reg[0]/Q
                         net (fo=11, routed)          0.431    35.875    vga/dtg/I4[0]
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124    35.999 r  vga/dtg/irom_i_149/O
                         net (fo=1, routed)           0.000    35.999    vga/dtg/n_0_irom_i_149
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.426 f  vga/dtg/irom_i_131/O[1]
                         net (fo=3, routed)           0.600    37.026    A[1]
    SLICE_X70Y85         LUT1 (Prop_lut1_I0_O)        0.306    37.332 r  irom_i_138/O
                         net (fo=1, routed)           0.000    37.332    n_0_irom_i_138
    SLICE_X70Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.562 r  irom_i_109/O[1]
                         net (fo=2, routed)           0.666    38.227    vga/dtg/I2[1]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.306    38.533 r  vga/dtg/irom_i_106/O
                         net (fo=1, routed)           0.000    38.533    vga/dtg/n_0_irom_i_106
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.113 r  vga/dtg/irom_i_72/O[2]
                         net (fo=1, routed)           0.646    39.760    vga/icon/I2[2]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.302    40.062 r  vga/icon/irom_i_44/O
                         net (fo=1, routed)           0.000    40.062    vga/icon/n_0_irom_i_44
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.460 r  vga/icon/irom_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.460    vga/icon/n_0_irom_i_14
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.794 r  vga/icon/irom_i_9/O[1]
                         net (fo=1, routed)           0.661    41.455    aball/addr0[5]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.303    41.758 r  aball/irom_i_3/O
                         net (fo=32, routed)          0.934    42.691    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X66Y88         LUT6 (Prop_lut6_I5_O)        0.124    42.815 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g1_b4/O
                         net (fo=1, routed)           0.426    43.242    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_g1_b4
    SLICE_X69Y89         LUT6 (Prop_lut6_I3_O)        0.124    43.366 r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    43.366    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_0_qspo_int[4]_i_1
    SLICE_X69Y89         FDRE                                         r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.507    41.510    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X69Y89                                                      r  vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.411    41.100    
    SLICE_X69Y89         FDRE (Setup_fdre_C_D)        0.032    41.132    vga/icon/irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         41.132    
                         arrival time                         -43.366    
  -------------------------------------------------------------------
                         slack                                 -2.234    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/addr0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.503ns  (logic 0.580ns (10.540%)  route 4.923ns (89.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 41.687 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708    35.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    35.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.782    38.305    DB/JA_OBUF[0]
    SLICE_X58Y88         LUT1 (Prop_lut1_I0_O)        0.124    38.429 r  DB/FSM_sequential_an[3]_i_1/O
                         net (fo=93, routed)          2.140    40.569    vga/img/I1
    DSP48_X2Y35          DSP48E1                                      r  vga/img/addr0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.684    41.687    vga/img/new_clk
    DSP48_X2Y35                                                       r  vga/img/addr0/CLK
                         clock pessimism              0.000    41.687    
                         clock uncertainty           -0.411    41.276    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    40.733    vga/img/addr0
  -------------------------------------------------------------------
                         required time                         40.733    
                         arrival time                         -40.569    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/dtg/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wizard rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.955ns  (logic 0.580ns (11.706%)  route 4.375ns (88.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.708    35.066    DB/clk_BUFG
    SLICE_X1Y107                                                      r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    35.522 f  DB/pbtn_db_reg[0]/Q
                         net (fo=80, routed)          2.782    38.305    DB/JA_OBUF[0]
    SLICE_X58Y88         LUT1 (Prop_lut1_I0_O)        0.124    38.429 r  DB/FSM_sequential_an[3]_i_1/O
                         net (fo=93, routed)          1.592    40.021    vga/dtg/I1
    SLICE_X76Y86         FDRE                                         r  vga/dtg/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         1.683    41.683    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          1.589    41.592    vga/dtg/CLK
    SLICE_X76Y86                                                      r  vga/dtg/pixel_column_reg[8]/C
                         clock pessimism              0.000    41.592    
                         clock uncertainty           -0.411    41.182    
    SLICE_X76Y86         FDRE (Setup_fdre_C_R)       -0.524    40.658    vga/dtg/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         40.658    
                         arrival time                         -40.021    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.254ns (23.734%)  route 0.816ns (76.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.225     2.099    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.144 r  vga/img/skrom_i_10/O
                         net (fo=15, routed)          0.349     2.493    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.510    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.254ns (23.640%)  route 0.820ns (76.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.266     2.139    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.184 r  vga/img/skrom_i_15/O
                         net (fo=15, routed)          0.313     2.497    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.510    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.254ns (23.437%)  route 0.830ns (76.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 f  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.257     2.130    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  vga/img/skrom_i_16/O
                         net (fo=15, routed)          0.331     2.506    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.510    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.257ns (25.155%)  route 0.765ns (74.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.264     2.137    vga/img/I2
    SLICE_X78Y89         LUT2 (Prop_lut2_I1_O)        0.048     2.185 r  vga/img/skrom_i_11/O
                         net (fo=15, routed)          0.259     2.444    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.117     1.444    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.254ns (23.095%)  route 0.846ns (76.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.259     2.132    vga/img/I2
    SLICE_X78Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.177 r  vga/img/skrom_i_13/O
                         net (fo=15, routed)          0.345     2.522    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.510    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.254ns (22.976%)  route 0.851ns (77.024%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.266     2.139    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.184 r  vga/img/skrom_i_15/O
                         net (fo=15, routed)          0.344     2.528    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.907     0.909    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.411     1.320    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.503    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.254ns (22.840%)  route 0.858ns (77.160%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 f  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.257     2.130    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  vga/img/skrom_i_16/O
                         net (fo=15, routed)          0.359     2.534    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.907     0.909    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.411     1.320    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.503    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.460%)  route 0.877ns (77.540%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.296     2.169    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  vga/img/skrom_i_14/O
                         net (fo=15, routed)          0.339     2.553    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.510    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.258ns (24.392%)  route 0.800ns (75.608%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.250     2.123    vga/img/I2
    SLICE_X78Y89         LUT2 (Prop_lut2_I1_O)        0.049     2.172 r  vga/img/skrom_i_9/O
                         net (fo=15, routed)          0.308     2.480    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.914     0.916    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.411     1.327    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.109     1.436    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 aball/won_the_game_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.254ns (22.404%)  route 0.880ns (77.596%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.589     1.422    aball/clk_BUFG
    SLICE_X74Y80                                                      r  aball/won_the_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  aball/won_the_game_reg/Q
                         net (fo=24, routed)          0.242     1.828    vga/dtg/won_the_game
    SLICE_X76Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.873 f  vga/dtg/skrom_i_17/O
                         net (fo=16, routed)          0.296     2.169    vga/img/I2
    SLICE_X78Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  vga/img/skrom_i_14/O
                         net (fo=15, routed)          0.342     2.556    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y18         RAMB36E1                                     r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=658, routed)         0.898     0.898    vga/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga/clk_wiz/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga/clk_wiz/inst/clkout1_buf/O
                         net (fo=72, routed)          0.907     0.909    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y18                                                      r  vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.411     1.320    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.503    vga/img/skrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.053    





