/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module dff_const4(clk, reset, q);
  input clk;
  output q;
  wire q1;
  input reset;
  assign q = 1'h1;
  assign q1 = 1'h1;
endmodule
