#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559182f4bc30 .scope module, "tb_N_bit_adder" "tb_N_bit_adder" 2 2;
 .timescale 0 0;
v0x559182f76240_0 .net "answer", 31 0, L_0x559182f8cfb0;  1 drivers
v0x559182f76300_0 .var/i "f", 31 0;
v0x559182f763c0_0 .var "input1", 31 0;
v0x559182f764c0_0 .var "input2", 31 0;
S_0x559182f4d060 .scope module, "uut" "N_bit_adder" 2 10, 3 3 0, S_0x559182f4bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /OUTPUT 32 "answer"
P_0x559182e8bdc0 .param/l "N" 0 3 4, +C4<00000000000000000000000000100000>;
v0x559182f75d80_0 .net "answer", 31 0, L_0x559182f8cfb0;  alias, 1 drivers
v0x559182f75e80_0 .net "carry", 31 0, L_0x559182f8dcc0;  1 drivers
v0x559182f75f60_0 .net "carry_out", 0 0, L_0x559182f8eb70;  1 drivers
v0x559182f76000_0 .net "input1", 31 0, v0x559182f763c0_0;  1 drivers
v0x559182f760e0_0 .net "input2", 31 0, v0x559182f764c0_0;  1 drivers
L_0x559182f767d0 .part v0x559182f763c0_0, 0, 1;
L_0x559182f768c0 .part v0x559182f764c0_0, 0, 1;
L_0x559182f76fe0 .part v0x559182f763c0_0, 1, 1;
L_0x559182f77110 .part v0x559182f764c0_0, 1, 1;
L_0x559182f77270 .part L_0x559182f8dcc0, 0, 1;
L_0x559182f77910 .part v0x559182f763c0_0, 2, 1;
L_0x559182f77b10 .part v0x559182f764c0_0, 2, 1;
L_0x559182f77cd0 .part L_0x559182f8dcc0, 1, 1;
L_0x559182f78310 .part v0x559182f763c0_0, 3, 1;
L_0x559182f78440 .part v0x559182f764c0_0, 3, 1;
L_0x559182f785d0 .part L_0x559182f8dcc0, 2, 1;
L_0x559182f78bc0 .part v0x559182f763c0_0, 4, 1;
L_0x559182f78d60 .part v0x559182f764c0_0, 4, 1;
L_0x559182f78e90 .part L_0x559182f8dcc0, 3, 1;
L_0x559182f79550 .part v0x559182f763c0_0, 5, 1;
L_0x559182f79680 .part v0x559182f764c0_0, 5, 1;
L_0x559182f79840 .part L_0x559182f8dcc0, 4, 1;
L_0x559182f79eb0 .part v0x559182f763c0_0, 6, 1;
L_0x559182f7a080 .part v0x559182f764c0_0, 6, 1;
L_0x559182f7a230 .part L_0x559182f8dcc0, 5, 1;
L_0x559182f79fe0 .part v0x559182f763c0_0, 7, 1;
L_0x559182f7a8c0 .part v0x559182f764c0_0, 7, 1;
L_0x559182f7aab0 .part L_0x559182f8dcc0, 6, 1;
L_0x559182f7b120 .part v0x559182f763c0_0, 8, 1;
L_0x559182f7b320 .part v0x559182f764c0_0, 8, 1;
L_0x559182f7b450 .part L_0x559182f8dcc0, 7, 1;
L_0x559182f7bcb0 .part v0x559182f763c0_0, 9, 1;
L_0x559182f7bd50 .part v0x559182f764c0_0, 9, 1;
L_0x559182f7bf70 .part L_0x559182f8dcc0, 8, 1;
L_0x559182f7c5e0 .part v0x559182f763c0_0, 10, 1;
L_0x559182f7c810 .part v0x559182f764c0_0, 10, 1;
L_0x559182f7c940 .part L_0x559182f8dcc0, 9, 1;
L_0x559182f7d0c0 .part v0x559182f763c0_0, 11, 1;
L_0x559182f7d1f0 .part v0x559182f764c0_0, 11, 1;
L_0x559182f7d440 .part L_0x559182f8dcc0, 10, 1;
L_0x559182f7dab0 .part v0x559182f763c0_0, 12, 1;
L_0x559182f7d320 .part v0x559182f764c0_0, 12, 1;
L_0x559182f7dda0 .part L_0x559182f8dcc0, 11, 1;
L_0x559182f7e4e0 .part v0x559182f763c0_0, 13, 1;
L_0x559182f7e610 .part v0x559182f764c0_0, 13, 1;
L_0x559182f7e890 .part L_0x559182f8dcc0, 12, 1;
L_0x559182f7ef00 .part v0x559182f763c0_0, 14, 1;
L_0x559182f7f190 .part v0x559182f764c0_0, 14, 1;
L_0x559182f7f4d0 .part L_0x559182f8dcc0, 13, 1;
L_0x559182f7fcb0 .part v0x559182f763c0_0, 15, 1;
L_0x559182f7fde0 .part v0x559182f764c0_0, 15, 1;
L_0x559182f80090 .part L_0x559182f8dcc0, 14, 1;
L_0x559182f80700 .part v0x559182f763c0_0, 16, 1;
L_0x559182f809c0 .part v0x559182f764c0_0, 16, 1;
L_0x559182f80af0 .part L_0x559182f8dcc0, 15, 1;
L_0x559182f81510 .part v0x559182f763c0_0, 17, 1;
L_0x559182f81640 .part v0x559182f764c0_0, 17, 1;
L_0x559182f81920 .part L_0x559182f8dcc0, 16, 1;
L_0x559182f81f90 .part v0x559182f763c0_0, 18, 1;
L_0x559182f82280 .part v0x559182f764c0_0, 18, 1;
L_0x559182f823b0 .part L_0x559182f8dcc0, 17, 1;
L_0x559182f82bf0 .part v0x559182f763c0_0, 19, 1;
L_0x559182f82d20 .part v0x559182f764c0_0, 19, 1;
L_0x559182f83030 .part L_0x559182f8dcc0, 18, 1;
L_0x559182f836a0 .part v0x559182f763c0_0, 20, 1;
L_0x559182f839c0 .part v0x559182f764c0_0, 20, 1;
L_0x559182f83af0 .part L_0x559182f8dcc0, 19, 1;
L_0x559182f84360 .part v0x559182f763c0_0, 21, 1;
L_0x559182f84490 .part v0x559182f764c0_0, 21, 1;
L_0x559182f847d0 .part L_0x559182f8dcc0, 20, 1;
L_0x559182f84e40 .part v0x559182f763c0_0, 22, 1;
L_0x559182f85190 .part v0x559182f764c0_0, 22, 1;
L_0x559182f852c0 .part L_0x559182f8dcc0, 21, 1;
L_0x559182f85b60 .part v0x559182f763c0_0, 23, 1;
L_0x559182f85c90 .part v0x559182f764c0_0, 23, 1;
L_0x559182f86000 .part L_0x559182f8dcc0, 22, 1;
L_0x559182f86670 .part v0x559182f763c0_0, 24, 1;
L_0x559182f869f0 .part v0x559182f764c0_0, 24, 1;
L_0x559182f86b20 .part L_0x559182f8dcc0, 23, 1;
L_0x559182f873f0 .part v0x559182f763c0_0, 25, 1;
L_0x559182f87520 .part v0x559182f764c0_0, 25, 1;
L_0x559182f878c0 .part L_0x559182f8dcc0, 24, 1;
L_0x559182f87f30 .part v0x559182f763c0_0, 26, 1;
L_0x559182f882e0 .part v0x559182f764c0_0, 26, 1;
L_0x559182f88410 .part L_0x559182f8dcc0, 25, 1;
L_0x559182f88d10 .part v0x559182f763c0_0, 27, 1;
L_0x559182f88e40 .part v0x559182f764c0_0, 27, 1;
L_0x559182f89210 .part L_0x559182f8dcc0, 26, 1;
L_0x559182f89880 .part v0x559182f763c0_0, 28, 1;
L_0x559182f89c60 .part v0x559182f764c0_0, 28, 1;
L_0x559182f89d90 .part L_0x559182f8dcc0, 27, 1;
L_0x559182f8a6c0 .part v0x559182f763c0_0, 29, 1;
L_0x559182f8a7f0 .part v0x559182f764c0_0, 29, 1;
L_0x559182f8abf0 .part L_0x559182f8dcc0, 28, 1;
L_0x559182f8b260 .part v0x559182f763c0_0, 30, 1;
L_0x559182f8ba80 .part v0x559182f764c0_0, 30, 1;
L_0x559182f8bfc0 .part L_0x559182f8dcc0, 29, 1;
L_0x559182f8c920 .part v0x559182f763c0_0, 31, 1;
L_0x559182f8ca50 .part v0x559182f764c0_0, 31, 1;
L_0x559182f8ce80 .part L_0x559182f8dcc0, 30, 1;
LS_0x559182f8cfb0_0_0 .concat8 [ 1 1 1 1], L_0x559182f76590, L_0x559182f76a20, L_0x559182f77410, L_0x559182f77ec0;
LS_0x559182f8cfb0_0_4 .concat8 [ 1 1 1 1], L_0x559182f78770, L_0x559182f790d0, L_0x559182f799e0, L_0x559182f7a3f0;
LS_0x559182f8cfb0_0_8 .concat8 [ 1 1 1 1], L_0x559182f7ac50, L_0x559182f7b7e0, L_0x559182f7c110, L_0x559182f7cbf0;
LS_0x559182f8cfb0_0_12 .concat8 [ 1 1 1 1], L_0x559182f7d5e0, L_0x559182f7e010, L_0x559182f7ea30, L_0x559182f7f7e0;
LS_0x559182f8cfb0_0_16 .concat8 [ 1 1 1 1], L_0x559182f80230, L_0x559182f81040, L_0x559182f81ac0, L_0x559182f82720;
LS_0x559182f8cfb0_0_20 .concat8 [ 1 1 1 1], L_0x559182f831d0, L_0x559182f83e90, L_0x559182f84970, L_0x559182f85690;
LS_0x559182f8cfb0_0_24 .concat8 [ 1 1 1 1], L_0x559182f861a0, L_0x559182f86f20, L_0x559182f87a60, L_0x559182f88840;
LS_0x559182f8cfb0_0_28 .concat8 [ 1 1 1 1], L_0x559182f893b0, L_0x559182f8a1f0, L_0x559182f8ad90, L_0x559182f8c450;
LS_0x559182f8cfb0_1_0 .concat8 [ 4 4 4 4], LS_0x559182f8cfb0_0_0, LS_0x559182f8cfb0_0_4, LS_0x559182f8cfb0_0_8, LS_0x559182f8cfb0_0_12;
LS_0x559182f8cfb0_1_4 .concat8 [ 4 4 4 4], LS_0x559182f8cfb0_0_16, LS_0x559182f8cfb0_0_20, LS_0x559182f8cfb0_0_24, LS_0x559182f8cfb0_0_28;
L_0x559182f8cfb0 .concat8 [ 16 16 0 0], LS_0x559182f8cfb0_1_0, LS_0x559182f8cfb0_1_4;
LS_0x559182f8dcc0_0_0 .concat8 [ 1 1 1 1], L_0x559182f76690, L_0x559182f76ed0, L_0x559182f77800, L_0x559182f78200;
LS_0x559182f8dcc0_0_4 .concat8 [ 1 1 1 1], L_0x559182f78ab0, L_0x559182f79440, L_0x559182f79da0, L_0x559182f7a7b0;
LS_0x559182f8dcc0_0_8 .concat8 [ 1 1 1 1], L_0x559182f7b010, L_0x559182f7bba0, L_0x559182f7c4d0, L_0x559182f7cfb0;
LS_0x559182f8dcc0_0_12 .concat8 [ 1 1 1 1], L_0x559182f7d9a0, L_0x559182f7e3d0, L_0x559182f7edf0, L_0x559182f7fba0;
LS_0x559182f8dcc0_0_16 .concat8 [ 1 1 1 1], L_0x559182f805f0, L_0x559182f81400, L_0x559182f81e80, L_0x559182f82ae0;
LS_0x559182f8dcc0_0_20 .concat8 [ 1 1 1 1], L_0x559182f83590, L_0x559182f84250, L_0x559182f84d30, L_0x559182f85a50;
LS_0x559182f8dcc0_0_24 .concat8 [ 1 1 1 1], L_0x559182f86560, L_0x559182f872e0, L_0x559182f87e20, L_0x559182f88c00;
LS_0x559182f8dcc0_0_28 .concat8 [ 1 1 1 1], L_0x559182f89770, L_0x559182f8a5b0, L_0x559182f8b150, L_0x559182f8c810;
LS_0x559182f8dcc0_1_0 .concat8 [ 4 4 4 4], LS_0x559182f8dcc0_0_0, LS_0x559182f8dcc0_0_4, LS_0x559182f8dcc0_0_8, LS_0x559182f8dcc0_0_12;
LS_0x559182f8dcc0_1_4 .concat8 [ 4 4 4 4], LS_0x559182f8dcc0_0_16, LS_0x559182f8dcc0_0_20, LS_0x559182f8dcc0_0_24, LS_0x559182f8dcc0_0_28;
L_0x559182f8dcc0 .concat8 [ 16 16 0 0], LS_0x559182f8dcc0_1_0, LS_0x559182f8dcc0_1_4;
L_0x559182f8eb70 .part L_0x559182f8dcc0, 31, 1;
S_0x559182f48e10 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f14860 .param/l "i" 0 3 11, +C4<00>;
S_0x559182f4a240 .scope generate, "genblk2" "genblk2" 3 13, 3 13 0, S_0x559182f48e10;
 .timescale 0 0;
S_0x559182f45ff0 .scope module, "f" "halfadder" 3 14, 4 1 0, S_0x559182f4a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x559182f76590 .functor XOR 1, L_0x559182f767d0, L_0x559182f768c0, C4<0>, C4<0>;
L_0x559182f76690 .functor AND 1, L_0x559182f767d0, L_0x559182f768c0, C4<1>, C4<1>;
v0x559182f2b8e0_0 .net "a", 0 0, L_0x559182f767d0;  1 drivers
v0x559182f032c0_0 .net "b", 0 0, L_0x559182f768c0;  1 drivers
v0x559182f004a0_0 .net "carry", 0 0, L_0x559182f76690;  1 drivers
v0x559182efd680_0 .net "sum", 0 0, L_0x559182f76590;  1 drivers
S_0x559182f56010 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f17680 .param/l "i" 0 3 11, +C4<01>;
S_0x559182f56240 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f56010;
 .timescale 0 0;
S_0x559182f563c0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f56240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f769b0 .functor XOR 1, L_0x559182f76fe0, L_0x559182f77110, C4<0>, C4<0>;
L_0x559182f76a20 .functor XOR 1, L_0x559182f769b0, L_0x559182f77270, C4<0>, C4<0>;
L_0x559182f76ae0 .functor AND 1, L_0x559182f76fe0, L_0x559182f77110, C4<1>, C4<1>;
L_0x559182f76c20 .functor AND 1, L_0x559182f77110, L_0x559182f77270, C4<1>, C4<1>;
L_0x559182f76d10 .functor OR 1, L_0x559182f76ae0, L_0x559182f76c20, C4<0>, C4<0>;
L_0x559182f76e20 .functor AND 1, L_0x559182f77270, L_0x559182f76fe0, C4<1>, C4<1>;
L_0x559182f76ed0 .functor OR 1, L_0x559182f76d10, L_0x559182f76e20, C4<0>, C4<0>;
v0x559182efa860_0 .net *"_s0", 0 0, L_0x559182f769b0;  1 drivers
v0x559182ef7a40_0 .net *"_s10", 0 0, L_0x559182f76e20;  1 drivers
v0x559182ef4b20_0 .net *"_s4", 0 0, L_0x559182f76ae0;  1 drivers
v0x559182f566a0_0 .net *"_s6", 0 0, L_0x559182f76c20;  1 drivers
v0x559182f56780_0 .net *"_s8", 0 0, L_0x559182f76d10;  1 drivers
v0x559182f56860_0 .net "a", 0 0, L_0x559182f76fe0;  1 drivers
v0x559182f56920_0 .net "b", 0 0, L_0x559182f77110;  1 drivers
v0x559182f569e0_0 .net "carry", 0 0, L_0x559182f76ed0;  1 drivers
v0x559182f56aa0_0 .net "cin", 0 0, L_0x559182f77270;  1 drivers
v0x559182f56b60_0 .net "sum", 0 0, L_0x559182f76a20;  1 drivers
S_0x559182f56cc0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f56e60 .param/l "i" 0 3 11, +C4<010>;
S_0x559182f56f20 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f56cc0;
 .timescale 0 0;
S_0x559182f570f0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f56f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f773a0 .functor XOR 1, L_0x559182f77910, L_0x559182f77b10, C4<0>, C4<0>;
L_0x559182f77410 .functor XOR 1, L_0x559182f773a0, L_0x559182f77cd0, C4<0>, C4<0>;
L_0x559182f774b0 .functor AND 1, L_0x559182f77910, L_0x559182f77b10, C4<1>, C4<1>;
L_0x559182f77550 .functor AND 1, L_0x559182f77b10, L_0x559182f77cd0, C4<1>, C4<1>;
L_0x559182f77640 .functor OR 1, L_0x559182f774b0, L_0x559182f77550, C4<0>, C4<0>;
L_0x559182f77750 .functor AND 1, L_0x559182f77cd0, L_0x559182f77910, C4<1>, C4<1>;
L_0x559182f77800 .functor OR 1, L_0x559182f77640, L_0x559182f77750, C4<0>, C4<0>;
v0x559182f57390_0 .net *"_s0", 0 0, L_0x559182f773a0;  1 drivers
v0x559182f57490_0 .net *"_s10", 0 0, L_0x559182f77750;  1 drivers
v0x559182f57570_0 .net *"_s4", 0 0, L_0x559182f774b0;  1 drivers
v0x559182f57660_0 .net *"_s6", 0 0, L_0x559182f77550;  1 drivers
v0x559182f57740_0 .net *"_s8", 0 0, L_0x559182f77640;  1 drivers
v0x559182f57870_0 .net "a", 0 0, L_0x559182f77910;  1 drivers
v0x559182f57930_0 .net "b", 0 0, L_0x559182f77b10;  1 drivers
v0x559182f579f0_0 .net "carry", 0 0, L_0x559182f77800;  1 drivers
v0x559182f57ab0_0 .net "cin", 0 0, L_0x559182f77cd0;  1 drivers
v0x559182f57c00_0 .net "sum", 0 0, L_0x559182f77410;  1 drivers
S_0x559182f57d60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f57f00 .param/l "i" 0 3 11, +C4<011>;
S_0x559182f57fe0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f57d60;
 .timescale 0 0;
S_0x559182f581b0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f57fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f77e50 .functor XOR 1, L_0x559182f78310, L_0x559182f78440, C4<0>, C4<0>;
L_0x559182f77ec0 .functor XOR 1, L_0x559182f77e50, L_0x559182f785d0, C4<0>, C4<0>;
L_0x559182f77f30 .functor AND 1, L_0x559182f78310, L_0x559182f78440, C4<1>, C4<1>;
L_0x559182f77fa0 .functor AND 1, L_0x559182f78440, L_0x559182f785d0, C4<1>, C4<1>;
L_0x559182f78040 .functor OR 1, L_0x559182f77f30, L_0x559182f77fa0, C4<0>, C4<0>;
L_0x559182f78150 .functor AND 1, L_0x559182f785d0, L_0x559182f78310, C4<1>, C4<1>;
L_0x559182f78200 .functor OR 1, L_0x559182f78040, L_0x559182f78150, C4<0>, C4<0>;
v0x559182f58420_0 .net *"_s0", 0 0, L_0x559182f77e50;  1 drivers
v0x559182f58520_0 .net *"_s10", 0 0, L_0x559182f78150;  1 drivers
v0x559182f58600_0 .net *"_s4", 0 0, L_0x559182f77f30;  1 drivers
v0x559182f586f0_0 .net *"_s6", 0 0, L_0x559182f77fa0;  1 drivers
v0x559182f587d0_0 .net *"_s8", 0 0, L_0x559182f78040;  1 drivers
v0x559182f58900_0 .net "a", 0 0, L_0x559182f78310;  1 drivers
v0x559182f589c0_0 .net "b", 0 0, L_0x559182f78440;  1 drivers
v0x559182f58a80_0 .net "carry", 0 0, L_0x559182f78200;  1 drivers
v0x559182f58b40_0 .net "cin", 0 0, L_0x559182f785d0;  1 drivers
v0x559182f58c90_0 .net "sum", 0 0, L_0x559182f77ec0;  1 drivers
S_0x559182f58df0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f58fe0 .param/l "i" 0 3 11, +C4<0100>;
S_0x559182f590c0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f58df0;
 .timescale 0 0;
S_0x559182f59290 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f590c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f78700 .functor XOR 1, L_0x559182f78bc0, L_0x559182f78d60, C4<0>, C4<0>;
L_0x559182f78770 .functor XOR 1, L_0x559182f78700, L_0x559182f78e90, C4<0>, C4<0>;
L_0x559182f787e0 .functor AND 1, L_0x559182f78bc0, L_0x559182f78d60, C4<1>, C4<1>;
L_0x559182f78850 .functor AND 1, L_0x559182f78d60, L_0x559182f78e90, C4<1>, C4<1>;
L_0x559182f788f0 .functor OR 1, L_0x559182f787e0, L_0x559182f78850, C4<0>, C4<0>;
L_0x559182f78a00 .functor AND 1, L_0x559182f78e90, L_0x559182f78bc0, C4<1>, C4<1>;
L_0x559182f78ab0 .functor OR 1, L_0x559182f788f0, L_0x559182f78a00, C4<0>, C4<0>;
v0x559182f59500_0 .net *"_s0", 0 0, L_0x559182f78700;  1 drivers
v0x559182f59600_0 .net *"_s10", 0 0, L_0x559182f78a00;  1 drivers
v0x559182f596e0_0 .net *"_s4", 0 0, L_0x559182f787e0;  1 drivers
v0x559182f597a0_0 .net *"_s6", 0 0, L_0x559182f78850;  1 drivers
v0x559182f59880_0 .net *"_s8", 0 0, L_0x559182f788f0;  1 drivers
v0x559182f599b0_0 .net "a", 0 0, L_0x559182f78bc0;  1 drivers
v0x559182f59a70_0 .net "b", 0 0, L_0x559182f78d60;  1 drivers
v0x559182f59b30_0 .net "carry", 0 0, L_0x559182f78ab0;  1 drivers
v0x559182f59bf0_0 .net "cin", 0 0, L_0x559182f78e90;  1 drivers
v0x559182f59d40_0 .net "sum", 0 0, L_0x559182f78770;  1 drivers
S_0x559182f59ea0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f5a040 .param/l "i" 0 3 11, +C4<0101>;
S_0x559182f5a120 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f59ea0;
 .timescale 0 0;
S_0x559182f5a2f0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f78cf0 .functor XOR 1, L_0x559182f79550, L_0x559182f79680, C4<0>, C4<0>;
L_0x559182f790d0 .functor XOR 1, L_0x559182f78cf0, L_0x559182f79840, C4<0>, C4<0>;
L_0x559182f79140 .functor AND 1, L_0x559182f79550, L_0x559182f79680, C4<1>, C4<1>;
L_0x559182f791e0 .functor AND 1, L_0x559182f79680, L_0x559182f79840, C4<1>, C4<1>;
L_0x559182f79280 .functor OR 1, L_0x559182f79140, L_0x559182f791e0, C4<0>, C4<0>;
L_0x559182f79390 .functor AND 1, L_0x559182f79840, L_0x559182f79550, C4<1>, C4<1>;
L_0x559182f79440 .functor OR 1, L_0x559182f79280, L_0x559182f79390, C4<0>, C4<0>;
v0x559182f5a560_0 .net *"_s0", 0 0, L_0x559182f78cf0;  1 drivers
v0x559182f5a660_0 .net *"_s10", 0 0, L_0x559182f79390;  1 drivers
v0x559182f5a740_0 .net *"_s4", 0 0, L_0x559182f79140;  1 drivers
v0x559182f5a830_0 .net *"_s6", 0 0, L_0x559182f791e0;  1 drivers
v0x559182f5a910_0 .net *"_s8", 0 0, L_0x559182f79280;  1 drivers
v0x559182f5aa40_0 .net "a", 0 0, L_0x559182f79550;  1 drivers
v0x559182f5ab00_0 .net "b", 0 0, L_0x559182f79680;  1 drivers
v0x559182f5abc0_0 .net "carry", 0 0, L_0x559182f79440;  1 drivers
v0x559182f5ac80_0 .net "cin", 0 0, L_0x559182f79840;  1 drivers
v0x559182f5add0_0 .net "sum", 0 0, L_0x559182f790d0;  1 drivers
S_0x559182f5af30 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f5b0d0 .param/l "i" 0 3 11, +C4<0110>;
S_0x559182f5b1b0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f5af30;
 .timescale 0 0;
S_0x559182f5b380 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f79970 .functor XOR 1, L_0x559182f79eb0, L_0x559182f7a080, C4<0>, C4<0>;
L_0x559182f799e0 .functor XOR 1, L_0x559182f79970, L_0x559182f7a230, C4<0>, C4<0>;
L_0x559182f79a50 .functor AND 1, L_0x559182f79eb0, L_0x559182f7a080, C4<1>, C4<1>;
L_0x559182f79af0 .functor AND 1, L_0x559182f7a080, L_0x559182f7a230, C4<1>, C4<1>;
L_0x559182f79be0 .functor OR 1, L_0x559182f79a50, L_0x559182f79af0, C4<0>, C4<0>;
L_0x559182f79cf0 .functor AND 1, L_0x559182f7a230, L_0x559182f79eb0, C4<1>, C4<1>;
L_0x559182f79da0 .functor OR 1, L_0x559182f79be0, L_0x559182f79cf0, C4<0>, C4<0>;
v0x559182f5b5f0_0 .net *"_s0", 0 0, L_0x559182f79970;  1 drivers
v0x559182f5b6f0_0 .net *"_s10", 0 0, L_0x559182f79cf0;  1 drivers
v0x559182f5b7d0_0 .net *"_s4", 0 0, L_0x559182f79a50;  1 drivers
v0x559182f5b8c0_0 .net *"_s6", 0 0, L_0x559182f79af0;  1 drivers
v0x559182f5b9a0_0 .net *"_s8", 0 0, L_0x559182f79be0;  1 drivers
v0x559182f5bad0_0 .net "a", 0 0, L_0x559182f79eb0;  1 drivers
v0x559182f5bb90_0 .net "b", 0 0, L_0x559182f7a080;  1 drivers
v0x559182f5bc50_0 .net "carry", 0 0, L_0x559182f79da0;  1 drivers
v0x559182f5bd10_0 .net "cin", 0 0, L_0x559182f7a230;  1 drivers
v0x559182f5be60_0 .net "sum", 0 0, L_0x559182f799e0;  1 drivers
S_0x559182f5bfc0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f5c160 .param/l "i" 0 3 11, +C4<0111>;
S_0x559182f5c240 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f5bfc0;
 .timescale 0 0;
S_0x559182f5c410 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7a380 .functor XOR 1, L_0x559182f79fe0, L_0x559182f7a8c0, C4<0>, C4<0>;
L_0x559182f7a3f0 .functor XOR 1, L_0x559182f7a380, L_0x559182f7aab0, C4<0>, C4<0>;
L_0x559182f7a460 .functor AND 1, L_0x559182f79fe0, L_0x559182f7a8c0, C4<1>, C4<1>;
L_0x559182f7a500 .functor AND 1, L_0x559182f7a8c0, L_0x559182f7aab0, C4<1>, C4<1>;
L_0x559182f7a5f0 .functor OR 1, L_0x559182f7a460, L_0x559182f7a500, C4<0>, C4<0>;
L_0x559182f7a700 .functor AND 1, L_0x559182f7aab0, L_0x559182f79fe0, C4<1>, C4<1>;
L_0x559182f7a7b0 .functor OR 1, L_0x559182f7a5f0, L_0x559182f7a700, C4<0>, C4<0>;
v0x559182f5c680_0 .net *"_s0", 0 0, L_0x559182f7a380;  1 drivers
v0x559182f5c780_0 .net *"_s10", 0 0, L_0x559182f7a700;  1 drivers
v0x559182f5c860_0 .net *"_s4", 0 0, L_0x559182f7a460;  1 drivers
v0x559182f5c950_0 .net *"_s6", 0 0, L_0x559182f7a500;  1 drivers
v0x559182f5ca30_0 .net *"_s8", 0 0, L_0x559182f7a5f0;  1 drivers
v0x559182f5cb60_0 .net "a", 0 0, L_0x559182f79fe0;  1 drivers
v0x559182f5cc20_0 .net "b", 0 0, L_0x559182f7a8c0;  1 drivers
v0x559182f5cce0_0 .net "carry", 0 0, L_0x559182f7a7b0;  1 drivers
v0x559182f5cda0_0 .net "cin", 0 0, L_0x559182f7aab0;  1 drivers
v0x559182f5cef0_0 .net "sum", 0 0, L_0x559182f7a3f0;  1 drivers
S_0x559182f5d050 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f58f90 .param/l "i" 0 3 11, +C4<01000>;
S_0x559182f5d310 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f5d050;
 .timescale 0 0;
S_0x559182f5d4e0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7abe0 .functor XOR 1, L_0x559182f7b120, L_0x559182f7b320, C4<0>, C4<0>;
L_0x559182f7ac50 .functor XOR 1, L_0x559182f7abe0, L_0x559182f7b450, C4<0>, C4<0>;
L_0x559182f7acc0 .functor AND 1, L_0x559182f7b120, L_0x559182f7b320, C4<1>, C4<1>;
L_0x559182f7ad60 .functor AND 1, L_0x559182f7b320, L_0x559182f7b450, C4<1>, C4<1>;
L_0x559182f7ae50 .functor OR 1, L_0x559182f7acc0, L_0x559182f7ad60, C4<0>, C4<0>;
L_0x559182f7af60 .functor AND 1, L_0x559182f7b450, L_0x559182f7b120, C4<1>, C4<1>;
L_0x559182f7b010 .functor OR 1, L_0x559182f7ae50, L_0x559182f7af60, C4<0>, C4<0>;
v0x559182f5d750_0 .net *"_s0", 0 0, L_0x559182f7abe0;  1 drivers
v0x559182f5d850_0 .net *"_s10", 0 0, L_0x559182f7af60;  1 drivers
v0x559182f5d930_0 .net *"_s4", 0 0, L_0x559182f7acc0;  1 drivers
v0x559182f5da20_0 .net *"_s6", 0 0, L_0x559182f7ad60;  1 drivers
v0x559182f5db00_0 .net *"_s8", 0 0, L_0x559182f7ae50;  1 drivers
v0x559182f5dc30_0 .net "a", 0 0, L_0x559182f7b120;  1 drivers
v0x559182f5dcf0_0 .net "b", 0 0, L_0x559182f7b320;  1 drivers
v0x559182f5ddb0_0 .net "carry", 0 0, L_0x559182f7b010;  1 drivers
v0x559182f5de70_0 .net "cin", 0 0, L_0x559182f7b450;  1 drivers
v0x559182f5dfc0_0 .net "sum", 0 0, L_0x559182f7ac50;  1 drivers
S_0x559182f5e120 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f5e2c0 .param/l "i" 0 3 11, +C4<01001>;
S_0x559182f5e3a0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f5e120;
 .timescale 0 0;
S_0x559182f5e570 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5e3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7b770 .functor XOR 1, L_0x559182f7bcb0, L_0x559182f7bd50, C4<0>, C4<0>;
L_0x559182f7b7e0 .functor XOR 1, L_0x559182f7b770, L_0x559182f7bf70, C4<0>, C4<0>;
L_0x559182f7b850 .functor AND 1, L_0x559182f7bcb0, L_0x559182f7bd50, C4<1>, C4<1>;
L_0x559182f7b8f0 .functor AND 1, L_0x559182f7bd50, L_0x559182f7bf70, C4<1>, C4<1>;
L_0x559182f7b9e0 .functor OR 1, L_0x559182f7b850, L_0x559182f7b8f0, C4<0>, C4<0>;
L_0x559182f7baf0 .functor AND 1, L_0x559182f7bf70, L_0x559182f7bcb0, C4<1>, C4<1>;
L_0x559182f7bba0 .functor OR 1, L_0x559182f7b9e0, L_0x559182f7baf0, C4<0>, C4<0>;
v0x559182f5e7e0_0 .net *"_s0", 0 0, L_0x559182f7b770;  1 drivers
v0x559182f5e8e0_0 .net *"_s10", 0 0, L_0x559182f7baf0;  1 drivers
v0x559182f5e9c0_0 .net *"_s4", 0 0, L_0x559182f7b850;  1 drivers
v0x559182f5eab0_0 .net *"_s6", 0 0, L_0x559182f7b8f0;  1 drivers
v0x559182f5eb90_0 .net *"_s8", 0 0, L_0x559182f7b9e0;  1 drivers
v0x559182f5ecc0_0 .net "a", 0 0, L_0x559182f7bcb0;  1 drivers
v0x559182f5ed80_0 .net "b", 0 0, L_0x559182f7bd50;  1 drivers
v0x559182f5ee40_0 .net "carry", 0 0, L_0x559182f7bba0;  1 drivers
v0x559182f5ef00_0 .net "cin", 0 0, L_0x559182f7bf70;  1 drivers
v0x559182f5f050_0 .net "sum", 0 0, L_0x559182f7b7e0;  1 drivers
S_0x559182f5f1b0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f5f350 .param/l "i" 0 3 11, +C4<01010>;
S_0x559182f5f430 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f5f1b0;
 .timescale 0 0;
S_0x559182f5f600 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f5f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7c0a0 .functor XOR 1, L_0x559182f7c5e0, L_0x559182f7c810, C4<0>, C4<0>;
L_0x559182f7c110 .functor XOR 1, L_0x559182f7c0a0, L_0x559182f7c940, C4<0>, C4<0>;
L_0x559182f7c180 .functor AND 1, L_0x559182f7c5e0, L_0x559182f7c810, C4<1>, C4<1>;
L_0x559182f7c220 .functor AND 1, L_0x559182f7c810, L_0x559182f7c940, C4<1>, C4<1>;
L_0x559182f7c310 .functor OR 1, L_0x559182f7c180, L_0x559182f7c220, C4<0>, C4<0>;
L_0x559182f7c420 .functor AND 1, L_0x559182f7c940, L_0x559182f7c5e0, C4<1>, C4<1>;
L_0x559182f7c4d0 .functor OR 1, L_0x559182f7c310, L_0x559182f7c420, C4<0>, C4<0>;
v0x559182f5f870_0 .net *"_s0", 0 0, L_0x559182f7c0a0;  1 drivers
v0x559182f5f970_0 .net *"_s10", 0 0, L_0x559182f7c420;  1 drivers
v0x559182f5fa50_0 .net *"_s4", 0 0, L_0x559182f7c180;  1 drivers
v0x559182f5fb40_0 .net *"_s6", 0 0, L_0x559182f7c220;  1 drivers
v0x559182f5fc20_0 .net *"_s8", 0 0, L_0x559182f7c310;  1 drivers
v0x559182f5fd50_0 .net "a", 0 0, L_0x559182f7c5e0;  1 drivers
v0x559182f5fe10_0 .net "b", 0 0, L_0x559182f7c810;  1 drivers
v0x559182f5fed0_0 .net "carry", 0 0, L_0x559182f7c4d0;  1 drivers
v0x559182f5ff90_0 .net "cin", 0 0, L_0x559182f7c940;  1 drivers
v0x559182f600e0_0 .net "sum", 0 0, L_0x559182f7c110;  1 drivers
S_0x559182f60240 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f603e0 .param/l "i" 0 3 11, +C4<01011>;
S_0x559182f604c0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f60240;
 .timescale 0 0;
S_0x559182f60690 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f604c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7cb80 .functor XOR 1, L_0x559182f7d0c0, L_0x559182f7d1f0, C4<0>, C4<0>;
L_0x559182f7cbf0 .functor XOR 1, L_0x559182f7cb80, L_0x559182f7d440, C4<0>, C4<0>;
L_0x559182f7cc60 .functor AND 1, L_0x559182f7d0c0, L_0x559182f7d1f0, C4<1>, C4<1>;
L_0x559182f7cd00 .functor AND 1, L_0x559182f7d1f0, L_0x559182f7d440, C4<1>, C4<1>;
L_0x559182f7cdf0 .functor OR 1, L_0x559182f7cc60, L_0x559182f7cd00, C4<0>, C4<0>;
L_0x559182f7cf00 .functor AND 1, L_0x559182f7d440, L_0x559182f7d0c0, C4<1>, C4<1>;
L_0x559182f7cfb0 .functor OR 1, L_0x559182f7cdf0, L_0x559182f7cf00, C4<0>, C4<0>;
v0x559182f60900_0 .net *"_s0", 0 0, L_0x559182f7cb80;  1 drivers
v0x559182f60a00_0 .net *"_s10", 0 0, L_0x559182f7cf00;  1 drivers
v0x559182f60ae0_0 .net *"_s4", 0 0, L_0x559182f7cc60;  1 drivers
v0x559182f60bd0_0 .net *"_s6", 0 0, L_0x559182f7cd00;  1 drivers
v0x559182f60cb0_0 .net *"_s8", 0 0, L_0x559182f7cdf0;  1 drivers
v0x559182f60de0_0 .net "a", 0 0, L_0x559182f7d0c0;  1 drivers
v0x559182f60ea0_0 .net "b", 0 0, L_0x559182f7d1f0;  1 drivers
v0x559182f60f60_0 .net "carry", 0 0, L_0x559182f7cfb0;  1 drivers
v0x559182f61020_0 .net "cin", 0 0, L_0x559182f7d440;  1 drivers
v0x559182f61170_0 .net "sum", 0 0, L_0x559182f7cbf0;  1 drivers
S_0x559182f612d0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f61470 .param/l "i" 0 3 11, +C4<01100>;
S_0x559182f61550 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f612d0;
 .timescale 0 0;
S_0x559182f61720 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f61550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7d570 .functor XOR 1, L_0x559182f7dab0, L_0x559182f7d320, C4<0>, C4<0>;
L_0x559182f7d5e0 .functor XOR 1, L_0x559182f7d570, L_0x559182f7dda0, C4<0>, C4<0>;
L_0x559182f7d650 .functor AND 1, L_0x559182f7dab0, L_0x559182f7d320, C4<1>, C4<1>;
L_0x559182f7d6f0 .functor AND 1, L_0x559182f7d320, L_0x559182f7dda0, C4<1>, C4<1>;
L_0x559182f7d7e0 .functor OR 1, L_0x559182f7d650, L_0x559182f7d6f0, C4<0>, C4<0>;
L_0x559182f7d8f0 .functor AND 1, L_0x559182f7dda0, L_0x559182f7dab0, C4<1>, C4<1>;
L_0x559182f7d9a0 .functor OR 1, L_0x559182f7d7e0, L_0x559182f7d8f0, C4<0>, C4<0>;
v0x559182f61990_0 .net *"_s0", 0 0, L_0x559182f7d570;  1 drivers
v0x559182f61a90_0 .net *"_s10", 0 0, L_0x559182f7d8f0;  1 drivers
v0x559182f61b70_0 .net *"_s4", 0 0, L_0x559182f7d650;  1 drivers
v0x559182f61c60_0 .net *"_s6", 0 0, L_0x559182f7d6f0;  1 drivers
v0x559182f61d40_0 .net *"_s8", 0 0, L_0x559182f7d7e0;  1 drivers
v0x559182f61e70_0 .net "a", 0 0, L_0x559182f7dab0;  1 drivers
v0x559182f61f30_0 .net "b", 0 0, L_0x559182f7d320;  1 drivers
v0x559182f61ff0_0 .net "carry", 0 0, L_0x559182f7d9a0;  1 drivers
v0x559182f620b0_0 .net "cin", 0 0, L_0x559182f7dda0;  1 drivers
v0x559182f62200_0 .net "sum", 0 0, L_0x559182f7d5e0;  1 drivers
S_0x559182f62360 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f62500 .param/l "i" 0 3 11, +C4<01101>;
S_0x559182f625e0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f62360;
 .timescale 0 0;
S_0x559182f627b0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7d3c0 .functor XOR 1, L_0x559182f7e4e0, L_0x559182f7e610, C4<0>, C4<0>;
L_0x559182f7e010 .functor XOR 1, L_0x559182f7d3c0, L_0x559182f7e890, C4<0>, C4<0>;
L_0x559182f7e080 .functor AND 1, L_0x559182f7e4e0, L_0x559182f7e610, C4<1>, C4<1>;
L_0x559182f7e120 .functor AND 1, L_0x559182f7e610, L_0x559182f7e890, C4<1>, C4<1>;
L_0x559182f7e210 .functor OR 1, L_0x559182f7e080, L_0x559182f7e120, C4<0>, C4<0>;
L_0x559182f7e320 .functor AND 1, L_0x559182f7e890, L_0x559182f7e4e0, C4<1>, C4<1>;
L_0x559182f7e3d0 .functor OR 1, L_0x559182f7e210, L_0x559182f7e320, C4<0>, C4<0>;
v0x559182f62a20_0 .net *"_s0", 0 0, L_0x559182f7d3c0;  1 drivers
v0x559182f62b20_0 .net *"_s10", 0 0, L_0x559182f7e320;  1 drivers
v0x559182f62c00_0 .net *"_s4", 0 0, L_0x559182f7e080;  1 drivers
v0x559182f62cf0_0 .net *"_s6", 0 0, L_0x559182f7e120;  1 drivers
v0x559182f62dd0_0 .net *"_s8", 0 0, L_0x559182f7e210;  1 drivers
v0x559182f62f00_0 .net "a", 0 0, L_0x559182f7e4e0;  1 drivers
v0x559182f62fc0_0 .net "b", 0 0, L_0x559182f7e610;  1 drivers
v0x559182f63080_0 .net "carry", 0 0, L_0x559182f7e3d0;  1 drivers
v0x559182f63140_0 .net "cin", 0 0, L_0x559182f7e890;  1 drivers
v0x559182f63290_0 .net "sum", 0 0, L_0x559182f7e010;  1 drivers
S_0x559182f633f0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f63590 .param/l "i" 0 3 11, +C4<01110>;
S_0x559182f63670 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f633f0;
 .timescale 0 0;
S_0x559182f63840 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f63670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7e9c0 .functor XOR 1, L_0x559182f7ef00, L_0x559182f7f190, C4<0>, C4<0>;
L_0x559182f7ea30 .functor XOR 1, L_0x559182f7e9c0, L_0x559182f7f4d0, C4<0>, C4<0>;
L_0x559182f7eaa0 .functor AND 1, L_0x559182f7ef00, L_0x559182f7f190, C4<1>, C4<1>;
L_0x559182f7eb40 .functor AND 1, L_0x559182f7f190, L_0x559182f7f4d0, C4<1>, C4<1>;
L_0x559182f7ec30 .functor OR 1, L_0x559182f7eaa0, L_0x559182f7eb40, C4<0>, C4<0>;
L_0x559182f7ed40 .functor AND 1, L_0x559182f7f4d0, L_0x559182f7ef00, C4<1>, C4<1>;
L_0x559182f7edf0 .functor OR 1, L_0x559182f7ec30, L_0x559182f7ed40, C4<0>, C4<0>;
v0x559182f63ab0_0 .net *"_s0", 0 0, L_0x559182f7e9c0;  1 drivers
v0x559182f63bb0_0 .net *"_s10", 0 0, L_0x559182f7ed40;  1 drivers
v0x559182f63c90_0 .net *"_s4", 0 0, L_0x559182f7eaa0;  1 drivers
v0x559182f63d80_0 .net *"_s6", 0 0, L_0x559182f7eb40;  1 drivers
v0x559182f63e60_0 .net *"_s8", 0 0, L_0x559182f7ec30;  1 drivers
v0x559182f63f90_0 .net "a", 0 0, L_0x559182f7ef00;  1 drivers
v0x559182f64050_0 .net "b", 0 0, L_0x559182f7f190;  1 drivers
v0x559182f64110_0 .net "carry", 0 0, L_0x559182f7edf0;  1 drivers
v0x559182f641d0_0 .net "cin", 0 0, L_0x559182f7f4d0;  1 drivers
v0x559182f64320_0 .net "sum", 0 0, L_0x559182f7ea30;  1 drivers
S_0x559182f64480 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f64620 .param/l "i" 0 3 11, +C4<01111>;
S_0x559182f64700 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f64480;
 .timescale 0 0;
S_0x559182f648d0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f64700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f7f770 .functor XOR 1, L_0x559182f7fcb0, L_0x559182f7fde0, C4<0>, C4<0>;
L_0x559182f7f7e0 .functor XOR 1, L_0x559182f7f770, L_0x559182f80090, C4<0>, C4<0>;
L_0x559182f7f850 .functor AND 1, L_0x559182f7fcb0, L_0x559182f7fde0, C4<1>, C4<1>;
L_0x559182f7f8f0 .functor AND 1, L_0x559182f7fde0, L_0x559182f80090, C4<1>, C4<1>;
L_0x559182f7f9e0 .functor OR 1, L_0x559182f7f850, L_0x559182f7f8f0, C4<0>, C4<0>;
L_0x559182f7faf0 .functor AND 1, L_0x559182f80090, L_0x559182f7fcb0, C4<1>, C4<1>;
L_0x559182f7fba0 .functor OR 1, L_0x559182f7f9e0, L_0x559182f7faf0, C4<0>, C4<0>;
v0x559182f64b40_0 .net *"_s0", 0 0, L_0x559182f7f770;  1 drivers
v0x559182f64c40_0 .net *"_s10", 0 0, L_0x559182f7faf0;  1 drivers
v0x559182f64d20_0 .net *"_s4", 0 0, L_0x559182f7f850;  1 drivers
v0x559182f64e10_0 .net *"_s6", 0 0, L_0x559182f7f8f0;  1 drivers
v0x559182f64ef0_0 .net *"_s8", 0 0, L_0x559182f7f9e0;  1 drivers
v0x559182f65020_0 .net "a", 0 0, L_0x559182f7fcb0;  1 drivers
v0x559182f650e0_0 .net "b", 0 0, L_0x559182f7fde0;  1 drivers
v0x559182f651a0_0 .net "carry", 0 0, L_0x559182f7fba0;  1 drivers
v0x559182f65260_0 .net "cin", 0 0, L_0x559182f80090;  1 drivers
v0x559182f653b0_0 .net "sum", 0 0, L_0x559182f7f7e0;  1 drivers
S_0x559182f65510 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f656b0 .param/l "i" 0 3 11, +C4<010000>;
S_0x559182f65790 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f65510;
 .timescale 0 0;
S_0x559182f65960 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f65790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f801c0 .functor XOR 1, L_0x559182f80700, L_0x559182f809c0, C4<0>, C4<0>;
L_0x559182f80230 .functor XOR 1, L_0x559182f801c0, L_0x559182f80af0, C4<0>, C4<0>;
L_0x559182f802a0 .functor AND 1, L_0x559182f80700, L_0x559182f809c0, C4<1>, C4<1>;
L_0x559182f80340 .functor AND 1, L_0x559182f809c0, L_0x559182f80af0, C4<1>, C4<1>;
L_0x559182f80430 .functor OR 1, L_0x559182f802a0, L_0x559182f80340, C4<0>, C4<0>;
L_0x559182f80540 .functor AND 1, L_0x559182f80af0, L_0x559182f80700, C4<1>, C4<1>;
L_0x559182f805f0 .functor OR 1, L_0x559182f80430, L_0x559182f80540, C4<0>, C4<0>;
v0x559182f65bd0_0 .net *"_s0", 0 0, L_0x559182f801c0;  1 drivers
v0x559182f65cd0_0 .net *"_s10", 0 0, L_0x559182f80540;  1 drivers
v0x559182f65db0_0 .net *"_s4", 0 0, L_0x559182f802a0;  1 drivers
v0x559182f65ea0_0 .net *"_s6", 0 0, L_0x559182f80340;  1 drivers
v0x559182f65f80_0 .net *"_s8", 0 0, L_0x559182f80430;  1 drivers
v0x559182f660b0_0 .net "a", 0 0, L_0x559182f80700;  1 drivers
v0x559182f66170_0 .net "b", 0 0, L_0x559182f809c0;  1 drivers
v0x559182f66230_0 .net "carry", 0 0, L_0x559182f805f0;  1 drivers
v0x559182f662f0_0 .net "cin", 0 0, L_0x559182f80af0;  1 drivers
v0x559182f663b0_0 .net "sum", 0 0, L_0x559182f80230;  1 drivers
S_0x559182f66510 .scope generate, "generate_N_bit_Adder[17]" "generate_N_bit_Adder[17]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f666b0 .param/l "i" 0 3 11, +C4<010001>;
S_0x559182f66790 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f66510;
 .timescale 0 0;
S_0x559182f66960 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f66790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f80fd0 .functor XOR 1, L_0x559182f81510, L_0x559182f81640, C4<0>, C4<0>;
L_0x559182f81040 .functor XOR 1, L_0x559182f80fd0, L_0x559182f81920, C4<0>, C4<0>;
L_0x559182f810b0 .functor AND 1, L_0x559182f81510, L_0x559182f81640, C4<1>, C4<1>;
L_0x559182f81150 .functor AND 1, L_0x559182f81640, L_0x559182f81920, C4<1>, C4<1>;
L_0x559182f81240 .functor OR 1, L_0x559182f810b0, L_0x559182f81150, C4<0>, C4<0>;
L_0x559182f81350 .functor AND 1, L_0x559182f81920, L_0x559182f81510, C4<1>, C4<1>;
L_0x559182f81400 .functor OR 1, L_0x559182f81240, L_0x559182f81350, C4<0>, C4<0>;
v0x559182f66bd0_0 .net *"_s0", 0 0, L_0x559182f80fd0;  1 drivers
v0x559182f66cd0_0 .net *"_s10", 0 0, L_0x559182f81350;  1 drivers
v0x559182f66db0_0 .net *"_s4", 0 0, L_0x559182f810b0;  1 drivers
v0x559182f66ea0_0 .net *"_s6", 0 0, L_0x559182f81150;  1 drivers
v0x559182f66f80_0 .net *"_s8", 0 0, L_0x559182f81240;  1 drivers
v0x559182f670b0_0 .net "a", 0 0, L_0x559182f81510;  1 drivers
v0x559182f67170_0 .net "b", 0 0, L_0x559182f81640;  1 drivers
v0x559182f67230_0 .net "carry", 0 0, L_0x559182f81400;  1 drivers
v0x559182f672f0_0 .net "cin", 0 0, L_0x559182f81920;  1 drivers
v0x559182f67440_0 .net "sum", 0 0, L_0x559182f81040;  1 drivers
S_0x559182f675a0 .scope generate, "generate_N_bit_Adder[18]" "generate_N_bit_Adder[18]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f67740 .param/l "i" 0 3 11, +C4<010010>;
S_0x559182f67820 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f675a0;
 .timescale 0 0;
S_0x559182f679f0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f67820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f81a50 .functor XOR 1, L_0x559182f81f90, L_0x559182f82280, C4<0>, C4<0>;
L_0x559182f81ac0 .functor XOR 1, L_0x559182f81a50, L_0x559182f823b0, C4<0>, C4<0>;
L_0x559182f81b30 .functor AND 1, L_0x559182f81f90, L_0x559182f82280, C4<1>, C4<1>;
L_0x559182f81bd0 .functor AND 1, L_0x559182f82280, L_0x559182f823b0, C4<1>, C4<1>;
L_0x559182f81cc0 .functor OR 1, L_0x559182f81b30, L_0x559182f81bd0, C4<0>, C4<0>;
L_0x559182f81dd0 .functor AND 1, L_0x559182f823b0, L_0x559182f81f90, C4<1>, C4<1>;
L_0x559182f81e80 .functor OR 1, L_0x559182f81cc0, L_0x559182f81dd0, C4<0>, C4<0>;
v0x559182f67c60_0 .net *"_s0", 0 0, L_0x559182f81a50;  1 drivers
v0x559182f67d60_0 .net *"_s10", 0 0, L_0x559182f81dd0;  1 drivers
v0x559182f67e40_0 .net *"_s4", 0 0, L_0x559182f81b30;  1 drivers
v0x559182f67f30_0 .net *"_s6", 0 0, L_0x559182f81bd0;  1 drivers
v0x559182f68010_0 .net *"_s8", 0 0, L_0x559182f81cc0;  1 drivers
v0x559182f68140_0 .net "a", 0 0, L_0x559182f81f90;  1 drivers
v0x559182f68200_0 .net "b", 0 0, L_0x559182f82280;  1 drivers
v0x559182f682c0_0 .net "carry", 0 0, L_0x559182f81e80;  1 drivers
v0x559182f68380_0 .net "cin", 0 0, L_0x559182f823b0;  1 drivers
v0x559182f684d0_0 .net "sum", 0 0, L_0x559182f81ac0;  1 drivers
S_0x559182f68630 .scope generate, "generate_N_bit_Adder[19]" "generate_N_bit_Adder[19]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f687d0 .param/l "i" 0 3 11, +C4<010011>;
S_0x559182f688b0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f68630;
 .timescale 0 0;
S_0x559182f68a80 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f688b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f826b0 .functor XOR 1, L_0x559182f82bf0, L_0x559182f82d20, C4<0>, C4<0>;
L_0x559182f82720 .functor XOR 1, L_0x559182f826b0, L_0x559182f83030, C4<0>, C4<0>;
L_0x559182f82790 .functor AND 1, L_0x559182f82bf0, L_0x559182f82d20, C4<1>, C4<1>;
L_0x559182f82830 .functor AND 1, L_0x559182f82d20, L_0x559182f83030, C4<1>, C4<1>;
L_0x559182f82920 .functor OR 1, L_0x559182f82790, L_0x559182f82830, C4<0>, C4<0>;
L_0x559182f82a30 .functor AND 1, L_0x559182f83030, L_0x559182f82bf0, C4<1>, C4<1>;
L_0x559182f82ae0 .functor OR 1, L_0x559182f82920, L_0x559182f82a30, C4<0>, C4<0>;
v0x559182f68cf0_0 .net *"_s0", 0 0, L_0x559182f826b0;  1 drivers
v0x559182f68df0_0 .net *"_s10", 0 0, L_0x559182f82a30;  1 drivers
v0x559182f68ed0_0 .net *"_s4", 0 0, L_0x559182f82790;  1 drivers
v0x559182f68fc0_0 .net *"_s6", 0 0, L_0x559182f82830;  1 drivers
v0x559182f690a0_0 .net *"_s8", 0 0, L_0x559182f82920;  1 drivers
v0x559182f691d0_0 .net "a", 0 0, L_0x559182f82bf0;  1 drivers
v0x559182f69290_0 .net "b", 0 0, L_0x559182f82d20;  1 drivers
v0x559182f69350_0 .net "carry", 0 0, L_0x559182f82ae0;  1 drivers
v0x559182f69410_0 .net "cin", 0 0, L_0x559182f83030;  1 drivers
v0x559182f69560_0 .net "sum", 0 0, L_0x559182f82720;  1 drivers
S_0x559182f696c0 .scope generate, "generate_N_bit_Adder[20]" "generate_N_bit_Adder[20]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f69860 .param/l "i" 0 3 11, +C4<010100>;
S_0x559182f69940 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f696c0;
 .timescale 0 0;
S_0x559182f69b10 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f69940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f83160 .functor XOR 1, L_0x559182f836a0, L_0x559182f839c0, C4<0>, C4<0>;
L_0x559182f831d0 .functor XOR 1, L_0x559182f83160, L_0x559182f83af0, C4<0>, C4<0>;
L_0x559182f83240 .functor AND 1, L_0x559182f836a0, L_0x559182f839c0, C4<1>, C4<1>;
L_0x559182f832e0 .functor AND 1, L_0x559182f839c0, L_0x559182f83af0, C4<1>, C4<1>;
L_0x559182f833d0 .functor OR 1, L_0x559182f83240, L_0x559182f832e0, C4<0>, C4<0>;
L_0x559182f834e0 .functor AND 1, L_0x559182f83af0, L_0x559182f836a0, C4<1>, C4<1>;
L_0x559182f83590 .functor OR 1, L_0x559182f833d0, L_0x559182f834e0, C4<0>, C4<0>;
v0x559182f69d80_0 .net *"_s0", 0 0, L_0x559182f83160;  1 drivers
v0x559182f69e80_0 .net *"_s10", 0 0, L_0x559182f834e0;  1 drivers
v0x559182f69f60_0 .net *"_s4", 0 0, L_0x559182f83240;  1 drivers
v0x559182f6a050_0 .net *"_s6", 0 0, L_0x559182f832e0;  1 drivers
v0x559182f6a130_0 .net *"_s8", 0 0, L_0x559182f833d0;  1 drivers
v0x559182f6a260_0 .net "a", 0 0, L_0x559182f836a0;  1 drivers
v0x559182f6a320_0 .net "b", 0 0, L_0x559182f839c0;  1 drivers
v0x559182f6a3e0_0 .net "carry", 0 0, L_0x559182f83590;  1 drivers
v0x559182f6a4a0_0 .net "cin", 0 0, L_0x559182f83af0;  1 drivers
v0x559182f6a5f0_0 .net "sum", 0 0, L_0x559182f831d0;  1 drivers
S_0x559182f6a750 .scope generate, "generate_N_bit_Adder[21]" "generate_N_bit_Adder[21]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6a8f0 .param/l "i" 0 3 11, +C4<010101>;
S_0x559182f6a9d0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6a750;
 .timescale 0 0;
S_0x559182f6aba0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f83e20 .functor XOR 1, L_0x559182f84360, L_0x559182f84490, C4<0>, C4<0>;
L_0x559182f83e90 .functor XOR 1, L_0x559182f83e20, L_0x559182f847d0, C4<0>, C4<0>;
L_0x559182f83f00 .functor AND 1, L_0x559182f84360, L_0x559182f84490, C4<1>, C4<1>;
L_0x559182f83fa0 .functor AND 1, L_0x559182f84490, L_0x559182f847d0, C4<1>, C4<1>;
L_0x559182f84090 .functor OR 1, L_0x559182f83f00, L_0x559182f83fa0, C4<0>, C4<0>;
L_0x559182f841a0 .functor AND 1, L_0x559182f847d0, L_0x559182f84360, C4<1>, C4<1>;
L_0x559182f84250 .functor OR 1, L_0x559182f84090, L_0x559182f841a0, C4<0>, C4<0>;
v0x559182f6ae10_0 .net *"_s0", 0 0, L_0x559182f83e20;  1 drivers
v0x559182f6af10_0 .net *"_s10", 0 0, L_0x559182f841a0;  1 drivers
v0x559182f6aff0_0 .net *"_s4", 0 0, L_0x559182f83f00;  1 drivers
v0x559182f6b0e0_0 .net *"_s6", 0 0, L_0x559182f83fa0;  1 drivers
v0x559182f6b1c0_0 .net *"_s8", 0 0, L_0x559182f84090;  1 drivers
v0x559182f6b2f0_0 .net "a", 0 0, L_0x559182f84360;  1 drivers
v0x559182f6b3b0_0 .net "b", 0 0, L_0x559182f84490;  1 drivers
v0x559182f6b470_0 .net "carry", 0 0, L_0x559182f84250;  1 drivers
v0x559182f6b530_0 .net "cin", 0 0, L_0x559182f847d0;  1 drivers
v0x559182f6b680_0 .net "sum", 0 0, L_0x559182f83e90;  1 drivers
S_0x559182f6b7e0 .scope generate, "generate_N_bit_Adder[22]" "generate_N_bit_Adder[22]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6b980 .param/l "i" 0 3 11, +C4<010110>;
S_0x559182f6ba60 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6b7e0;
 .timescale 0 0;
S_0x559182f6bc30 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f84900 .functor XOR 1, L_0x559182f84e40, L_0x559182f85190, C4<0>, C4<0>;
L_0x559182f84970 .functor XOR 1, L_0x559182f84900, L_0x559182f852c0, C4<0>, C4<0>;
L_0x559182f849e0 .functor AND 1, L_0x559182f84e40, L_0x559182f85190, C4<1>, C4<1>;
L_0x559182f84a80 .functor AND 1, L_0x559182f85190, L_0x559182f852c0, C4<1>, C4<1>;
L_0x559182f84b70 .functor OR 1, L_0x559182f849e0, L_0x559182f84a80, C4<0>, C4<0>;
L_0x559182f84c80 .functor AND 1, L_0x559182f852c0, L_0x559182f84e40, C4<1>, C4<1>;
L_0x559182f84d30 .functor OR 1, L_0x559182f84b70, L_0x559182f84c80, C4<0>, C4<0>;
v0x559182f6bea0_0 .net *"_s0", 0 0, L_0x559182f84900;  1 drivers
v0x559182f6bfa0_0 .net *"_s10", 0 0, L_0x559182f84c80;  1 drivers
v0x559182f6c080_0 .net *"_s4", 0 0, L_0x559182f849e0;  1 drivers
v0x559182f6c170_0 .net *"_s6", 0 0, L_0x559182f84a80;  1 drivers
v0x559182f6c250_0 .net *"_s8", 0 0, L_0x559182f84b70;  1 drivers
v0x559182f6c380_0 .net "a", 0 0, L_0x559182f84e40;  1 drivers
v0x559182f6c440_0 .net "b", 0 0, L_0x559182f85190;  1 drivers
v0x559182f6c500_0 .net "carry", 0 0, L_0x559182f84d30;  1 drivers
v0x559182f6c5c0_0 .net "cin", 0 0, L_0x559182f852c0;  1 drivers
v0x559182f6c710_0 .net "sum", 0 0, L_0x559182f84970;  1 drivers
S_0x559182f6c870 .scope generate, "generate_N_bit_Adder[23]" "generate_N_bit_Adder[23]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6ca10 .param/l "i" 0 3 11, +C4<010111>;
S_0x559182f6caf0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6c870;
 .timescale 0 0;
S_0x559182f6ccc0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f85620 .functor XOR 1, L_0x559182f85b60, L_0x559182f85c90, C4<0>, C4<0>;
L_0x559182f85690 .functor XOR 1, L_0x559182f85620, L_0x559182f86000, C4<0>, C4<0>;
L_0x559182f85700 .functor AND 1, L_0x559182f85b60, L_0x559182f85c90, C4<1>, C4<1>;
L_0x559182f857a0 .functor AND 1, L_0x559182f85c90, L_0x559182f86000, C4<1>, C4<1>;
L_0x559182f85890 .functor OR 1, L_0x559182f85700, L_0x559182f857a0, C4<0>, C4<0>;
L_0x559182f859a0 .functor AND 1, L_0x559182f86000, L_0x559182f85b60, C4<1>, C4<1>;
L_0x559182f85a50 .functor OR 1, L_0x559182f85890, L_0x559182f859a0, C4<0>, C4<0>;
v0x559182f6cf30_0 .net *"_s0", 0 0, L_0x559182f85620;  1 drivers
v0x559182f6d030_0 .net *"_s10", 0 0, L_0x559182f859a0;  1 drivers
v0x559182f6d110_0 .net *"_s4", 0 0, L_0x559182f85700;  1 drivers
v0x559182f6d200_0 .net *"_s6", 0 0, L_0x559182f857a0;  1 drivers
v0x559182f6d2e0_0 .net *"_s8", 0 0, L_0x559182f85890;  1 drivers
v0x559182f6d410_0 .net "a", 0 0, L_0x559182f85b60;  1 drivers
v0x559182f6d4d0_0 .net "b", 0 0, L_0x559182f85c90;  1 drivers
v0x559182f6d590_0 .net "carry", 0 0, L_0x559182f85a50;  1 drivers
v0x559182f6d650_0 .net "cin", 0 0, L_0x559182f86000;  1 drivers
v0x559182f6d7a0_0 .net "sum", 0 0, L_0x559182f85690;  1 drivers
S_0x559182f6d900 .scope generate, "generate_N_bit_Adder[24]" "generate_N_bit_Adder[24]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6daa0 .param/l "i" 0 3 11, +C4<011000>;
S_0x559182f6db80 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6d900;
 .timescale 0 0;
S_0x559182f6dd50 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f86130 .functor XOR 1, L_0x559182f86670, L_0x559182f869f0, C4<0>, C4<0>;
L_0x559182f861a0 .functor XOR 1, L_0x559182f86130, L_0x559182f86b20, C4<0>, C4<0>;
L_0x559182f86210 .functor AND 1, L_0x559182f86670, L_0x559182f869f0, C4<1>, C4<1>;
L_0x559182f862b0 .functor AND 1, L_0x559182f869f0, L_0x559182f86b20, C4<1>, C4<1>;
L_0x559182f863a0 .functor OR 1, L_0x559182f86210, L_0x559182f862b0, C4<0>, C4<0>;
L_0x559182f864b0 .functor AND 1, L_0x559182f86b20, L_0x559182f86670, C4<1>, C4<1>;
L_0x559182f86560 .functor OR 1, L_0x559182f863a0, L_0x559182f864b0, C4<0>, C4<0>;
v0x559182f6dfc0_0 .net *"_s0", 0 0, L_0x559182f86130;  1 drivers
v0x559182f6e0c0_0 .net *"_s10", 0 0, L_0x559182f864b0;  1 drivers
v0x559182f6e1a0_0 .net *"_s4", 0 0, L_0x559182f86210;  1 drivers
v0x559182f6e290_0 .net *"_s6", 0 0, L_0x559182f862b0;  1 drivers
v0x559182f6e370_0 .net *"_s8", 0 0, L_0x559182f863a0;  1 drivers
v0x559182f6e4a0_0 .net "a", 0 0, L_0x559182f86670;  1 drivers
v0x559182f6e560_0 .net "b", 0 0, L_0x559182f869f0;  1 drivers
v0x559182f6e620_0 .net "carry", 0 0, L_0x559182f86560;  1 drivers
v0x559182f6e6e0_0 .net "cin", 0 0, L_0x559182f86b20;  1 drivers
v0x559182f6e830_0 .net "sum", 0 0, L_0x559182f861a0;  1 drivers
S_0x559182f6e990 .scope generate, "generate_N_bit_Adder[25]" "generate_N_bit_Adder[25]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6eb30 .param/l "i" 0 3 11, +C4<011001>;
S_0x559182f6ec10 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6e990;
 .timescale 0 0;
S_0x559182f6ede0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f86eb0 .functor XOR 1, L_0x559182f873f0, L_0x559182f87520, C4<0>, C4<0>;
L_0x559182f86f20 .functor XOR 1, L_0x559182f86eb0, L_0x559182f878c0, C4<0>, C4<0>;
L_0x559182f86f90 .functor AND 1, L_0x559182f873f0, L_0x559182f87520, C4<1>, C4<1>;
L_0x559182f87030 .functor AND 1, L_0x559182f87520, L_0x559182f878c0, C4<1>, C4<1>;
L_0x559182f87120 .functor OR 1, L_0x559182f86f90, L_0x559182f87030, C4<0>, C4<0>;
L_0x559182f87230 .functor AND 1, L_0x559182f878c0, L_0x559182f873f0, C4<1>, C4<1>;
L_0x559182f872e0 .functor OR 1, L_0x559182f87120, L_0x559182f87230, C4<0>, C4<0>;
v0x559182f6f050_0 .net *"_s0", 0 0, L_0x559182f86eb0;  1 drivers
v0x559182f6f150_0 .net *"_s10", 0 0, L_0x559182f87230;  1 drivers
v0x559182f6f230_0 .net *"_s4", 0 0, L_0x559182f86f90;  1 drivers
v0x559182f6f320_0 .net *"_s6", 0 0, L_0x559182f87030;  1 drivers
v0x559182f6f400_0 .net *"_s8", 0 0, L_0x559182f87120;  1 drivers
v0x559182f6f530_0 .net "a", 0 0, L_0x559182f873f0;  1 drivers
v0x559182f6f5f0_0 .net "b", 0 0, L_0x559182f87520;  1 drivers
v0x559182f6f6b0_0 .net "carry", 0 0, L_0x559182f872e0;  1 drivers
v0x559182f6f770_0 .net "cin", 0 0, L_0x559182f878c0;  1 drivers
v0x559182f6f8c0_0 .net "sum", 0 0, L_0x559182f86f20;  1 drivers
S_0x559182f6fa20 .scope generate, "generate_N_bit_Adder[26]" "generate_N_bit_Adder[26]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f6fbc0 .param/l "i" 0 3 11, +C4<011010>;
S_0x559182f6fca0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f6fa20;
 .timescale 0 0;
S_0x559182f6fe70 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f6fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f879f0 .functor XOR 1, L_0x559182f87f30, L_0x559182f882e0, C4<0>, C4<0>;
L_0x559182f87a60 .functor XOR 1, L_0x559182f879f0, L_0x559182f88410, C4<0>, C4<0>;
L_0x559182f87ad0 .functor AND 1, L_0x559182f87f30, L_0x559182f882e0, C4<1>, C4<1>;
L_0x559182f87b70 .functor AND 1, L_0x559182f882e0, L_0x559182f88410, C4<1>, C4<1>;
L_0x559182f87c60 .functor OR 1, L_0x559182f87ad0, L_0x559182f87b70, C4<0>, C4<0>;
L_0x559182f87d70 .functor AND 1, L_0x559182f88410, L_0x559182f87f30, C4<1>, C4<1>;
L_0x559182f87e20 .functor OR 1, L_0x559182f87c60, L_0x559182f87d70, C4<0>, C4<0>;
v0x559182f700e0_0 .net *"_s0", 0 0, L_0x559182f879f0;  1 drivers
v0x559182f701e0_0 .net *"_s10", 0 0, L_0x559182f87d70;  1 drivers
v0x559182f702c0_0 .net *"_s4", 0 0, L_0x559182f87ad0;  1 drivers
v0x559182f703b0_0 .net *"_s6", 0 0, L_0x559182f87b70;  1 drivers
v0x559182f70490_0 .net *"_s8", 0 0, L_0x559182f87c60;  1 drivers
v0x559182f705c0_0 .net "a", 0 0, L_0x559182f87f30;  1 drivers
v0x559182f70680_0 .net "b", 0 0, L_0x559182f882e0;  1 drivers
v0x559182f70740_0 .net "carry", 0 0, L_0x559182f87e20;  1 drivers
v0x559182f70800_0 .net "cin", 0 0, L_0x559182f88410;  1 drivers
v0x559182f70950_0 .net "sum", 0 0, L_0x559182f87a60;  1 drivers
S_0x559182f70ab0 .scope generate, "generate_N_bit_Adder[27]" "generate_N_bit_Adder[27]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f70c50 .param/l "i" 0 3 11, +C4<011011>;
S_0x559182f70d30 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f70ab0;
 .timescale 0 0;
S_0x559182f70f00 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f70d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f887d0 .functor XOR 1, L_0x559182f88d10, L_0x559182f88e40, C4<0>, C4<0>;
L_0x559182f88840 .functor XOR 1, L_0x559182f887d0, L_0x559182f89210, C4<0>, C4<0>;
L_0x559182f888b0 .functor AND 1, L_0x559182f88d10, L_0x559182f88e40, C4<1>, C4<1>;
L_0x559182f88950 .functor AND 1, L_0x559182f88e40, L_0x559182f89210, C4<1>, C4<1>;
L_0x559182f88a40 .functor OR 1, L_0x559182f888b0, L_0x559182f88950, C4<0>, C4<0>;
L_0x559182f88b50 .functor AND 1, L_0x559182f89210, L_0x559182f88d10, C4<1>, C4<1>;
L_0x559182f88c00 .functor OR 1, L_0x559182f88a40, L_0x559182f88b50, C4<0>, C4<0>;
v0x559182f71170_0 .net *"_s0", 0 0, L_0x559182f887d0;  1 drivers
v0x559182f71270_0 .net *"_s10", 0 0, L_0x559182f88b50;  1 drivers
v0x559182f71350_0 .net *"_s4", 0 0, L_0x559182f888b0;  1 drivers
v0x559182f71440_0 .net *"_s6", 0 0, L_0x559182f88950;  1 drivers
v0x559182f71520_0 .net *"_s8", 0 0, L_0x559182f88a40;  1 drivers
v0x559182f71650_0 .net "a", 0 0, L_0x559182f88d10;  1 drivers
v0x559182f71710_0 .net "b", 0 0, L_0x559182f88e40;  1 drivers
v0x559182f717d0_0 .net "carry", 0 0, L_0x559182f88c00;  1 drivers
v0x559182f71890_0 .net "cin", 0 0, L_0x559182f89210;  1 drivers
v0x559182f719e0_0 .net "sum", 0 0, L_0x559182f88840;  1 drivers
S_0x559182f71b40 .scope generate, "generate_N_bit_Adder[28]" "generate_N_bit_Adder[28]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f71ce0 .param/l "i" 0 3 11, +C4<011100>;
S_0x559182f71dc0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f71b40;
 .timescale 0 0;
S_0x559182f71f90 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f71dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f89340 .functor XOR 1, L_0x559182f89880, L_0x559182f89c60, C4<0>, C4<0>;
L_0x559182f893b0 .functor XOR 1, L_0x559182f89340, L_0x559182f89d90, C4<0>, C4<0>;
L_0x559182f89420 .functor AND 1, L_0x559182f89880, L_0x559182f89c60, C4<1>, C4<1>;
L_0x559182f894c0 .functor AND 1, L_0x559182f89c60, L_0x559182f89d90, C4<1>, C4<1>;
L_0x559182f895b0 .functor OR 1, L_0x559182f89420, L_0x559182f894c0, C4<0>, C4<0>;
L_0x559182f896c0 .functor AND 1, L_0x559182f89d90, L_0x559182f89880, C4<1>, C4<1>;
L_0x559182f89770 .functor OR 1, L_0x559182f895b0, L_0x559182f896c0, C4<0>, C4<0>;
v0x559182f72200_0 .net *"_s0", 0 0, L_0x559182f89340;  1 drivers
v0x559182f72300_0 .net *"_s10", 0 0, L_0x559182f896c0;  1 drivers
v0x559182f723e0_0 .net *"_s4", 0 0, L_0x559182f89420;  1 drivers
v0x559182f724d0_0 .net *"_s6", 0 0, L_0x559182f894c0;  1 drivers
v0x559182f725b0_0 .net *"_s8", 0 0, L_0x559182f895b0;  1 drivers
v0x559182f726e0_0 .net "a", 0 0, L_0x559182f89880;  1 drivers
v0x559182f727a0_0 .net "b", 0 0, L_0x559182f89c60;  1 drivers
v0x559182f72860_0 .net "carry", 0 0, L_0x559182f89770;  1 drivers
v0x559182f72920_0 .net "cin", 0 0, L_0x559182f89d90;  1 drivers
v0x559182f72a70_0 .net "sum", 0 0, L_0x559182f893b0;  1 drivers
S_0x559182f72bd0 .scope generate, "generate_N_bit_Adder[29]" "generate_N_bit_Adder[29]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f72d70 .param/l "i" 0 3 11, +C4<011101>;
S_0x559182f72e50 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f72bd0;
 .timescale 0 0;
S_0x559182f73020 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f72e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f8a180 .functor XOR 1, L_0x559182f8a6c0, L_0x559182f8a7f0, C4<0>, C4<0>;
L_0x559182f8a1f0 .functor XOR 1, L_0x559182f8a180, L_0x559182f8abf0, C4<0>, C4<0>;
L_0x559182f8a260 .functor AND 1, L_0x559182f8a6c0, L_0x559182f8a7f0, C4<1>, C4<1>;
L_0x559182f8a300 .functor AND 1, L_0x559182f8a7f0, L_0x559182f8abf0, C4<1>, C4<1>;
L_0x559182f8a3f0 .functor OR 1, L_0x559182f8a260, L_0x559182f8a300, C4<0>, C4<0>;
L_0x559182f8a500 .functor AND 1, L_0x559182f8abf0, L_0x559182f8a6c0, C4<1>, C4<1>;
L_0x559182f8a5b0 .functor OR 1, L_0x559182f8a3f0, L_0x559182f8a500, C4<0>, C4<0>;
v0x559182f73290_0 .net *"_s0", 0 0, L_0x559182f8a180;  1 drivers
v0x559182f73390_0 .net *"_s10", 0 0, L_0x559182f8a500;  1 drivers
v0x559182f73470_0 .net *"_s4", 0 0, L_0x559182f8a260;  1 drivers
v0x559182f73560_0 .net *"_s6", 0 0, L_0x559182f8a300;  1 drivers
v0x559182f73640_0 .net *"_s8", 0 0, L_0x559182f8a3f0;  1 drivers
v0x559182f73770_0 .net "a", 0 0, L_0x559182f8a6c0;  1 drivers
v0x559182f73830_0 .net "b", 0 0, L_0x559182f8a7f0;  1 drivers
v0x559182f738f0_0 .net "carry", 0 0, L_0x559182f8a5b0;  1 drivers
v0x559182f739b0_0 .net "cin", 0 0, L_0x559182f8abf0;  1 drivers
v0x559182f73b00_0 .net "sum", 0 0, L_0x559182f8a1f0;  1 drivers
S_0x559182f73c60 .scope generate, "generate_N_bit_Adder[30]" "generate_N_bit_Adder[30]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f73e00 .param/l "i" 0 3 11, +C4<011110>;
S_0x559182f73ee0 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f73c60;
 .timescale 0 0;
S_0x559182f740b0 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f73ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f8ad20 .functor XOR 1, L_0x559182f8b260, L_0x559182f8ba80, C4<0>, C4<0>;
L_0x559182f8ad90 .functor XOR 1, L_0x559182f8ad20, L_0x559182f8bfc0, C4<0>, C4<0>;
L_0x559182f8ae00 .functor AND 1, L_0x559182f8b260, L_0x559182f8ba80, C4<1>, C4<1>;
L_0x559182f8aea0 .functor AND 1, L_0x559182f8ba80, L_0x559182f8bfc0, C4<1>, C4<1>;
L_0x559182f8af90 .functor OR 1, L_0x559182f8ae00, L_0x559182f8aea0, C4<0>, C4<0>;
L_0x559182f8b0a0 .functor AND 1, L_0x559182f8bfc0, L_0x559182f8b260, C4<1>, C4<1>;
L_0x559182f8b150 .functor OR 1, L_0x559182f8af90, L_0x559182f8b0a0, C4<0>, C4<0>;
v0x559182f74320_0 .net *"_s0", 0 0, L_0x559182f8ad20;  1 drivers
v0x559182f74420_0 .net *"_s10", 0 0, L_0x559182f8b0a0;  1 drivers
v0x559182f74500_0 .net *"_s4", 0 0, L_0x559182f8ae00;  1 drivers
v0x559182f745f0_0 .net *"_s6", 0 0, L_0x559182f8aea0;  1 drivers
v0x559182f746d0_0 .net *"_s8", 0 0, L_0x559182f8af90;  1 drivers
v0x559182f74800_0 .net "a", 0 0, L_0x559182f8b260;  1 drivers
v0x559182f748c0_0 .net "b", 0 0, L_0x559182f8ba80;  1 drivers
v0x559182f74980_0 .net "carry", 0 0, L_0x559182f8b150;  1 drivers
v0x559182f74a40_0 .net "cin", 0 0, L_0x559182f8bfc0;  1 drivers
v0x559182f74b90_0 .net "sum", 0 0, L_0x559182f8ad90;  1 drivers
S_0x559182f74cf0 .scope generate, "generate_N_bit_Adder[31]" "generate_N_bit_Adder[31]" 3 11, 3 11 0, S_0x559182f4d060;
 .timescale 0 0;
P_0x559182f74e90 .param/l "i" 0 3 11, +C4<011111>;
S_0x559182f74f70 .scope generate, "genblk3" "genblk3" 3 13, 3 13 0, S_0x559182f74cf0;
 .timescale 0 0;
S_0x559182f75140 .scope module, "f" "fulladder" 3 16, 5 1 0, S_0x559182f74f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_0x559182f8c3e0 .functor XOR 1, L_0x559182f8c920, L_0x559182f8ca50, C4<0>, C4<0>;
L_0x559182f8c450 .functor XOR 1, L_0x559182f8c3e0, L_0x559182f8ce80, C4<0>, C4<0>;
L_0x559182f8c4c0 .functor AND 1, L_0x559182f8c920, L_0x559182f8ca50, C4<1>, C4<1>;
L_0x559182f8c560 .functor AND 1, L_0x559182f8ca50, L_0x559182f8ce80, C4<1>, C4<1>;
L_0x559182f8c650 .functor OR 1, L_0x559182f8c4c0, L_0x559182f8c560, C4<0>, C4<0>;
L_0x559182f8c760 .functor AND 1, L_0x559182f8ce80, L_0x559182f8c920, C4<1>, C4<1>;
L_0x559182f8c810 .functor OR 1, L_0x559182f8c650, L_0x559182f8c760, C4<0>, C4<0>;
v0x559182f753b0_0 .net *"_s0", 0 0, L_0x559182f8c3e0;  1 drivers
v0x559182f754b0_0 .net *"_s10", 0 0, L_0x559182f8c760;  1 drivers
v0x559182f75590_0 .net *"_s4", 0 0, L_0x559182f8c4c0;  1 drivers
v0x559182f75680_0 .net *"_s6", 0 0, L_0x559182f8c560;  1 drivers
v0x559182f75760_0 .net *"_s8", 0 0, L_0x559182f8c650;  1 drivers
v0x559182f75890_0 .net "a", 0 0, L_0x559182f8c920;  1 drivers
v0x559182f75950_0 .net "b", 0 0, L_0x559182f8ca50;  1 drivers
v0x559182f75a10_0 .net "carry", 0 0, L_0x559182f8c810;  1 drivers
v0x559182f75ad0_0 .net "cin", 0 0, L_0x559182f8ce80;  1 drivers
v0x559182f75c20_0 .net "sum", 0 0, L_0x559182f8c450;  1 drivers
    .scope S_0x559182f4bc30;
T_0 ;
    %vpi_func 2 18 "$value$plusargs" 32, "x=%d", v0x559182f763c0_0 {0 0 0};
    %store/vec4 v0x559182f76300_0, 0, 32;
    %vpi_func 2 19 "$value$plusargs" 32, "y=%d", v0x559182f764c0_0 {0 0 0};
    %store/vec4 v0x559182f76300_0, 0, 32;
    %delay 100, 0;
    %vpi_func 2 22 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v0x559182f76300_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 23 "$fwrite", v0x559182f76300_0, "%d", v0x559182f76240_0 {0 0 0};
    %vpi_call 2 24 "$fclose", v0x559182f76300_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "n_bit_adder_tb.v";
    "./n_bit_adder.v";
    "./halfadder.v";
    "./fulladder.v";
