Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jun 14 16:28:10 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                21968        0.060        0.000                      0                21968        1.100        0.000                       0                  7166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.355        0.000                      0                21968        0.060        0.000                      0                21968        5.482        0.000                       0                  7162  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 f  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 f  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 f  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 f  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 f  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.879ns (73.403%)  route 3.217ns (26.597%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 10.817 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.401    -2.249    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X117Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDRE (Prop_fdre_C_Q)         0.223    -2.026 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=17, routed)          0.252    -1.775    ahir_inst/concat_instance/conv8_248[6]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     1.104 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.050     1.154    ahir_inst/concat_instance/x__13_n_106
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.231 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, routed)           0.562     2.793    ahir_inst/concat_instance/x__14_n_105
    SLICE_X117Y123       LUT2 (Prop_lut2_I0_O)        0.043     2.836 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, routed)           0.000     2.836    ahir_inst/concat_instance/x__15_i_19_n_0
    SLICE_X117Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.103 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.103    ahir_inst/concat_instance/x__15_i_4_n_0
    SLICE_X117Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.156 f  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.163    ahir_inst/concat_instance/x__15_i_3_n_0
    SLICE_X117Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.216 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    ahir_inst/concat_instance/x__15_i_2_n_0
    SLICE_X117Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.382 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, routed)           0.534     3.916    ahir_inst/concat_instance/x__15_i_1_n_6
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      2.817     6.733 r  ahir_inst/concat_instance/x__15/P[3]
                         net (fo=1, routed)           0.461     7.194    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[3]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.237 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0/O
                         net (fo=1, routed)           0.000     7.237    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_33__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.496 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.662 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, routed)           0.463     8.125    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
    SLICE_X106Y120       LUT4 (Prop_lut4_I1_O)        0.123     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, routed)           0.105     8.353    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.043     8.396 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, routed)           0.206     8.602    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I5_O)        0.043     8.645 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, routed)           0.109     8.755    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.043     8.798 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, routed)           0.194     8.991    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
    SLICE_X106Y121       LUT5 (Prop_lut5_I0_O)        0.043     9.034 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, routed)           0.000     9.034    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.280 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.334 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.444 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, routed)           0.275     9.719    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
    SLICE_X106Y124       LUT6 (Prop_lut6_I0_O)        0.128     9.847 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, routed)           0.000     9.847    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        1.267    10.817    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
    SLICE_X106Y124       FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.613    10.205    
                         clock uncertainty           -0.069    10.136    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.066    10.202    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.110%)  route 0.104ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.599    -0.605    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X96Y114        FDRE                                         r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.505 r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/Q
                         net (fo=2, routed)           0.104    -0.401    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/DIA0
    SLICE_X98Y113        RAMD32                                       r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.817    -0.640    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/WCLK
    SLICE_X98Y113        RAMD32                                       r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.049    -0.592    
    SLICE_X98Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.461    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.110%)  route 0.104ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.599    -0.605    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X96Y114        FDRE                                         r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/Q
                         net (fo=2, routed)           0.104    -0.401    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/DIA0
    SLICE_X98Y113        RAMD32                                       f  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.817    -0.640    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/WCLK
    SLICE_X98Y113        RAMD32                                       r  ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.049    -0.592    
    SLICE_X98Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.461    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.561%)  route 0.141ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X55Y99         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.456 r  ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/Q
                         net (fo=2, routed)           0.141    -0.315    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[30]
    SLICE_X54Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X54Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/C
                         clock pessimism              0.226    -0.417    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.037    -0.380    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.561%)  route 0.141ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X55Y99         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  ahir_inst/concat_instance/data_path.type_cast_887_inst_block.type_cast_887_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/Q
                         net (fo=2, routed)           0.141    -0.315    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[30]
    SLICE_X54Y100        FDRE                                         f  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X54Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]/C
                         clock pessimism              0.226    -0.417    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.037    -0.380    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.157ns (57.813%)  route 0.115ns (42.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/clk_out1
    SLICE_X81Y99         FDRE                                         r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.091    -0.465 r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/Q
                         net (fo=8, routed)           0.115    -0.350    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/fsm_state_4
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.066    -0.284 r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_i_1__139/O
                         net (fo=1, routed)           0.000    -0.284    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg_1
    SLICE_X83Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/clk_out1
    SLICE_X83Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/C
                         clock pessimism              0.226    -0.417    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.060    -0.357    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.157ns (57.813%)  route 0.115ns (42.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/clk_out1
    SLICE_X81Y99         FDRE                                         r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.091    -0.465 f  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_reg/Q
                         net (fo=8, routed)           0.115    -0.350    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/fsm_state_4
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.066    -0.284 f  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[10].ulreg/noBypass.fsm_state_i_1__139/O
                         net (fo=1, routed)           0.000    -0.284    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg_1
    SLICE_X83Y100        FDRE                                         f  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/clk_out1
    SLICE_X83Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg/C
                         clock pessimism              0.226    -0.417    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.060    -0.357    ahir_inst/concat_instance/data_path.InportGroup_0.Concat_input_pipe_read_0/ProTx[9].ulreg/noBypass.fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.599%)  route 0.159ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X59Y98         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.456 r  ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=2, routed)           0.159    -0.296    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[41]
    SLICE_X55Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X55Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/C
                         clock pessimism              0.226    -0.417    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.038    -0.379    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.599%)  route 0.159ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.648    -0.556    ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X59Y98         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  ahir_inst/concat_instance/data_path.type_cast_662_inst_block.type_cast_662_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=2, routed)           0.159    -0.296    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[41]
    SLICE_X55Y100        FDRE                                         f  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.815    -0.642    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X55Y100        FDRE                                         r  ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/C
                         clock pessimism              0.226    -0.417    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.038    -0.379    ahir_inst/concat_instance/data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.587    -0.617    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X75Y115        FDRE                                         r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.100    -0.517 r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.055    -0.462    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/Q[14]
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.028    -0.434 r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/noBypass.read_data[14]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.434    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/D[14]
    SLICE_X74Y115        FDRE                                         r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.805    -0.652    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/clk_out1
    SLICE_X74Y115        FDRE                                         r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/C
                         clock pessimism              0.047    -0.606    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.087    -0.519    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.587    -0.617    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X75Y115        FDRE                                         r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.100    -0.517 f  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/read_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.055    -0.462    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/Q[14]
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.028    -0.434 f  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/noBypass.read_data[14]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.434    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/D[14]
    SLICE_X74Y115        FDRE                                         f  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, routed)        0.805    -0.652    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/clk_out1
    SLICE_X74Y115        FDRE                                         r  ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]/C
                         clock pessimism              0.047    -0.606    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.087    -0.519    ahir_inst/concat_core_instance/data_path.W_add_out_149_delayed_15_0_151_inst_block.W_add_out_149_delayed_15_0_151_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/ulReg/noBypass.read_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         12.500      10.475     RAMB36_X4Y15     ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_51/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X98Y113    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X98Y113    ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKFBIN



