Source Block: hdl/library/common/up_delay_cntrl.v@109:119@HdlIdDef

  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;

  // variables

Diff Content:
- 114   wire    [(IO_WIDTH-1):0]      up_drdata3_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_delay_cntrl.v@112:122
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;

  // variables

  genvar                        n;


Clone Blocks 2:
hdl/library/common/up_delay_cntrl.v@111:121
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;

  // variables

  genvar                        n;

Clone Blocks 3:
hdl/library/common/up_delay_cntrl.v@106:116
  reg     [((IO_WIDTH*5)-1):0]  up_dwdata = 'd0;

  // internal signals

  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;

Clone Blocks 4:
hdl/library/common/up_delay_cntrl.v@107:117

  // internal signals

  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;

Clone Blocks 5:
hdl/library/common/up_delay_cntrl.v@105:115
  reg     [(IO_WIDTH-1):0]      up_dld = 'd0;
  reg     [((IO_WIDTH*5)-1):0]  up_dwdata = 'd0;

  // internal signals

  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;

Clone Blocks 6:
hdl/library/common/up_delay_cntrl.v@110:120
  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;

  // variables


Clone Blocks 7:
hdl/library/common/up_delay_cntrl.v@108:118
  // internal signals

  wire                          up_wreq_s;
  wire                          up_rreq_s;
  wire    [ 4:0]                up_rdata_s;
  wire    [(IO_WIDTH-1):0]      up_drdata4_s;
  wire    [(IO_WIDTH-1):0]      up_drdata3_s;
  wire    [(IO_WIDTH-1):0]      up_drdata2_s;
  wire    [(IO_WIDTH-1):0]      up_drdata1_s;
  wire    [(IO_WIDTH-1):0]      up_drdata0_s;


