
/// @file libym_seal/fsm_analysis.cc
/// @brief fsm_analysis の実装ファイル
/// @author Yusuke Matsunaga (松永 裕介)
///
/// $Id: fsm_analysis.cc 2507 2009-10-17 16:24:02Z matsunaga $
///
/// Copyright (C) 2005-2010 Yusuke Matsunaga
/// All rights reserved.


#include "MCAnalysis.h"
#include "BddFsm.h"
#include "IdxMapper.h"
#include "YmUtils/StopWatch.h"
#include "YmNetworks/BNetwork.h"
#include "YmLogic/Bdd.h"
#include "YmLogic/BddMgr.h"
#include "YmLogic/BddVarSet.h"


BEGIN_NONAMESPACE

#define REPORT_SIZE true

#ifndef REPORT_SIZE
#define REPORT_SIZE false
#endif

const bool report_size = REPORT_SIZE;

END_NONAMESPACE


BEGIN_NAMESPACE_YM_SEAL

void
dump_trans(ostream& s,
	   BddMgr& bddmgr,
	   const Bdd& trans,
	   const vector<State>& reachable_states,
	   const vector<VarId>& input_vars,
	   const vector<pair<VarId, VarId> >& state_vars)
{
  ymuint ni = input_vars.size();
  ymuint nip = 1U << ni;
  ymuint nff = state_vars.size();
  ymuint ns = reachable_states.size();
  for (ymuint s1 = 0; s1 < ns; ++ s1) {
    Bdd tmp = trans;
    string cspat = reachable_states[s1];
    for (ymuint i = 0; i < nff; ++ i) {
      VarId csidx = state_vars[i].first;
      if ( cspat[i] == '1' ) {
	tmp &= bddmgr.make_posiliteral(csidx);
      }
      else {
	tmp &= bddmgr.make_negaliteral(csidx);
      }
    }
    for (ymuint iv = 0; iv < nip; ++ iv) {
      Bdd tmp2 = tmp;
      string ipat = "";
      for (ymuint i = 0; i < ni; ++ i) {
	VarId iidx = input_vars[i];
	if ( iv & (1U << i) ) {
	  tmp2 &= bddmgr.make_posiliteral(iidx);
	  ipat += '1';
	}
	else {
	  tmp2 &= bddmgr.make_negaliteral(iidx);
	  ipat += '0';
	}
      }

      ymuint count = 0;
      for (ymuint s2 = 0; s2 < ns; ++ s2) {
	Bdd tmp3 = tmp2;
	string nspat = reachable_states[s2];
	for (ymuint i = 0; i < nff; ++ i) {
	  VarId nsidx = state_vars[i].second;
	  if ( nspat[i] == '1' ) {
	    tmp3 &= bddmgr.make_posiliteral(nsidx);
	  }
	  else {
	    tmp3 &= bddmgr.make_negaliteral(nsidx);
	  }
	}
	if ( !tmp3.is_zero() ) {
	  s << ipat << '|' << cspat << '|' << nspat << endl;
	  ++ count;
	}
	else {
	  continue;
	}
      }
      if ( count == 0 ) {
	s << ipat << '|' << cspat << '|' << "------" << endl;
	//ASSERT_NOT_REACHED;
      }
    }
  }
}


// 与えられた回路の到達可能状態および遷移確率を求める．
// 同時に正常回路と故障回路の対の到達可能状態および遷移確率も求める．
void
fsm_analysis(const BNetwork& bnetwork,
	     const vector<State>& init_states,
	     vector<State>& reachable_states1,
	     vector<list<TransProb> >& trans_map1,
	     vector<State>& reachable_states2,
	     vector<list<TransProb> >& trans_map2,
	     vector<double>& failure_prob)
{
  StopWatch sw;
  sw.start();

  BddMgr bddmgr("bmc", "classic mgr");
  nsBdd::BddMgrParam param;
#if 0
  param.mMemLimit = 1024 * 1024 * 1024;
#else
  param.mMemLimit = 0;
#endif
  bddmgr.param(param, nsBdd::BddMgrParam::MEM_LIMIT);

  // 外部入力数
  ymuint input_num = bnetwork.input_num();
  // 外部出力数
  ymuint output_num = bnetwork.output_num();
  // FF数
  ymuint ff_num = bnetwork.latch_node_num();

  // 外部入力変数番号を納める配列
  vector<VarId> input_vars(input_num);
  // 外部出力変数番号を納める配列
  vector<VarId> output_vars(output_num);
  // もとの回路の状態変数(現状態変数と次状態変数のペア)番号を納める配列
  vector<pair<VarId, VarId> > state_vars(ff_num);
  // 正常回路と故障回路の積の状態変数番号を納める配列
  vector<pair<VarId, VarId> > state_vars2(ff_num * 2 + 2);

  // 変数番号のマップを作るオブジェクト
  IdxMapper idxmap(input_num, output_num, ff_num);

  // 論理ノードに対応する global function を納める配列
  vector<Bdd> bdd_array(bnetwork.max_node_id());

  // 入力の変数番号配列のセットと入力変数用のBDDの作成
  {
    ymuint var_num = 0;
    for (BNodeList::const_iterator p = bnetwork.inputs_begin();
	 p != bnetwork.inputs_end(); ++ p, ++ var_num) {
      BNode* node = *p;
      VarId id = idxmap.input_idx(var_num);
      input_vars[var_num] = id;
      bdd_array[node->id()] = bddmgr.make_posiliteral(id);
    }
  }

  // 状態の変数番号配列のセットと現状態変数用のBDDの作成
  {
    ymuint var_num = 0;
    for (BNodeList::const_iterator p = bnetwork.latch_nodes_begin();
	 p != bnetwork.latch_nodes_end(); ++ p, ++ var_num) {
      BNode* node = *p;
      VarId cur_id  = idxmap.cur_normal_idx(var_num);
      VarId next_id = idxmap.next_normal_idx(var_num);
      state_vars[var_num] = make_pair(cur_id, next_id);
      bdd_array[node->id()] = bddmgr.make_posiliteral(cur_id);
    }
  }

  // 論理ノードのBDDの作成
  BNodeVector tmp_list;
  bnetwork.tsort(tmp_list);
  for (BNodeVector::iterator p = tmp_list.begin();
       p != tmp_list.end(); ++ p) {
    BNode* node = *p;
    Expr expr = node->func();
    ymuint ni = node->fanin_num();
    HashMap<VarId, Bdd> fanin_map;
    for (ymuint i = 0; i < ni; ++ i) {
      BNode* inode = node->fanin(i);
      fanin_map.add(VarId(i), bdd_array[inode->id()]);
    }
    bdd_array[node->id()] = bddmgr.expr_to_bdd(expr, fanin_map);
  }

  // 出力の変数番号配列のセットと出力関係のBDDの作成
  Bdd output_rel = bddmgr.make_one();
  {
    ymuint var_num = 0;
    for (BNodeList::const_iterator p = bnetwork.outputs_begin();
	 p != bnetwork.outputs_end(); ++ p, ++ var_num) {
      BNode* node = *p;
      BNode* inode = node->fanin(0);
      Bdd ofunc = bdd_array[inode->id()];
      VarId id = idxmap.output_idx(var_num);
      output_vars[var_num] = id;
      Bdd ovar = bddmgr.make_posiliteral(id);
      output_rel &= ~(ovar ^ ofunc);
    }
  }

  // 次状態遷移関係のBDDの作成
  Bdd trans_rel = bddmgr.make_one();
  {
    ymuint var_num = 0;
    for (BNodeList::const_iterator p = bnetwork.latch_nodes_begin();
	 p != bnetwork.latch_nodes_end(); ++ p, ++ var_num) {
      BNode* node = *p;
      BNode* inode = node->fanin(0);
      Bdd ofunc = bdd_array[inode->id()];
      VarId id = idxmap.next_normal_idx(var_num);
      Bdd ovar = bddmgr.make_posiliteral(id);
      trans_rel &= ~(ovar ^ ofunc);
    }
  }

  // 正常回路の FSM の生成
  BddFsm fsm(bddmgr, input_vars, state_vars, trans_rel);

  // 正常回路の到達可能状態を列挙
  Bdd rs_bdd = fsm.enum_reachable_states(init_states);

  // 到達可能状態集合を表す BDD を状態集合に変換する．
  fsm.bdd2cur_states(rs_bdd, reachable_states1);

  // 正常回路の状態遷移確率を計算
  fsm.calc_trans_prob(rs_bdd, reachable_states1, trans_map1);

  // 正常回路の変数をエラー回路にシフトさせるためのマップ
  HashMap<VarId, VarId> c2e_map;
  for (ymuint i = 0; i < ff_num; ++ i) {
    VarId cur_id1 = idxmap.cur_normal_idx(i);
    VarId cur_id2 = idxmap.cur_error_idx(i);
    c2e_map.add(cur_id1, cur_id2);
    VarId next_id1 = idxmap.next_normal_idx(i);
    VarId next_id2 = idxmap.next_error_idx(i);
    c2e_map.add(next_id1, next_id2);
  }

  for (ymuint i = 0; i < ff_num; ++ i) {
    VarId cur_id = idxmap.cur_normal_idx(i);
    VarId next_id = idxmap.next_normal_idx(i);
    state_vars2[i] = make_pair(cur_id, next_id);
  }
  for (ymuint i = 0; i < ff_num; ++ i) {
    VarId cur_id = idxmap.cur_error_idx(i);
    VarId next_id = idxmap.next_error_idx(i);
    state_vars2[i + ff_num] = make_pair(cur_id, next_id);
  }
  state_vars2[ff_num * 2 + 0] = make_pair(idxmap.cur_error_bit(),
					  idxmap.next_error_bit());
  state_vars2[ff_num * 2 + 1] = make_pair(idxmap.cur_ident_bit(),
					  idxmap.next_ident_bit());

  // エラー状態
  // 普通のフリップフロップのビットが0で {cur|next}_err_bit のみが1
  Bdd cur_err_state = bddmgr.make_one();
  Bdd next_err_state = bddmgr.make_one();
  for (ymuint i = 0; i < ff_num * 2; ++ i) {
    cur_err_state &= bddmgr.make_negaliteral(state_vars2[i].first);
    next_err_state &= bddmgr.make_negaliteral(state_vars2[i].second);
  }
  cur_err_state &= bddmgr.make_posiliteral(idxmap.cur_error_bit());
  cur_err_state &= bddmgr.make_negaliteral(idxmap.cur_ident_bit());
  next_err_state &= bddmgr.make_posiliteral(idxmap.next_error_bit());
  next_err_state &= bddmgr.make_negaliteral(idxmap.next_ident_bit());

  // 同一状態 (正常状態対)
  // 普通のフリップフロップのビットが0で {cur|next}_ident_bit のみが1
  Bdd cur_ident_state = bddmgr.make_one();
  Bdd next_ident_state = bddmgr.make_one();
  for (ymuint i = 0; i < ff_num * 2; ++ i) {
    cur_ident_state &= bddmgr.make_negaliteral(state_vars2[i].first);
    next_ident_state &= bddmgr.make_negaliteral(state_vars2[i].second);
  }
  cur_ident_state &= bddmgr.make_negaliteral(idxmap.cur_error_bit());
  cur_ident_state &= bddmgr.make_posiliteral(idxmap.cur_ident_bit());
  next_ident_state &= bddmgr.make_negaliteral(idxmap.next_error_bit());
  next_ident_state &= bddmgr.make_posiliteral(idxmap.next_ident_bit());

  // ノーマル状態
  Bdd cur_normal = bddmgr.make_one();
  cur_normal &= bddmgr.make_negaliteral(idxmap.cur_error_bit());
  cur_normal &= bddmgr.make_negaliteral(idxmap.cur_ident_bit());
  Bdd next_normal = bddmgr.make_one();
  next_normal &= bddmgr.make_negaliteral(idxmap.next_error_bit());
  next_normal &= bddmgr.make_negaliteral(idxmap.next_ident_bit());

  // エラー回路の出力関係
  Bdd err_output_rel = output_rel.remap_var(c2e_map);

  // エラー回路の次状態遷移関係
  Bdd err_trans_rel = trans_rel.remap_var(c2e_map);

  // 正常回路と故障回路の出力が同じである条件を作る．
  Bdd eq = output_rel & err_output_rel;
  eq = eq.esmooth(BddVarSet(bddmgr, output_vars));

  // 正常回路と故障回路の次状態が同一である条件を作る．
  Bdd ident = bddmgr.make_zero();
  for (ymuint i = 0; i < reachable_states1.size(); ++ i) {
    State state = reachable_states1[i];
    Bdd tmp = bddmgr.make_one();
    for (ymuint j = 0; j < ff_num; ++ j) {
      VarId id1 = idxmap.next_normal_idx(j);
      VarId id2 = idxmap.next_error_idx(j);
      if ( state[j] == '1' ) {
	tmp &= bddmgr.make_posiliteral(id1);
	tmp &= bddmgr.make_posiliteral(id2);
      }
      else {
	tmp &= bddmgr.make_negaliteral(id1);
	tmp &= bddmgr.make_negaliteral(id2);
      }
    }
    ident |= tmp;
  }

  if ( report_size ) {
    cout << "trans_rel.node_count() = " << trans_rel.node_count() << endl
	 << "err_trans_rel.node_count() = " << err_trans_rel.node_count() << endl
	 << "eq.node_count() = " << eq.node_count() << endl
	 << "ident.node_count() = " << ident.node_count() << endl;
  }

  // 回路対の基本の状態遷移関係
  Bdd trans_rel2 = trans_rel & err_trans_rel & cur_normal;
  if ( report_size ) {
    cout << "trans_rel2.node_count() = " << trans_rel2.node_count() << endl;
  }

  // 回路対の一時状態の状態遷移関係
  Bdd trans_rel3 = eq & ~ident & trans_rel2 & next_normal;
  if ( report_size ) {
    cout << "trans_rel3.node_count() = " << trans_rel3.node_count() << endl;
  }

  // 次状態を消去するための変数集合
  VarVector tmp(ff_num * 2);
  for (ymuint i = 0; i < ff_num * 2; ++ i) {
    tmp[i] = state_vars2[i].second;
  }
  BddVarSet nvars(bddmgr, tmp);

  // 出力にエラーが伝搬する遷移関係
  Bdd trans_rel4 = (~eq & trans_rel2).esmooth(nvars) & next_err_state;
  if ( report_size ) {
    cout << "trans_rel4.node_count() = " << trans_rel4.node_count() << endl;
  }

  // 次状態対が同一になる遷移関係
  Bdd trans_rel5 = (eq & ident & trans_rel2).esmooth(nvars) & next_ident_state;
  if ( report_size ) {
    cout << "trans_rel5.node_count() = " << trans_rel5.node_count() << endl;
  }

  // エラー状態の遷移
  Bdd trans_rel6 = cur_err_state & next_err_state;

  // 同一状態の遷移
  Bdd trans_rel7 = cur_ident_state & next_ident_state;

  // 全遷移
  Bdd trans_rel_all = trans_rel3 | trans_rel4 | trans_rel5 |
    trans_rel6 | trans_rel7;
  if ( report_size ) {
    cout << "trans_rel_all.node_count() = " << trans_rel_all.node_count() << endl;
  }

  // 回路対の FSM の生成
  BddFsm fsm2(bddmgr, input_vars, state_vars2, trans_rel_all);

  // 回路対の初期状態の作成
  vector<State> init_statepairs;
  for(ymuint i = 0; i < reachable_states1.size(); ++ i) {
    State normal_state = reachable_states1[i];
    for(ymuint j = 0; j < ff_num; ++ j) {
      StatePair sp = idxmap.make_error_state(normal_state, j);
      init_statepairs.push_back(sp);
    }
  }

#if 0
  // 回路対の到達可能状態の列挙
  Bdd tmp_bdd2 = fsm2.enum_reachable_states(init_statepairs);
  Bdd rs_bdd2 = tmp_bdd2 & cur_normal;

  // 到達可能状態集合を表す BDD を状態集合に変換する．
  fsm2.bdd2cur_states(rs_bdd2, reachable_states2);
  for (vector<State>::iterator p = reachable_states2.begin();
       p != reachable_states2.end(); ++ p) {
    State state = *p;
    *p = state.substr(0, ff_num * 2);
  }

  // 回路対の状態遷移確率を計算
  hash_map<StatePair, double> tmp_map;
  fsm2.calc_trans_prob(rs_bdd2, reachable_states2, tmp_map);
  trans_map2.clear();
  for (hash_map<StatePair, double>::iterator p = tmp_map.begin();
       p != tmp_map.end(); ++ p) {
    StatePair sp1 = p->first;
    double prob = p->second;
    State c_st = sp1.substr(0, ff_num * 2);
    State c_ex = sp1.substr(ff_num * 2, 2);
    State n_st = sp1.substr(ff_num * 2 + 2, ff_num * 2);
    State n_ex = sp1.substr(ff_num * 4 + 2, 2);
    StatePair sp2;
    if ( n_ex == "10" ) {
      sp2 = c_st + "ERROR";
    }
    else if ( n_ex == "01" ) {
      sp2 = c_st + "IDENT";
    }
    else {
      sp2 = c_st + n_st;
    }
    trans_map2.insert(make_pair(sp2, prob));
  }
#else
  // 回路対の到達可能状態の列挙
  Bdd tmp_bdd2 = fsm2.enum_reachable_states(init_statepairs);
  // ERROR と IDENT を取り除く
  Bdd rs_bdd2 = tmp_bdd2 & cur_normal;

  // 到達可能状態集合を表す BDD を状態集合に変換する．
  fsm2.bdd2cur_states(rs_bdd2, reachable_states2);

  vector<State> tmp_states(reachable_states2);
  State error_state;
  State ident_state;
  for (ymuint i = 0; i < ff_num * 2; ++ i) {
    error_state += "0";
    ident_state += "0";
  }
  error_state += "10";
  ident_state += "01";
  tmp_states.push_back(error_state);
  tmp_states.push_back(ident_state);

  // 回路対の状態遷移確率を計算
  ymuint n = reachable_states2.size();
  ymuint n2 = n + 2;
  vector<list<TransProb> > tmp_map2;
  fsm2.calc_trans_prob(rs_bdd2, tmp_states, tmp_map2);
  trans_map2.clear();
  trans_map2.resize(n);
  failure_prob.clear();
  failure_prob.resize(n);
  for (ymuint cur_state = 0; cur_state < n; ++ cur_state) {
    for (list<TransProb>::iterator p = tmp_map2[cur_state].begin();
	 p != tmp_map2[cur_state].end(); ++ p) {
      double prob = p->mProb;
      ymuint next_state = p->mNextState;
      if ( next_state < n ) {
	trans_map2[cur_state].push_back(TransProb(next_state, prob));
      }
      else if ( next_state == n ) {
	failure_prob[cur_state] = prob;
      }
    }
  }
  for (ymuint i = 0; i < n; ++ i) {
    reachable_states2[i] = reachable_states2[i].substr(0, ff_num * 2);
  }

#endif

  cout << "Reachable states analysis end" << endl;
  cout << "  " << n << " states" << endl;

  ios::fmtflags save = cout.flags();
  cout << "  " << trans_map2.size() << " non-zero entries"
       << "  (" << setprecision(2)
       << static_cast<double>(trans_map2.size()) / (n * n) * 100.0
       << "\%)" << endl;
  cout.flags(save);

  sw.stop();
  USTime time = sw.time();
  cout << "  " << time << endl;
}

END_NAMESPACE_YM_SEAL
