$date
	Thu Nov 14 11:33:25 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! t4 $end
$var wire 1 " t3 $end
$var wire 1 # t2 $end
$var wire 1 $ t1 $end
$var wire 1 % s6 $end
$var wire 1 & s5 $end
$var wire 1 ' s4 $end
$var wire 1 ( s3 $end
$var wire 1 ) s2 $end
$var wire 1 * s1 $end
$var wire 1 + s0 $end
$var wire 1 , fim $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / c $end
$var reg 1 0 d $end
$var reg 1 1 reset $end
$scope module ex_instancia1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 2 clock $end
$var wire 1 0 d $end
$var wire 1 3 ok $end
$var wire 1 4 reset $end
$var reg 1 , fim $end
$var reg 1 + s0 $end
$var reg 1 * s1 $end
$var reg 1 ) s2 $end
$var reg 1 ( s3 $end
$var reg 1 ' s4 $end
$var reg 1 & s5 $end
$var reg 1 % s6 $end
$var reg 1 $ t1 $end
$var reg 1 # t2 $end
$var reg 1 " t3 $end
$var reg 1 ! t4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z4
z3
z2
11
10
1/
1.
1-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
01
#2
00
0/
0.
0-
#3
10
#4
00
1/
#5
10
#6
00
0/
1.
#7
10
#8
00
1/
#9
10
#10
00
0/
0.
1-
#11
10
#12
00
1/
#13
10
#14
00
0/
1.
#15
10
#16
00
1/
#17
10
#18
