iSKIT
Karlsruher Institut fdr Technologie
Institut fur Technik der
K^ruheuweiuieofTMhrtotoay Informationsverarbeitung
Heads of Institute
Prof. Dr.-lng. K. D. Mliller-Glaser
Prof. Dr.-lng. J. Becker
Prof. Dr. rer. nat. W. Stork
mv
Table of Contents
Table of Contents
English Abstract i
German Abstract ii
Table of Contents iii
List of Figures v
List of Tables viii
List of Definitions ix
List of Keywords *
1 Introduction 11
2 Computing Architectures Overview 15
2.1 General Purpose Processor 15
2.2 VLIW Processor 17
2.3 Multi-Core and Many-Core Processors 18
2.4 ASICs 18
2.5 Reconfigurable Architectures 19
2.5.1 Field Programmable Gate Arrays 19
2.5.2 Coarse-Grained Reconfigurable Arrays 24
3 Related Work 31
3.1 Spiral 31
4 Term-Rewriting 34
4.1 Term-Rewriting Systems 34
4.1.1 Priority Rewrite Systems 36
4.1.2 Conditional Rewrite Systems 36
4.1.3 Rewriting-Logic 37
4.2 Advantages of TRS and Rewriting-Logic 38
4.3 Rewriting-Logic Environments 39
4.3.1 CafeOBJ 39
4.3.2 ELAN 40
4.3.3 MAUDE 40
5 Iterative Optimization-Rewriting 42
5.1 Applications 46
5.2 Methodology 46
5.2.1 Alternative Forms Generator (AFG) 47
5.2.2 Evaluation Core (EC) 48
5.2.3 Optimization/Control Core (OCC) 48
5.3 Implementation 48
5.3.1 Generic Strategies and Heuristics 48
6 Hardware/Software Design Exploration using Rewriting-Logic 50
6.1 Functional Equivalent Logical Implementation eXplorer 50
6.1.1 Advantages 51
6.1.2 Framework Implementation Details 54
iii
Table of Contents
6.1.3 Supported Design Flows 57
7 Applications 59
7.1 Design Space Exploration and Parameterized Core Generation 60
7.1.1 Implementation Approach 60
7.1.2 Coarse-Grained Toolflow 63
7.1.3 FPGA Toolflow 64
7.1.4 Application Examples 64
7.1.5 Parameterized core generator 72
7.2 Design Space Exploration for Reconfigurable VLIW Array 93
7.2.1 The Nau Compiler 95
7.2.2 FELIX Extended Design Flow 97
7.2.3 Experimental Setup and Results 111
8 Conclusions and Future Work 125
8.1 Conclusions 125
8.2 Future Work 127
9 References 128
Acknowledgments 138
