// Seed: 1313064341
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    output supply0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output logic id_2,
    output wor id_3,
    input wire id_4
    , id_9,
    output tri1 id_5,
    input wand id_6,
    input wor id_7
);
  always @(posedge id_7)
    if (1 == id_7) begin : LABEL_0
      id_2 <= 1;
    end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3
  );
  id_10(
      .id_0(id_0), .id_1(id_6)
  );
endmodule
