# Define the makefile directory
MAKEFILE_DIR := $(patsubst %/,%,$(dir $(abspath $(lastword $(MAKEFILE_LIST)))))

# Set variables for compiler and linker
CC := gcc
LD := ld

# Set compiler flags
CFLAGS := -Wall -Werror
LDFLAGS := -shared

# Define list of source files
SRCS := $(wildcard src/*.c)

# Define the dependency files
DEPS := $(SRCS:.c=.d)

# Set the default target
default: build

# Define the build target
build: $(DEPS) $(SRCS)
	$(CC) $(CFLAGS) -o $(MAKEFILE_DIR)/bin/output $^

# Define the clean target
.PHONY: clean
clean:
	-rm -rf $(MAKEFILE_DIR)/bin

# Define the dependency rule
%.d: %.c
	@$(CC) -M $(CFLAGS) $< > $@

# Include dependency files
-include $(DEPS)