

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug 10 15:53:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  444671|  456655|  444671|  456655|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_2_fu_520     |dense_2     |     752|     752|     752|     752|   none  |
        |grp_conv_2_fu_628      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_conv_1_fu_638      |conv_1      |  114973|  123085|  114973|  123085|   none  |
        |grp_dense_out_fu_648   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_max_pool_1_fu_664  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_670  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_676     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_flat_fu_686        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%conv_1_input_V = alloca [784 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 29 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 30 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 31 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 32 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 33 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 34 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 35 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 36 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 37 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 38 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 39 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 40 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 41 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 43 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 44 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 49 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_s to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 51 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_55 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 52 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_55 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 53 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 54 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 55 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 56 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 57 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 58 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 59 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 60 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 61 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 64 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %j_0 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 66 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sub_ln203, %zext_ln203_18" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 67 'add' 'add_ln203' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 68 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 69 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 70 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 71 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 72 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 73 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 74 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 74 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.9>
ST_5 : Operation 75 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 75 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 76 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 77 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 78 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 79 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 80 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 81 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 82 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_41, i54 %man_V_1, i54 %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 85 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 86 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 87 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 88 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 90 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 91 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 92 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 94 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 101 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_70, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 102 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (3.25ns)   --->   "store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 129 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 135 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr37 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 139 'getelementptr' 'dense_1_out_V_addr37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr37, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 143 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 145 [2/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 147 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 149 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 150 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 151 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 151 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %_ifconv24 ]"   --->   Operation 152 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 153 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 154 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 155 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %3, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 157 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 158 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 159 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 159 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 160 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 16.7>
ST_24 : Operation 161 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 161 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 162 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_12, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 162 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 163 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 164 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.70ns)   --->   "%tmp_V_13 = select i1 %p_Result_43, i14 %tmp_V, i14 %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 165 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 166 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 167 'bitconcatenate' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_44, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 168 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 169 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 170 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 171 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_66 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 172 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_66, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 173 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 174 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 175 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 176 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 177 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_13, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 178 'and' 'p_Result_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 179 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 180 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 181 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_67, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 182 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 183 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 184 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 185 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 186 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 187 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_24 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 188 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 189 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 14.9>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_13 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 190 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 191 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 192 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 193 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 194 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 195 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 196 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 197 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 198 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 199 'bitselect' 'tmp_68' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_68, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 200 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 201 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 202 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 202 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_43, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 203 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_9, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 204 'partset' 'p_Result_45' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_45 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 205 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 206 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 207 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
conv_1_input_V       (alloca           ) [ 00111111100000000000000000]
conv_1_out_V         (alloca           ) [ 00111111111000000000000000]
conv_1_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_1_out_V     (alloca           ) [ 00111111111110000000000000]
max_pool_1_out_V_add (getelementptr    ) [ 00111110000000000000000000]
conv_2_out_V         (alloca           ) [ 00111111111111100000000000]
conv_2_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_2_out_V     (alloca           ) [ 00111111111111111000000000]
max_pool_2_out_V_add (getelementptr    ) [ 00111110000000000000000000]
flat_array_V         (alloca           ) [ 00111111111111111110000000]
dense_1_out_V        (alloca           ) [ 00111111111111111111100000]
dense_2_out_V        (alloca           ) [ 00111111111111111111111000]
prediction_V         (alloca           ) [ 00111111111111111111111111]
br_ln23              (br               ) [ 01111110000000000000000000]
ix_in_0              (phi              ) [ 00111110000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000]
icmp_ln23            (icmp             ) [ 00111110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000]
ix_in                (add              ) [ 01111110000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203           (zext             ) [ 00000000000000000000000000]
tmp_55               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_17        (zext             ) [ 00000000000000000000000000]
sub_ln203            (sub              ) [ 00011110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
store_ln32           (store            ) [ 00000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000]
store_ln42           (store            ) [ 00000000000000000000000000]
store_ln47           (store            ) [ 00000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000]
icmp_ln25            (icmp             ) [ 00111110000000000000000000]
empty_78             (speclooptripcount) [ 00000000000000000000000000]
j                    (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
zext_ln203_18        (zext             ) [ 00000000000000000000000000]
add_ln203            (add              ) [ 00001110000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000]
add_ln28             (add              ) [ 00111110000000000000000000]
br_ln0               (br               ) [ 01111110000000000000000000]
cnn_input_load       (load             ) [ 00000100000000000000000000]
d_assign             (fpext            ) [ 00000000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000000]
trunc_ln556          (trunc            ) [ 00000000000000000000000000]
p_Result_41          (bitselect        ) [ 00000000000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000000]
zext_ln461           (zext             ) [ 00000000000000000000000000]
trunc_ln565          (trunc            ) [ 00000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_42          (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000000]
icmp_ln571           (icmp             ) [ 00000000000000000000000000]
F2                   (sub              ) [ 00000000000000000000000000]
icmp_ln581           (icmp             ) [ 00000000000000000000000000]
add_ln581            (add              ) [ 00000000000000000000000000]
sub_ln581            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000000]
sext_ln581           (sext             ) [ 00000000000000000000000000]
icmp_ln582           (icmp             ) [ 00000000000000000000000000]
trunc_ln583          (trunc            ) [ 00000000000000000000000000]
icmp_ln585           (icmp             ) [ 00000000000000000000000000]
icmp_ln603           (icmp             ) [ 00000000000000000000000000]
zext_ln586           (zext             ) [ 00000000000000000000000000]
ashr_ln586           (ashr             ) [ 00000000000000000000000000]
trunc_ln586          (trunc            ) [ 00000000000000000000000000]
bitcast_ln696        (bitcast          ) [ 00000000000000000000000000]
tmp_70               (bitselect        ) [ 00000000000000000000000000]
select_ln588         (select           ) [ 00000000000000000000000000]
sext_ln581cast       (trunc            ) [ 00000000000000000000000000]
shl_ln604            (shl              ) [ 00000000000000000000000000]
xor_ln571            (xor              ) [ 00000000000000000000000000]
and_ln582            (and              ) [ 00000000000000000000000000]
or_ln582             (or               ) [ 00000000000000000000000000]
xor_ln582            (xor              ) [ 00000000000000000000000000]
and_ln581            (and              ) [ 00000000000000000000000000]
xor_ln585            (xor              ) [ 00000000000000000000000000]
and_ln585            (and              ) [ 00000000000000000000000000]
and_ln585_1          (and              ) [ 00000000000000000000000000]
or_ln581             (or               ) [ 00000000000000000000000000]
xor_ln581            (xor              ) [ 00000000000000000000000000]
and_ln603            (and              ) [ 00000000000000000000000000]
select_ln603         (select           ) [ 00000000000000000000000000]
or_ln603             (or               ) [ 00000000000000000000000000]
select_ln603_1       (select           ) [ 00000000000000000000000000]
or_ln603_1           (or               ) [ 00000000000000000000000000]
select_ln603_2       (select           ) [ 00000000000000000000000000]
or_ln603_2           (or               ) [ 00000000000000000000000000]
select_ln603_3       (select           ) [ 00000010000000000000000000]
sext_ln203           (sext             ) [ 00000000000000000000000000]
conv_1_input_V_addr  (getelementptr    ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000]
flat_array_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln52           (store            ) [ 00000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000]
dense_1_out_V_addr37 (getelementptr    ) [ 00000000000000000000000000]
store_ln57           (store            ) [ 00000000000000000000000000]
call_ln58            (call             ) [ 00000000000000000000000000]
dense_2_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln62           (store            ) [ 00000000000000000000000000]
call_ln63            (call             ) [ 00000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000]
call_ln67            (call             ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
i24_0                (phi              ) [ 00000000000000000000000100]
icmp_ln69            (icmp             ) [ 00000000000000000000000111]
empty_79             (speclooptripcount) [ 00000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000001111]
br_ln69              (br               ) [ 00000000000000000000000000]
zext_ln70            (zext             ) [ 00000000000000000000000011]
prediction_V_addr_1  (getelementptr    ) [ 00000000000000000000000010]
ret_ln72             (ret              ) [ 00000000000000000000000000]
tmp_V_12             (load             ) [ 00000000000000000000000000]
icmp_ln935           (icmp             ) [ 00000000000000000000000001]
p_Result_43          (bitselect        ) [ 00000000000000000000000001]
tmp_V                (sub              ) [ 00000000000000000000000000]
tmp_V_13             (select           ) [ 00000000000000000000000001]
p_Result_s           (partselect       ) [ 00000000000000000000000000]
p_Result_44          (bitconcatenate   ) [ 00000000000000000000000000]
l                    (cttz             ) [ 00000000000000000000000000]
sub_ln944            (sub              ) [ 00000000000000000000000001]
trunc_ln944          (trunc            ) [ 00000000000000000000000000]
lsb_index            (add              ) [ 00000000000000000000000000]
tmp_66               (partselect       ) [ 00000000000000000000000000]
icmp_ln947           (icmp             ) [ 00000000000000000000000000]
trunc_ln947          (trunc            ) [ 00000000000000000000000000]
sub_ln947            (sub              ) [ 00000000000000000000000000]
zext_ln947           (zext             ) [ 00000000000000000000000000]
lshr_ln947           (lshr             ) [ 00000000000000000000000000]
p_Result_36          (and              ) [ 00000000000000000000000000]
icmp_ln947_1         (icmp             ) [ 00000000000000000000000000]
a                    (and              ) [ 00000000000000000000000000]
tmp_67               (bitselect        ) [ 00000000000000000000000000]
xor_ln949            (xor              ) [ 00000000000000000000000000]
add_ln949            (add              ) [ 00000000000000000000000000]
p_Result_37          (bitselect        ) [ 00000000000000000000000000]
and_ln949            (and              ) [ 00000000000000000000000000]
or_ln949             (or               ) [ 00000000000000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000000000001]
icmp_ln958           (icmp             ) [ 00000000000000000000000001]
trunc_ln943          (trunc            ) [ 00000000000000000000000001]
m                    (zext             ) [ 00000000000000000000000000]
add_ln958            (add              ) [ 00000000000000000000000000]
lshr_ln958           (lshr             ) [ 00000000000000000000000000]
sub_ln958            (sub              ) [ 00000000000000000000000000]
shl_ln958            (shl              ) [ 00000000000000000000000000]
m_12                 (select           ) [ 00000000000000000000000000]
m_13                 (add              ) [ 00000000000000000000000000]
m_s                  (partselect       ) [ 00000000000000000000000000]
m_16                 (zext             ) [ 00000000000000000000000000]
tmp_68               (bitselect        ) [ 00000000000000000000000000]
select_ln964         (select           ) [ 00000000000000000000000000]
sub_ln964            (sub              ) [ 00000000000000000000000000]
add_ln964            (add              ) [ 00000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_45          (partset          ) [ 00000000000000000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000000000000000]
select_ln935         (select           ) [ 00000000000000000000000000]
prediction_output_ad (getelementptr    ) [ 00000000000000000000000000]
store_ln70           (store            ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_weights_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_2_weights_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_2_weights_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_2_weights_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_2_weights_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_2_weights_V_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_2_weights_V_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_2_weights_V_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_2_weights_V_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_2_weights_V_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_2_weights_V_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_2_weights_V_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_2_weights_V_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_2_weights_V_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_2_weights_V_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_2_weights_V_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_2_weights_V_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_2_weights_V_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_2_weights_V_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_2_weights_V_19">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_2_weights_V_20">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_2_weights_V_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_2_weights_V_22">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_2_weights_V_23">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_2_weights_V_24">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_2_weights_V_25">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_2_weights_V_26">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_2_weights_V_27">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_2_weights_V_28">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_2_weights_V_29">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_2_weights_V_30">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_2_weights_V_31">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_2_weights_V_32">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_2_weights_V_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dense_2_weights_V_34">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dense_2_weights_V_35">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dense_2_weights_V_36">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dense_2_weights_V_37">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dense_2_weights_V_38">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dense_2_weights_V_39">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dense_2_weights_V_40">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="dense_2_weights_V_41">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="dense_2_weights_V_42">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="dense_2_weights_V_43">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="dense_2_weights_V_44">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="dense_2_weights_V_45">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="dense_2_weights_V_46">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dense_2_weights_V_47">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dense_2_weights_V_48">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="dense_2_weights_V_49">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1004" name="conv_1_input_V_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="conv_1_out_V_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="max_pool_1_out_V_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv_2_out_V_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="max_pool_2_out_V_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="flat_array_V_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dense_1_out_V_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="dense_2_out_V_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="prediction_V_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="conv_1_out_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="max_pool_1_out_V_add_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="conv_2_out_V_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="max_pool_2_out_V_add_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln32_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln37_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="0" index="1" bw="14" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln42_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="1"/>
<pin id="354" dir="0" index="1" bw="14" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln47_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="cnn_input_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="10" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="conv_1_input_V_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="11" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_V_addr/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln27_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="14" slack="1"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="flat_array_V_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln52_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="14" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="dense_1_out_V_addr37_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr37/16 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln57_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/16 "/>
</bind>
</comp>

<comp id="417" class="1004" name="dense_2_out_V_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln62_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="13" slack="0"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="prediction_V_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/20 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="0"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/20 tmp_V_12/23 "/>
</bind>
</comp>

<comp id="445" class="1004" name="prediction_V_addr_1_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/23 "/>
</bind>
</comp>

<comp id="452" class="1004" name="prediction_output_ad_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="2"/>
<pin id="456" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/25 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln70_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/25 "/>
</bind>
</comp>

<comp id="465" class="1005" name="ix_in_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="ix_in_0_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="10" slack="0"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_0_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="1"/>
<pin id="479" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_0_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="ix_in_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="490" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="ix_in_1_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="10" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="j_0_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="j_0_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i24_0_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="i24_0_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="4" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/23 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_dense_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="524" dir="0" index="3" bw="8" slack="0"/>
<pin id="525" dir="0" index="4" bw="9" slack="0"/>
<pin id="526" dir="0" index="5" bw="8" slack="0"/>
<pin id="527" dir="0" index="6" bw="8" slack="0"/>
<pin id="528" dir="0" index="7" bw="9" slack="0"/>
<pin id="529" dir="0" index="8" bw="9" slack="0"/>
<pin id="530" dir="0" index="9" bw="9" slack="0"/>
<pin id="531" dir="0" index="10" bw="9" slack="0"/>
<pin id="532" dir="0" index="11" bw="9" slack="0"/>
<pin id="533" dir="0" index="12" bw="9" slack="0"/>
<pin id="534" dir="0" index="13" bw="8" slack="0"/>
<pin id="535" dir="0" index="14" bw="9" slack="0"/>
<pin id="536" dir="0" index="15" bw="8" slack="0"/>
<pin id="537" dir="0" index="16" bw="8" slack="0"/>
<pin id="538" dir="0" index="17" bw="9" slack="0"/>
<pin id="539" dir="0" index="18" bw="8" slack="0"/>
<pin id="540" dir="0" index="19" bw="9" slack="0"/>
<pin id="541" dir="0" index="20" bw="8" slack="0"/>
<pin id="542" dir="0" index="21" bw="9" slack="0"/>
<pin id="543" dir="0" index="22" bw="9" slack="0"/>
<pin id="544" dir="0" index="23" bw="9" slack="0"/>
<pin id="545" dir="0" index="24" bw="9" slack="0"/>
<pin id="546" dir="0" index="25" bw="8" slack="0"/>
<pin id="547" dir="0" index="26" bw="8" slack="0"/>
<pin id="548" dir="0" index="27" bw="9" slack="0"/>
<pin id="549" dir="0" index="28" bw="9" slack="0"/>
<pin id="550" dir="0" index="29" bw="9" slack="0"/>
<pin id="551" dir="0" index="30" bw="9" slack="0"/>
<pin id="552" dir="0" index="31" bw="9" slack="0"/>
<pin id="553" dir="0" index="32" bw="8" slack="0"/>
<pin id="554" dir="0" index="33" bw="8" slack="0"/>
<pin id="555" dir="0" index="34" bw="8" slack="0"/>
<pin id="556" dir="0" index="35" bw="9" slack="0"/>
<pin id="557" dir="0" index="36" bw="9" slack="0"/>
<pin id="558" dir="0" index="37" bw="9" slack="0"/>
<pin id="559" dir="0" index="38" bw="9" slack="0"/>
<pin id="560" dir="0" index="39" bw="9" slack="0"/>
<pin id="561" dir="0" index="40" bw="8" slack="0"/>
<pin id="562" dir="0" index="41" bw="9" slack="0"/>
<pin id="563" dir="0" index="42" bw="8" slack="0"/>
<pin id="564" dir="0" index="43" bw="9" slack="0"/>
<pin id="565" dir="0" index="44" bw="9" slack="0"/>
<pin id="566" dir="0" index="45" bw="9" slack="0"/>
<pin id="567" dir="0" index="46" bw="9" slack="0"/>
<pin id="568" dir="0" index="47" bw="9" slack="0"/>
<pin id="569" dir="0" index="48" bw="9" slack="0"/>
<pin id="570" dir="0" index="49" bw="9" slack="0"/>
<pin id="571" dir="0" index="50" bw="9" slack="0"/>
<pin id="572" dir="0" index="51" bw="9" slack="0"/>
<pin id="573" dir="0" index="52" bw="8" slack="0"/>
<pin id="574" dir="0" index="53" bw="9" slack="0"/>
<pin id="575" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/19 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_conv_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="0" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="632" dir="0" index="3" bw="10" slack="0"/>
<pin id="633" dir="0" index="4" bw="8" slack="0"/>
<pin id="634" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_conv_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="0" slack="0"/>
<pin id="640" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="642" dir="0" index="3" bw="9" slack="0"/>
<pin id="643" dir="0" index="4" bw="7" slack="0"/>
<pin id="644" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_dense_out_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="652" dir="0" index="3" bw="9" slack="0"/>
<pin id="653" dir="0" index="4" bw="8" slack="0"/>
<pin id="654" dir="0" index="5" bw="11" slack="0"/>
<pin id="655" dir="0" index="6" bw="25" slack="0"/>
<pin id="656" dir="0" index="7" bw="25" slack="0"/>
<pin id="657" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/21 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_max_pool_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="0" slack="0"/>
<pin id="666" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_max_pool_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="0" slack="0"/>
<pin id="672" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="674" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_dense_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="0" slack="0"/>
<pin id="678" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="680" dir="0" index="3" bw="9" slack="0"/>
<pin id="681" dir="0" index="4" bw="6" slack="0"/>
<pin id="682" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_flat_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="689" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="690" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/15 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln23_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="ix_in_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_s_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="5" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln203_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_55_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln203_17_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln203_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="0"/>
<pin id="740" dir="0" index="1" bw="7" slack="0"/>
<pin id="741" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln25_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="j_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln203_18_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="0"/>
<pin id="758" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln203_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="1"/>
<pin id="762" dir="0" index="1" bw="5" slack="0"/>
<pin id="763" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln27_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln28_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="10" slack="0"/>
<pin id="773" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="ireg_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln556_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="0"/>
<pin id="782" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_Result_41_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="64" slack="0"/>
<pin id="787" dir="0" index="2" bw="7" slack="0"/>
<pin id="788" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="exp_tmp_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="0" index="1" bw="64" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="0"/>
<pin id="796" dir="0" index="3" bw="7" slack="0"/>
<pin id="797" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln461_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="0"/>
<pin id="804" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln565_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="53" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="0" index="2" bw="52" slack="0"/>
<pin id="814" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_Result_42_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="53" slack="0"/>
<pin id="820" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="man_V_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="53" slack="0"/>
<pin id="825" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="man_V_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="54" slack="0"/>
<pin id="831" dir="0" index="2" bw="53" slack="0"/>
<pin id="832" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln571_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="63" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="F2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="0" index="1" bw="11" slack="0"/>
<pin id="845" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln581_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="0"/>
<pin id="850" dir="0" index="1" bw="5" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln581_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="0" index="1" bw="12" slack="0"/>
<pin id="857" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sub_ln581_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="0"/>
<pin id="862" dir="0" index="1" bw="12" slack="0"/>
<pin id="863" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sh_amt_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="12" slack="0"/>
<pin id="869" dir="0" index="2" bw="12" slack="0"/>
<pin id="870" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln581_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln582_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="0" index="1" bw="5" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln583_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="54" slack="0"/>
<pin id="886" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln585_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="12" slack="0"/>
<pin id="890" dir="0" index="1" bw="7" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln603_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln586_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="12" slack="0"/>
<pin id="902" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="ashr_ln586_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="54" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln586_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="54" slack="0"/>
<pin id="912" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="bitcast_ln696_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_70_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="select_ln588_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln581cast_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="12" slack="0"/>
<pin id="935" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="shl_ln604_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="14" slack="0"/>
<pin id="939" dir="0" index="1" bw="14" slack="0"/>
<pin id="940" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="xor_ln571_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="and_ln582_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="or_ln582_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="xor_ln582_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="and_ln581_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="xor_ln585_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="and_ln585_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="and_ln585_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="or_ln581_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="xor_ln581_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln603_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="select_ln603_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="14" slack="0"/>
<pin id="1012" dir="0" index="2" bw="14" slack="0"/>
<pin id="1013" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="or_ln603_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln603_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="14" slack="0"/>
<pin id="1026" dir="0" index="2" bw="14" slack="0"/>
<pin id="1027" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="or_ln603_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="select_ln603_2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="14" slack="0"/>
<pin id="1040" dir="0" index="2" bw="14" slack="0"/>
<pin id="1041" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="or_ln603_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln603_3_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="14" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sext_ln203_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="3"/>
<pin id="1061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="icmp_ln69_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="0"/>
<pin id="1065" dir="0" index="1" bw="4" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/23 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="i_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln70_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/23 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln935_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="14" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_Result_43_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="14" slack="0"/>
<pin id="1089" dir="0" index="2" bw="5" slack="0"/>
<pin id="1090" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/24 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_V_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="14" slack="0"/>
<pin id="1097" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_V_13_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="14" slack="0"/>
<pin id="1103" dir="0" index="2" bw="14" slack="0"/>
<pin id="1104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/24 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_Result_s_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="14" slack="0"/>
<pin id="1110" dir="0" index="1" bw="14" slack="0"/>
<pin id="1111" dir="0" index="2" bw="5" slack="0"/>
<pin id="1112" dir="0" index="3" bw="1" slack="0"/>
<pin id="1113" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_Result_44_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="0" index="2" bw="14" slack="0"/>
<pin id="1122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/24 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="l_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/24 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sub_ln944_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="0"/>
<pin id="1137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/24 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="trunc_ln944_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/24 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="lsb_index_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="6" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/24 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_66_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="31" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="0" index="3" bw="6" slack="0"/>
<pin id="1155" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/24 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="icmp_ln947_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="31" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/24 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="trunc_ln947_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/24 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sub_ln947_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="0"/>
<pin id="1172" dir="0" index="1" bw="4" slack="0"/>
<pin id="1173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/24 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="zext_ln947_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="4" slack="0"/>
<pin id="1178" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/24 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="lshr_ln947_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="4" slack="0"/>
<pin id="1183" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/24 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="p_Result_36_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="14" slack="0"/>
<pin id="1188" dir="0" index="1" bw="14" slack="0"/>
<pin id="1189" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_36/24 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="icmp_ln947_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="14" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/24 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="a_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/24 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_67_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="0"/>
<pin id="1207" dir="0" index="2" bw="6" slack="0"/>
<pin id="1208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/24 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="xor_ln949_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="1" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/24 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln949_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="0"/>
<pin id="1220" dir="0" index="1" bw="14" slack="0"/>
<pin id="1221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/24 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="p_Result_37_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="14" slack="0"/>
<pin id="1227" dir="0" index="2" bw="14" slack="0"/>
<pin id="1228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/24 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="and_ln949_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/24 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="or_ln949_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/24 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="or_ln_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="0" index="2" bw="1" slack="0"/>
<pin id="1248" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/24 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="icmp_ln958_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/24 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="trunc_ln943_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/24 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="m_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="14" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/25 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln958_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="6" slack="0"/>
<pin id="1267" dir="0" index="1" bw="32" slack="1"/>
<pin id="1268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/25 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="lshr_ln958_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="14" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/25 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sub_ln958_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="6" slack="0"/>
<pin id="1278" dir="0" index="1" bw="32" slack="1"/>
<pin id="1279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/25 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="shl_ln958_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="14" slack="0"/>
<pin id="1283" dir="0" index="1" bw="32" slack="0"/>
<pin id="1284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/25 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="m_12_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="0" index="1" bw="32" slack="0"/>
<pin id="1290" dir="0" index="2" bw="32" slack="0"/>
<pin id="1291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/25 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="m_13_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="1"/>
<pin id="1297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/25 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="m_s_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="31" slack="0"/>
<pin id="1301" dir="0" index="1" bw="32" slack="0"/>
<pin id="1302" dir="0" index="2" bw="1" slack="0"/>
<pin id="1303" dir="0" index="3" bw="6" slack="0"/>
<pin id="1304" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/25 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="m_16_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="31" slack="0"/>
<pin id="1311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/25 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_68_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="32" slack="0"/>
<pin id="1316" dir="0" index="2" bw="6" slack="0"/>
<pin id="1317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/25 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="select_ln964_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="8" slack="0"/>
<pin id="1324" dir="0" index="2" bw="8" slack="0"/>
<pin id="1325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/25 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="sub_ln964_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="0"/>
<pin id="1331" dir="0" index="1" bw="8" slack="1"/>
<pin id="1332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/25 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="add_ln964_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="0"/>
<pin id="1336" dir="0" index="1" bw="8" slack="0"/>
<pin id="1337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/25 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_9_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="9" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="1"/>
<pin id="1343" dir="0" index="2" bw="8" slack="0"/>
<pin id="1344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="p_Result_45_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="0" index="1" bw="31" slack="0"/>
<pin id="1350" dir="0" index="2" bw="9" slack="0"/>
<pin id="1351" dir="0" index="3" bw="6" slack="0"/>
<pin id="1352" dir="0" index="4" bw="6" slack="0"/>
<pin id="1353" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/25 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="bitcast_ln739_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/25 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="select_ln935_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="0" index="1" bw="32" slack="0"/>
<pin id="1366" dir="0" index="2" bw="32" slack="0"/>
<pin id="1367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/25 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="conv_1_out_V_addr_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="12" slack="1"/>
<pin id="1373" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1376" class="1005" name="max_pool_1_out_V_add_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="10" slack="1"/>
<pin id="1378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1381" class="1005" name="conv_2_out_V_addr_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="11" slack="1"/>
<pin id="1383" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1386" class="1005" name="max_pool_2_out_V_add_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="9" slack="1"/>
<pin id="1388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1394" class="1005" name="i_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="5" slack="0"/>
<pin id="1396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1399" class="1005" name="ix_in_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="10" slack="0"/>
<pin id="1401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sub_ln203_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="1"/>
<pin id="1406" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="j_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="5" slack="0"/>
<pin id="1414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1417" class="1005" name="add_ln203_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="11" slack="3"/>
<pin id="1419" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="cnn_input_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="1"/>
<pin id="1424" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln28_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="10" slack="0"/>
<pin id="1429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="cnn_input_load_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="1"/>
<pin id="1434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1438" class="1005" name="select_ln603_3_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="14" slack="1"/>
<pin id="1440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="i_1_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="4" slack="0"/>
<pin id="1448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="zext_ln70_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="2"/>
<pin id="1453" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="prediction_V_addr_1_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="4" slack="1"/>
<pin id="1458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="icmp_ln935_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="1"/>
<pin id="1463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="p_Result_43_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="tmp_V_13_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="14" slack="1"/>
<pin id="1473" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="sub_ln944_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="or_ln_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="1"/>
<pin id="1484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln958_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="1"/>
<pin id="1489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="trunc_ln943_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="1"/>
<pin id="1494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="275"><net_src comp="134" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="134" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="134" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="134" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="134" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="134" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="134" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="134" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="134" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="276" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="136" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="136" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="280" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="136" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="136" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="284" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="136" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="136" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="288" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="136" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="136" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="158" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="158" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="158" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="158" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="0" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="136" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="136" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="136" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="136" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="158" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="408"><net_src comp="136" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="136" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="206" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="422"><net_src comp="136" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="136" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="206" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="436"><net_src comp="136" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="136" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="158" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="136" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="457"><net_src comp="2" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="136" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="138" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="140" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="497"><net_src comp="465" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="140" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="214" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="576"><net_src comp="210" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="577"><net_src comp="16" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="578"><net_src comp="18" pin="0"/><net_sink comp="520" pin=4"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="520" pin=5"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="520" pin=6"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="520" pin=7"/></net>

<net id="582"><net_src comp="26" pin="0"/><net_sink comp="520" pin=8"/></net>

<net id="583"><net_src comp="28" pin="0"/><net_sink comp="520" pin=9"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="520" pin=10"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="520" pin=11"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="520" pin=12"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="520" pin=13"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="520" pin=14"/></net>

<net id="589"><net_src comp="40" pin="0"/><net_sink comp="520" pin=15"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="520" pin=16"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="520" pin=17"/></net>

<net id="592"><net_src comp="46" pin="0"/><net_sink comp="520" pin=18"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="520" pin=19"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="520" pin=20"/></net>

<net id="595"><net_src comp="52" pin="0"/><net_sink comp="520" pin=21"/></net>

<net id="596"><net_src comp="54" pin="0"/><net_sink comp="520" pin=22"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="520" pin=23"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="520" pin=24"/></net>

<net id="599"><net_src comp="60" pin="0"/><net_sink comp="520" pin=25"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="520" pin=26"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="520" pin=27"/></net>

<net id="602"><net_src comp="66" pin="0"/><net_sink comp="520" pin=28"/></net>

<net id="603"><net_src comp="68" pin="0"/><net_sink comp="520" pin=29"/></net>

<net id="604"><net_src comp="70" pin="0"/><net_sink comp="520" pin=30"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="520" pin=31"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="520" pin=32"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="520" pin=33"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="520" pin=34"/></net>

<net id="609"><net_src comp="80" pin="0"/><net_sink comp="520" pin=35"/></net>

<net id="610"><net_src comp="82" pin="0"/><net_sink comp="520" pin=36"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="520" pin=37"/></net>

<net id="612"><net_src comp="86" pin="0"/><net_sink comp="520" pin=38"/></net>

<net id="613"><net_src comp="88" pin="0"/><net_sink comp="520" pin=39"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="520" pin=40"/></net>

<net id="615"><net_src comp="92" pin="0"/><net_sink comp="520" pin=41"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="520" pin=42"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="520" pin=43"/></net>

<net id="618"><net_src comp="98" pin="0"/><net_sink comp="520" pin=44"/></net>

<net id="619"><net_src comp="100" pin="0"/><net_sink comp="520" pin=45"/></net>

<net id="620"><net_src comp="102" pin="0"/><net_sink comp="520" pin=46"/></net>

<net id="621"><net_src comp="104" pin="0"/><net_sink comp="520" pin=47"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="520" pin=48"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="520" pin=49"/></net>

<net id="624"><net_src comp="110" pin="0"/><net_sink comp="520" pin=50"/></net>

<net id="625"><net_src comp="112" pin="0"/><net_sink comp="520" pin=51"/></net>

<net id="626"><net_src comp="114" pin="0"/><net_sink comp="520" pin=52"/></net>

<net id="627"><net_src comp="116" pin="0"/><net_sink comp="520" pin=53"/></net>

<net id="635"><net_src comp="200" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="8" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="637"><net_src comp="10" pin="0"/><net_sink comp="628" pin=4"/></net>

<net id="645"><net_src comp="196" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="4" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="647"><net_src comp="6" pin="0"/><net_sink comp="638" pin=4"/></net>

<net id="658"><net_src comp="212" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="118" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="660"><net_src comp="120" pin="0"/><net_sink comp="648" pin=4"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="648" pin=5"/></net>

<net id="662"><net_src comp="124" pin="0"/><net_sink comp="648" pin=6"/></net>

<net id="663"><net_src comp="126" pin="0"/><net_sink comp="648" pin=7"/></net>

<net id="669"><net_src comp="198" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="202" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="683"><net_src comp="208" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="12" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="685"><net_src comp="14" pin="0"/><net_sink comp="676" pin=4"/></net>

<net id="691"><net_src comp="204" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="371" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="481" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="142" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="481" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="148" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="469" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="150" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="152" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="481" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="140" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="154" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="481" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="156" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="722" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="502" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="142" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="502" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="148" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="502" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="491" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="774"><net_src comp="160" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="491" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="692" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="162" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="776" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="164" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="798"><net_src comp="166" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="776" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="168" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="170" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="805"><net_src comp="792" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="776" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="172" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="174" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="806" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="821"><net_src comp="810" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="176" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="784" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="818" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="780" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="178" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="180" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="802" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="182" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="184" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="182" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="842" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="848" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="854" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="866" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="842" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="182" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="828" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="866" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="186" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="866" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="188" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="874" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="828" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="922"><net_src comp="190" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="914" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="192" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="930"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="194" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="158" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="874" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="884" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="933" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="836" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="174" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="878" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="836" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="878" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="174" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="848" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="961" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="888" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="174" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="967" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="973" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="967" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="888" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="955" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="848" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="174" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="894" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="937" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="910" pin="1"/><net_sink comp="1009" pin=2"/></net>

<net id="1021"><net_src comp="1003" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="985" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="979" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="925" pin="3"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="884" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="1035"><net_src comp="979" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="949" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1042"><net_src comp="1017" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1009" pin="3"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="1023" pin="3"/><net_sink comp="1037" pin=2"/></net>

<net id="1049"><net_src comp="1017" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1031" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="1037" pin="3"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="158" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1059" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1067"><net_src comp="513" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="216" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="513" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="220" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="513" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1084"><net_src comp="438" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="158" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="222" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="438" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="224" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="158" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="438" pin="3"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1086" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="438" pin="3"/><net_sink comp="1100" pin=2"/></net>

<net id="1114"><net_src comp="226" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1116"><net_src comp="224" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1117"><net_src comp="228" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1123"><net_src comp="230" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="232" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1108" pin="4"/><net_sink comp="1118" pin=2"/></net>

<net id="1131"><net_src comp="234" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="174" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1138"><net_src comp="236" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1143"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="238" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1134" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1156"><net_src comp="240" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="242" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="192" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1164"><net_src comp="1150" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="244" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="1134" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="246" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1179"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1184"><net_src comp="194" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1176" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1100" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="158" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1160" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="190" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="1144" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="192" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1216"><net_src comp="1204" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="174" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="248" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1140" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1229"><net_src comp="250" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="1100" pin="3"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=2"/></net>

<net id="1236"><net_src comp="1224" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1212" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1198" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1249"><net_src comp="252" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="244" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=2"/></net>

<net id="1256"><net_src comp="1144" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="228" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="1126" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1269"><net_src comp="254" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1274"><net_src comp="1262" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1265" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1280"><net_src comp="256" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1285"><net_src comp="1262" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1292"><net_src comp="1270" pin="2"/><net_sink comp="1287" pin=1"/></net>

<net id="1293"><net_src comp="1281" pin="2"/><net_sink comp="1287" pin=2"/></net>

<net id="1298"><net_src comp="1287" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1305"><net_src comp="240" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="1294" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1307"><net_src comp="242" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1308"><net_src comp="192" pin="0"/><net_sink comp="1299" pin=3"/></net>

<net id="1312"><net_src comp="1299" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="190" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="1294" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="256" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1326"><net_src comp="1313" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="258" pin="0"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="260" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1333"><net_src comp="262" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1338"><net_src comp="1321" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=1"/></net>

<net id="1345"><net_src comp="264" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1346"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=2"/></net>

<net id="1354"><net_src comp="266" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1355"><net_src comp="1309" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="1340" pin="3"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="268" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1358"><net_src comp="192" pin="0"/><net_sink comp="1347" pin=4"/></net>

<net id="1362"><net_src comp="1347" pin="5"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="270" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1369"><net_src comp="1359" pin="1"/><net_sink comp="1363" pin=2"/></net>

<net id="1370"><net_src comp="1363" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="1374"><net_src comp="308" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1379"><net_src comp="316" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1384"><net_src comp="324" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1389"><net_src comp="332" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1397"><net_src comp="702" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1402"><net_src comp="708" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1407"><net_src comp="738" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1415"><net_src comp="750" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1420"><net_src comp="760" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1425"><net_src comp="364" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1430"><net_src comp="770" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1435"><net_src comp="371" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1441"><net_src comp="1051" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1449"><net_src comp="1069" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1454"><net_src comp="1075" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1459"><net_src comp="445" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1464"><net_src comp="1080" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1469"><net_src comp="1086" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1474"><net_src comp="1100" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1479"><net_src comp="1134" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1485"><net_src comp="1244" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1490"><net_src comp="1252" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1495"><net_src comp="1258" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1329" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {25 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V | {7 8 }
	Port: cnn : conv_1_bias_V | {7 8 }
	Port: cnn : conv_2_weights_V | {11 12 }
	Port: cnn : conv_2_bias_V | {11 12 }
	Port: cnn : dense_1_weights_V | {17 18 }
	Port: cnn : dense_1_bias_V | {17 18 }
	Port: cnn : dense_2_weights_V_0 | {19 20 }
	Port: cnn : dense_2_weights_V_1 | {19 20 }
	Port: cnn : dense_2_weights_V_2 | {19 20 }
	Port: cnn : dense_2_weights_V_3 | {19 20 }
	Port: cnn : dense_2_weights_V_4 | {19 20 }
	Port: cnn : dense_2_weights_V_5 | {19 20 }
	Port: cnn : dense_2_weights_V_6 | {19 20 }
	Port: cnn : dense_2_weights_V_7 | {19 20 }
	Port: cnn : dense_2_weights_V_8 | {19 20 }
	Port: cnn : dense_2_weights_V_9 | {19 20 }
	Port: cnn : dense_2_weights_V_10 | {19 20 }
	Port: cnn : dense_2_weights_V_11 | {19 20 }
	Port: cnn : dense_2_weights_V_12 | {19 20 }
	Port: cnn : dense_2_weights_V_13 | {19 20 }
	Port: cnn : dense_2_weights_V_14 | {19 20 }
	Port: cnn : dense_2_weights_V_15 | {19 20 }
	Port: cnn : dense_2_weights_V_16 | {19 20 }
	Port: cnn : dense_2_weights_V_17 | {19 20 }
	Port: cnn : dense_2_weights_V_18 | {19 20 }
	Port: cnn : dense_2_weights_V_19 | {19 20 }
	Port: cnn : dense_2_weights_V_20 | {19 20 }
	Port: cnn : dense_2_weights_V_21 | {19 20 }
	Port: cnn : dense_2_weights_V_22 | {19 20 }
	Port: cnn : dense_2_weights_V_23 | {19 20 }
	Port: cnn : dense_2_weights_V_24 | {19 20 }
	Port: cnn : dense_2_weights_V_25 | {19 20 }
	Port: cnn : dense_2_weights_V_26 | {19 20 }
	Port: cnn : dense_2_weights_V_27 | {19 20 }
	Port: cnn : dense_2_weights_V_28 | {19 20 }
	Port: cnn : dense_2_weights_V_29 | {19 20 }
	Port: cnn : dense_2_weights_V_30 | {19 20 }
	Port: cnn : dense_2_weights_V_31 | {19 20 }
	Port: cnn : dense_2_weights_V_32 | {19 20 }
	Port: cnn : dense_2_weights_V_33 | {19 20 }
	Port: cnn : dense_2_weights_V_34 | {19 20 }
	Port: cnn : dense_2_weights_V_35 | {19 20 }
	Port: cnn : dense_2_weights_V_36 | {19 20 }
	Port: cnn : dense_2_weights_V_37 | {19 20 }
	Port: cnn : dense_2_weights_V_38 | {19 20 }
	Port: cnn : dense_2_weights_V_39 | {19 20 }
	Port: cnn : dense_2_weights_V_40 | {19 20 }
	Port: cnn : dense_2_weights_V_41 | {19 20 }
	Port: cnn : dense_2_weights_V_42 | {19 20 }
	Port: cnn : dense_2_weights_V_43 | {19 20 }
	Port: cnn : dense_2_weights_V_44 | {19 20 }
	Port: cnn : dense_2_weights_V_45 | {19 20 }
	Port: cnn : dense_2_weights_V_46 | {19 20 }
	Port: cnn : dense_2_weights_V_47 | {19 20 }
	Port: cnn : dense_2_weights_V_48 | {19 20 }
	Port: cnn : dense_2_weights_V_49 | {19 20 }
	Port: cnn : dense_2_bias_V | {19 20 }
	Port: cnn : dense_out_weights_V | {21 22 }
	Port: cnn : dense_out_bias_V | {21 22 }
	Port: cnn : f_x_lsb_table_V | {21 22 }
	Port: cnn : exp_x_msb_2_m_1_tabl | {21 22 }
	Port: cnn : exp_x_msb_1_table_V | {21 22 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_s : 1
		zext_ln203 : 2
		tmp_55 : 1
		zext_ln203_17 : 2
		sub_ln203 : 3
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln203_18 : 1
		add_ln203 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln28 : 1
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_41 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_42 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		sext_ln581 : 7
		icmp_ln582 : 5
		trunc_ln583 : 7
		icmp_ln585 : 7
		icmp_ln603 : 7
		zext_ln586 : 8
		ashr_ln586 : 9
		trunc_ln586 : 10
		tmp_70 : 1
		select_ln588 : 2
		sext_ln581cast : 8
		shl_ln604 : 9
		xor_ln571 : 4
		and_ln582 : 6
		or_ln582 : 6
		xor_ln582 : 6
		and_ln581 : 6
		xor_ln585 : 8
		and_ln585 : 6
		and_ln585_1 : 6
		or_ln581 : 6
		xor_ln581 : 6
		and_ln603 : 6
		select_ln603 : 11
		or_ln603 : 6
		select_ln603_1 : 6
		or_ln603_1 : 6
		select_ln603_2 : 12
		or_ln603_2 : 6
		select_ln603_3 : 13
	State 6
		conv_1_input_V_addr : 1
		store_ln27 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln52 : 1
	State 15
	State 16
		store_ln57 : 1
	State 17
	State 18
		store_ln62 : 1
	State 19
	State 20
		store_ln66 : 1
	State 21
	State 22
	State 23
		icmp_ln69 : 1
		i_1 : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_12 : 3
	State 24
		icmp_ln935 : 1
		p_Result_43 : 1
		tmp_V : 1
		tmp_V_13 : 2
		p_Result_s : 3
		p_Result_44 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_66 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_36 : 11
		icmp_ln947_1 : 11
		a : 12
		tmp_67 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_37 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 25
		lshr_ln958 : 1
		shl_ln958 : 1
		m_12 : 2
		m_13 : 3
		m_s : 4
		m_16 : 5
		tmp_68 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_9 : 7
		p_Result_45 : 8
		bitcast_ln739 : 9
		select_ln935 : 10
		store_ln70 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_dense_2_fu_520   |    0    |    50   |  95.22  |   1392  |   768   |    0    |
|          |    grp_conv_2_fu_628   |    0    |    1    |  14.152 |   620   |   1682  |    0    |
|          |    grp_conv_1_fu_638   |    0    |    1    |  14.152 |   584   |   1629  |    0    |
|   call   |  grp_dense_out_fu_648  |    0    |    4    |  19.642 |   717   |   808   |    0    |
|          |  grp_max_pool_1_fu_664 |    0    |    0    |  7.076  |   144   |   296   |    0    |
|          |  grp_max_pool_2_fu_670 |    0    |    0    |  5.307  |   127   |   272   |    0    |
|          |   grp_dense_1_fu_676   |    0    |    1    |  7.076  |   197   |   181   |    0    |
|          |     grp_flat_fu_686    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_702        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_708      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_750        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln203_fu_760    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |     add_ln28_fu_770    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln581_fu_854    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       i_1_fu_1069      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    lsb_index_fu_1144   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    add_ln949_fu_1218   |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    add_ln958_fu_1265   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      m_13_fu_1294      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    add_ln964_fu_1334   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |       grp_fu_692       |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    sub_ln203_fu_738    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     man_V_1_fu_822     |    0    |    0    |    0    |    0    |    60   |    0    |
|          |        F2_fu_842       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |    sub_ln581_fu_860    |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |      tmp_V_fu_1094     |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    sub_ln944_fu_1134   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    sub_ln947_fu_1170   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    sub_ln958_fu_1276   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    sub_ln964_fu_1329   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |     man_V_2_fu_828     |    0    |    0    |    0    |    0    |    54   |    0    |
|          |      sh_amt_fu_866     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |   select_ln588_fu_925  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  select_ln603_fu_1009  |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_1_fu_1023 |    0    |    0    |    0    |    0    |    14   |    0    |
|  select  | select_ln603_2_fu_1037 |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_3_fu_1051 |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    tmp_V_13_fu_1100    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      m_12_fu_1287      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln964_fu_1321  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln935_fu_1363  |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_696    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_744    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln571_fu_836   |    0    |    0    |    0    |    0    |    29   |    0    |
|          |    icmp_ln581_fu_848   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln582_fu_878   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln585_fu_888   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln603_fu_894   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln69_fu_1063   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln935_fu_1080   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln947_fu_1160   |    0    |    0    |    0    |    0    |    18   |    0    |
|          |  icmp_ln947_1_fu_1192  |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln958_fu_1252   |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_904   |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_937    |    0    |    0    |    0    |    0    |    31   |    0    |
|          |    shl_ln958_fu_1281   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1180   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   lshr_ln958_fu_1270   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |        l_fu_1126       |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    and_ln582_fu_949    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln581_fu_967    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln585_fu_979    |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |   and_ln585_1_fu_985   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln603_fu_1003   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   p_Result_36_fu_1186  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        a_fu_1198       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln949_fu_1232   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |     or_ln582_fu_955    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |     or_ln581_fu_991    |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |    or_ln603_fu_1017    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_1_fu_1031   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_2_fu_1045   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln949_fu_1238    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    xor_ln571_fu_943    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln582_fu_961    |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln585_fu_973    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln581_fu_997    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln949_fu_1212   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |      tmp_s_fu_714      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_55_fu_726     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_810       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_44_fu_1118  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      or_ln_fu_1244     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_1340     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln203_fu_722   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_734  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_18_fu_756  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_765    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln461_fu_802   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_Result_42_fu_818   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln586_fu_900   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_1075   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1176   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        m_fu_1262       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_16_fu_1309      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln556_fu_780   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_806   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_884   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_910   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  sext_ln581cast_fu_933 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_1140  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_1166  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln943_fu_1258  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_41_fu_784   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_70_fu_917     |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_43_fu_1086  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_67_fu_1204     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_37_fu_1224  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_68_fu_1313     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    exp_tmp_V_fu_792    |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_1108   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_66_fu_1150     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       m_s_fu_1299      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln581_fu_874   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln203_fu_1059   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|  partset |   p_Result_45_fu_1347  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    57   | 166.163 |   4022  |   7281  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_bias_V   |    0   |    7   |    1   |    -   |
|   conv_1_input_V   |    1   |    0   |    0   |    0   |
|    conv_1_out_V    |    4   |    0   |    0   |    0   |
|  conv_1_weights_V  |    0   |    9   |    8   |    -   |
|    conv_2_bias_V   |    0   |    8   |    2   |    -   |
|    conv_2_out_V    |    2   |    0   |    0   |    0   |
|  conv_2_weights_V  |    1   |    0   |    0   |    -   |
|   dense_1_bias_V   |    0   |    6   |    5   |    -   |
|    dense_1_out_V   |    0   |   26   |   11   |    0   |
|  dense_1_weights_V |   18   |    0   |    0   |    -   |
|   dense_2_bias_V   |    0   |    9   |    5   |    -   |
|    dense_2_out_V   |    0   |   26   |    7   |    0   |
| dense_2_weights_V_0|    0   |    8   |    4   |    -   |
| dense_2_weights_V_1|    0   |    9   |    5   |    -   |
|dense_2_weights_V_10|    0   |    8   |    4   |    -   |
|dense_2_weights_V_11|    0   |    9   |    5   |    -   |
|dense_2_weights_V_12|    0   |    8   |    4   |    -   |
|dense_2_weights_V_13|    0   |    8   |    4   |    -   |
|dense_2_weights_V_14|    0   |    9   |    5   |    -   |
|dense_2_weights_V_15|    0   |    8   |    4   |    -   |
|dense_2_weights_V_16|    0   |    9   |    5   |    -   |
|dense_2_weights_V_17|    0   |    8   |    4   |    -   |
|dense_2_weights_V_18|    0   |    9   |    5   |    -   |
|dense_2_weights_V_19|    0   |    9   |    5   |    -   |
| dense_2_weights_V_2|    0   |    8   |    4   |    -   |
|dense_2_weights_V_20|    0   |    9   |    5   |    -   |
|dense_2_weights_V_21|    0   |    9   |    5   |    -   |
|dense_2_weights_V_22|    0   |    8   |    4   |    -   |
|dense_2_weights_V_23|    0   |    8   |    4   |    -   |
|dense_2_weights_V_24|    0   |    9   |    5   |    -   |
|dense_2_weights_V_25|    0   |    9   |    5   |    -   |
|dense_2_weights_V_26|    0   |    9   |    5   |    -   |
|dense_2_weights_V_27|    0   |    9   |    5   |    -   |
|dense_2_weights_V_28|    0   |    9   |    5   |    -   |
|dense_2_weights_V_29|    0   |    8   |    4   |    -   |
| dense_2_weights_V_3|    0   |    8   |    4   |    -   |
|dense_2_weights_V_30|    0   |    8   |    4   |    -   |
|dense_2_weights_V_31|    0   |    8   |    4   |    -   |
|dense_2_weights_V_32|    0   |    9   |    5   |    -   |
|dense_2_weights_V_33|    0   |    9   |    5   |    -   |
|dense_2_weights_V_34|    0   |    9   |    5   |    -   |
|dense_2_weights_V_35|    0   |    9   |    5   |    -   |
|dense_2_weights_V_36|    0   |    9   |    5   |    -   |
|dense_2_weights_V_37|    0   |    8   |    4   |    -   |
|dense_2_weights_V_38|    0   |    9   |    5   |    -   |
|dense_2_weights_V_39|    0   |    8   |    4   |    -   |
| dense_2_weights_V_4|    0   |    9   |    5   |    -   |
|dense_2_weights_V_40|    0   |    9   |    5   |    -   |
|dense_2_weights_V_41|    0   |    9   |    5   |    -   |
|dense_2_weights_V_42|    0   |    9   |    5   |    -   |
|dense_2_weights_V_43|    0   |    9   |    5   |    -   |
|dense_2_weights_V_44|    0   |    9   |    5   |    -   |
|dense_2_weights_V_45|    0   |    9   |    5   |    -   |
|dense_2_weights_V_46|    0   |    9   |    5   |    -   |
|dense_2_weights_V_47|    0   |    9   |    5   |    -   |
|dense_2_weights_V_48|    0   |    9   |    5   |    -   |
|dense_2_weights_V_49|    0   |    8   |    4   |    -   |
| dense_2_weights_V_5|    0   |    9   |    5   |    -   |
| dense_2_weights_V_6|    0   |    9   |    5   |    -   |
| dense_2_weights_V_7|    0   |    9   |    5   |    -   |
| dense_2_weights_V_8|    0   |    9   |    5   |    -   |
| dense_2_weights_V_9|    0   |    9   |    5   |    -   |
|  dense_out_bias_V  |    0   |    8   |    2   |    -   |
| dense_out_weights_V|    1   |    0   |    0   |    -   |
| exp_x_msb_1_table_V|    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_tabl|    0   |   25   |   13   |    -   |
|   f_x_lsb_table_V  |    0   |   11   |    6   |    -   |
|    flat_array_V    |    1   |    0   |    0   |    0   |
|  max_pool_1_out_V  |    1   |    0   |    0   |    0   |
|  max_pool_2_out_V  |    1   |    0   |    0   |    0   |
|    prediction_V    |    0   |   28   |    3   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   30   |   622  |   310  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln203_reg_1417     |   11   |
|      add_ln28_reg_1427      |   10   |
|   cnn_input_addr_reg_1422   |   10   |
|   cnn_input_load_reg_1432   |   32   |
|  conv_1_out_V_addr_reg_1371 |   12   |
|  conv_2_out_V_addr_reg_1381 |   11   |
|        i24_0_reg_509        |    4   |
|         i_0_reg_477         |    5   |
|         i_1_reg_1446        |    4   |
|          i_reg_1394         |    5   |
|     icmp_ln935_reg_1461     |    1   |
|     icmp_ln958_reg_1487     |    1   |
|       ix_in_0_reg_465       |   10   |
|       ix_in_1_reg_488       |   10   |
|        ix_in_reg_1399       |   10   |
|         j_0_reg_498         |    5   |
|          j_reg_1412         |    5   |
|max_pool_1_out_V_add_reg_1376|   10   |
|max_pool_2_out_V_add_reg_1386|    9   |
|        or_ln_reg_1482       |   32   |
|     p_Result_43_reg_1466    |    1   |
| prediction_V_addr_1_reg_1456|    4   |
|   select_ln603_3_reg_1438   |   14   |
|      sub_ln203_reg_1404     |   11   |
|      sub_ln944_reg_1476     |   32   |
|      tmp_V_13_reg_1471      |   14   |
|     trunc_ln943_reg_1492    |    8   |
|      zext_ln70_reg_1451     |   64   |
+-----------------------------+--------+
|            Total            |   345  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_371 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_438 |  p0  |   3  |   4  |   12   ||    15   |
|  ix_in_0_reg_465  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_692    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   57   |   166  |  4022  |  7281  |    0   |
|   Memory  |   30   |    -   |    -   |   622  |   310  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   345  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |   57   |   173  |  4989  |  7633  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
