[INF:CM0023] Creating log file ../../build/tests/ConcatWidth/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<220> s<219> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<51> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<51> s<17> l<1:8> el<1:11>
n<> u<3> t<IntegerAtomType_Int> p<4> l<2:15> el<2:18>
n<> u<4> t<Data_type> p<5> c<3> l<2:15> el<2:18>
n<> u<5> t<Data_type_or_implicit> p<15> c<4> s<14> l<2:15> el<2:18>
n<CounterWidth> u<6> t<StringConst> p<13> s<12> l<2:19> el<2:31>
n<32> u<7> t<IntConst> p<8> l<2:34> el<2:36>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:34> el<2:36>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:34> el<2:36>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:34> el<2:36>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:34> el<2:36>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:34> el<2:36>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:19> el<2:36>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:19> el<2:36>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:5> el<2:36>
n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<2:5> el<2:36>
n<> u<17> t<Parameter_port_list> p<51> c<16> s<50> l<1:12> el<3:2>
n<> u<18> t<PortDir_Inp> p<23> s<22> l<4:5> el<4:10>
n<> u<19> t<IntVec_TypeLogic> p<20> l<4:11> el<4:16>
n<> u<20> t<Data_type> p<21> c<19> l<4:11> el<4:16>
n<> u<21> t<Data_type_or_implicit> p<22> c<20> l<4:11> el<4:16>
n<> u<22> t<Net_port_type> p<23> c<21> l<4:11> el<4:16>
n<> u<23> t<Net_port_header> p<25> c<18> s<24> l<4:5> el<4:16>
n<clk> u<24> t<StringConst> p<25> l<4:17> el<4:20>
n<> u<25> t<Ansi_port_declaration> p<50> c<23> s<49> l<4:5> el<4:20>
n<> u<26> t<PortDir_Out> p<47> s<46> l<5:5> el<5:11>
n<> u<27> t<IntVec_TypeLogic> p<44> s<43> l<5:12> el<5:17>
n<CounterWidth> u<28> t<StringConst> p<29> l<5:19> el<5:31>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:19> el<5:31>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:19> el<5:31>
n<> u<31> t<Constant_expression> p<37> c<30> s<36> l<5:19> el<5:31>
n<1> u<32> t<IntConst> p<33> l<5:32> el<5:33>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:32> el<5:33>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:32> el<5:33>
n<> u<35> t<Constant_expression> p<37> c<34> l<5:32> el<5:33>
n<> u<36> t<BinOp_Minus> p<37> s<35> l<5:31> el<5:32>
n<> u<37> t<Constant_expression> p<42> c<31> s<41> l<5:19> el<5:33>
n<0> u<38> t<IntConst> p<39> l<5:34> el<5:35>
n<> u<39> t<Primary_literal> p<40> c<38> l<5:34> el<5:35>
n<> u<40> t<Constant_primary> p<41> c<39> l<5:34> el<5:35>
n<> u<41> t<Constant_expression> p<42> c<40> l<5:34> el<5:35>
n<> u<42> t<Constant_range> p<43> c<37> l<5:19> el<5:35>
n<> u<43> t<Packed_dimension> p<44> c<42> l<5:18> el<5:36>
n<> u<44> t<Data_type> p<45> c<27> l<5:12> el<5:36>
n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<5:12> el<5:36>
n<> u<46> t<Net_port_type> p<47> c<45> l<5:12> el<5:36>
n<> u<47> t<Net_port_header> p<49> c<26> s<48> l<5:5> el<5:36>
n<out> u<48> t<StringConst> p<49> l<5:37> el<5:40>
n<> u<49> t<Ansi_port_declaration> p<50> c<47> l<5:5> el<5:40>
n<> u<50> t<List_of_port_declarations> p<51> c<25> l<3:3> el<6:2>
n<> u<51> t<Module_ansi_header> p<217> c<1> s<73> l<1:1> el<6:3>
n<> u<52> t<IntVec_TypeLogic> p<63> s<62> l<8:5> el<8:10>
n<63> u<53> t<IntConst> p<54> l<8:12> el<8:14>
n<> u<54> t<Primary_literal> p<55> c<53> l<8:12> el<8:14>
n<> u<55> t<Constant_primary> p<56> c<54> l<8:12> el<8:14>
n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<8:12> el<8:14>
n<0> u<57> t<IntConst> p<58> l<8:15> el<8:16>
n<> u<58> t<Primary_literal> p<59> c<57> l<8:15> el<8:16>
n<> u<59> t<Constant_primary> p<60> c<58> l<8:15> el<8:16>
n<> u<60> t<Constant_expression> p<61> c<59> l<8:15> el<8:16>
n<> u<61> t<Constant_range> p<62> c<56> l<8:12> el<8:16>
n<> u<62> t<Packed_dimension> p<63> c<61> l<8:11> el<8:17>
n<> u<63> t<Data_type> p<67> c<52> s<66> l<8:5> el<8:17>
n<counter> u<64> t<StringConst> p<65> l<8:18> el<8:25>
n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<8:18> el<8:25>
n<> u<66> t<List_of_variable_decl_assignments> p<67> c<65> l<8:18> el<8:25>
n<> u<67> t<Variable_declaration> p<68> c<63> l<8:5> el<8:26>
n<> u<68> t<Data_declaration> p<69> c<67> l<8:5> el<8:26>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<8:5> el<8:26>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<8:5> el<8:26>
n<> u<71> t<Module_common_item> p<72> c<70> l<8:5> el<8:26>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<8:5> el<8:26>
n<> u<73> t<Non_port_module_item> p<217> c<72> s<101> l<8:5> el<8:26>
n<> u<74> t<IntVec_TypeLogic> p<91> s<90> l<9:5> el<9:10>
n<CounterWidth> u<75> t<StringConst> p<76> l<9:12> el<9:24>
n<> u<76> t<Primary_literal> p<77> c<75> l<9:12> el<9:24>
n<> u<77> t<Constant_primary> p<78> c<76> l<9:12> el<9:24>
n<> u<78> t<Constant_expression> p<84> c<77> s<83> l<9:12> el<9:24>
n<1> u<79> t<IntConst> p<80> l<9:25> el<9:26>
n<> u<80> t<Primary_literal> p<81> c<79> l<9:25> el<9:26>
n<> u<81> t<Constant_primary> p<82> c<80> l<9:25> el<9:26>
n<> u<82> t<Constant_expression> p<84> c<81> l<9:25> el<9:26>
n<> u<83> t<BinOp_Minus> p<84> s<82> l<9:24> el<9:25>
n<> u<84> t<Constant_expression> p<89> c<78> s<88> l<9:12> el<9:26>
n<0> u<85> t<IntConst> p<86> l<9:27> el<9:28>
n<> u<86> t<Primary_literal> p<87> c<85> l<9:27> el<9:28>
n<> u<87> t<Constant_primary> p<88> c<86> l<9:27> el<9:28>
n<> u<88> t<Constant_expression> p<89> c<87> l<9:27> el<9:28>
n<> u<89> t<Constant_range> p<90> c<84> l<9:12> el<9:28>
n<> u<90> t<Packed_dimension> p<91> c<89> l<9:11> el<9:29>
n<> u<91> t<Data_type> p<95> c<74> s<94> l<9:5> el<9:29>
n<counter_upd> u<92> t<StringConst> p<93> l<9:30> el<9:41>
n<> u<93> t<Variable_decl_assignment> p<94> c<92> l<9:30> el<9:41>
n<> u<94> t<List_of_variable_decl_assignments> p<95> c<93> l<9:30> el<9:41>
n<> u<95> t<Variable_declaration> p<96> c<91> l<9:5> el<9:42>
n<> u<96> t<Data_declaration> p<97> c<95> l<9:5> el<9:42>
n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<9:5> el<9:42>
n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<9:5> el<9:42>
n<> u<99> t<Module_common_item> p<100> c<98> l<9:5> el<9:42>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<9:5> el<9:42>
n<> u<101> t<Non_port_module_item> p<217> c<100> s<120> l<9:5> el<9:42>
n<counter> u<102> t<StringConst> p<103> l<12:9> el<12:16>
n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<12:9> el<12:16>
n<> u<104> t<Bit_select> p<105> l<12:17> el<12:17>
n<> u<105> t<Select> p<106> c<104> l<12:17> el<12:17>
n<> u<106> t<Variable_lvalue> p<112> c<103> s<107> l<12:9> el<12:16>
n<> u<107> t<AssignOp_Assign> p<112> s<111> l<12:17> el<12:18>
n<0> u<108> t<IntConst> p<109> l<12:19> el<12:20>
n<> u<109> t<Primary_literal> p<110> c<108> l<12:19> el<12:20>
n<> u<110> t<Primary> p<111> c<109> l<12:19> el<12:20>
n<> u<111> t<Expression> p<112> c<110> l<12:19> el<12:20>
n<> u<112> t<Operator_assignment> p<113> c<106> l<12:9> el<12:20>
n<> u<113> t<Blocking_assignment> p<114> c<112> l<12:9> el<12:20>
n<> u<114> t<Statement_item> p<115> c<113> l<12:9> el<12:21>
n<> u<115> t<Statement> p<116> c<114> l<12:9> el<12:21>
n<> u<116> t<Statement_or_null> p<117> c<115> l<12:9> el<12:21>
n<> u<117> t<Initial_construct> p<118> c<116> l<11:5> el<12:21>
n<> u<118> t<Module_common_item> p<119> c<117> l<11:5> el<12:21>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<11:5> el<12:21>
n<> u<120> t<Non_port_module_item> p<217> c<119> s<201> l<11:5> el<12:21>
n<> u<121> t<AlwaysKeywd_Always> p<198> s<197> l<13:5> el<13:11>
n<> u<122> t<Edge_Posedge> p<127> s<126> l<13:14> el<13:21>
n<clk> u<123> t<StringConst> p<124> l<13:22> el<13:25>
n<> u<124> t<Primary_literal> p<125> c<123> l<13:22> el<13:25>
n<> u<125> t<Primary> p<126> c<124> l<13:22> el<13:25>
n<> u<126> t<Expression> p<127> c<125> l<13:22> el<13:25>
n<> u<127> t<Event_expression> p<128> c<122> l<13:14> el<13:25>
n<> u<128> t<Event_control> p<129> c<127> l<13:12> el<13:26>
n<> u<129> t<Procedural_timing_control> p<195> c<128> s<194> l<13:12> el<13:26>
n<counter_upd> u<130> t<StringConst> p<131> l<14:9> el<14:20>
n<> u<131> t<Ps_or_hierarchical_identifier> p<134> c<130> s<133> l<14:9> el<14:20>
n<> u<132> t<Bit_select> p<133> l<14:21> el<14:21>
n<> u<133> t<Select> p<134> c<132> l<14:21> el<14:21>
n<> u<134> t<Variable_lvalue> p<185> c<131> s<135> l<14:9> el<14:20>
n<> u<135> t<AssignOp_Assign> p<185> s<184> l<14:21> el<14:22>
n<counter> u<136> t<StringConst> p<155> s<154> l<14:23> el<14:30>
n<> u<137> t<Bit_select> p<154> s<153> l<14:30> el<14:30>
n<CounterWidth> u<138> t<StringConst> p<139> l<14:31> el<14:43>
n<> u<139> t<Primary_literal> p<140> c<138> l<14:31> el<14:43>
n<> u<140> t<Constant_primary> p<141> c<139> l<14:31> el<14:43>
n<> u<141> t<Constant_expression> p<147> c<140> s<146> l<14:31> el<14:43>
n<1> u<142> t<IntConst> p<143> l<14:44> el<14:45>
n<> u<143> t<Primary_literal> p<144> c<142> l<14:44> el<14:45>
n<> u<144> t<Constant_primary> p<145> c<143> l<14:44> el<14:45>
n<> u<145> t<Constant_expression> p<147> c<144> l<14:44> el<14:45>
n<> u<146> t<BinOp_Minus> p<147> s<145> l<14:43> el<14:44>
n<> u<147> t<Constant_expression> p<152> c<141> s<151> l<14:31> el<14:45>
n<0> u<148> t<IntConst> p<149> l<14:46> el<14:47>
n<> u<149> t<Primary_literal> p<150> c<148> l<14:46> el<14:47>
n<> u<150> t<Constant_primary> p<151> c<149> l<14:46> el<14:47>
n<> u<151> t<Constant_expression> p<152> c<150> l<14:46> el<14:47>
n<> u<152> t<Constant_range> p<153> c<147> l<14:31> el<14:47>
n<> u<153> t<Part_select_range> p<154> c<152> l<14:31> el<14:47>
n<> u<154> t<Select> p<155> c<137> l<14:30> el<14:48>
n<> u<155> t<Complex_func_call> p<156> c<136> l<14:23> el<14:48>
n<> u<156> t<Primary> p<157> c<155> l<14:23> el<14:48>
n<> u<157> t<Expression> p<184> c<156> s<183> l<14:23> el<14:48>
n<CounterWidth> u<158> t<StringConst> p<159> l<14:53> el<14:65>
n<> u<159> t<Primary_literal> p<160> c<158> l<14:53> el<14:65>
n<> u<160> t<Primary> p<161> c<159> l<14:53> el<14:65>
n<> u<161> t<Expression> p<167> c<160> s<166> l<14:53> el<14:65>
n<1> u<162> t<IntConst> p<163> l<14:66> el<14:67>
n<> u<163> t<Primary_literal> p<164> c<162> l<14:66> el<14:67>
n<> u<164> t<Primary> p<165> c<163> l<14:66> el<14:67>
n<> u<165> t<Expression> p<167> c<164> l<14:66> el<14:67>
n<> u<166> t<BinOp_Minus> p<167> s<165> l<14:65> el<14:66>
n<> u<167> t<Expression> p<173> c<161> s<172> l<14:53> el<14:67>
n<> u<168> t<Number_1Tickb0> p<169> l<14:68> el<14:72>
n<> u<169> t<Primary_literal> p<170> c<168> l<14:68> el<14:72>
n<> u<170> t<Primary> p<171> c<169> l<14:68> el<14:72>
n<> u<171> t<Expression> p<172> c<170> l<14:68> el<14:72>
n<> u<172> t<Concatenation> p<173> c<171> l<14:67> el<14:73>
n<> u<173> t<Multiple_concatenation> p<174> c<167> l<14:52> el<14:74>
n<> u<174> t<Primary> p<175> c<173> l<14:52> el<14:74>
n<> u<175> t<Expression> p<180> c<174> s<179> l<14:52> el<14:74>
n<> u<176> t<Number_1Tickb1> p<177> l<14:75> el<14:79>
n<> u<177> t<Primary_literal> p<178> c<176> l<14:75> el<14:79>
n<> u<178> t<Primary> p<179> c<177> l<14:75> el<14:79>
n<> u<179> t<Expression> p<180> c<178> l<14:75> el<14:79>
n<> u<180> t<Concatenation> p<181> c<175> l<14:51> el<14:80>
n<> u<181> t<Primary> p<182> c<180> l<14:51> el<14:80>
n<> u<182> t<Expression> p<184> c<181> l<14:51> el<14:80>
n<> u<183> t<BinOp_Plus> p<184> s<182> l<14:49> el<14:50>
n<> u<184> t<Expression> p<185> c<157> l<14:23> el<14:80>
n<> u<185> t<Operator_assignment> p<186> c<134> l<14:9> el<14:80>
n<> u<186> t<Blocking_assignment> p<187> c<185> l<14:9> el<14:80>
n<> u<187> t<Statement_item> p<188> c<186> l<14:9> el<14:81>
n<> u<188> t<Statement> p<189> c<187> l<14:9> el<14:81>
n<> u<189> t<Statement_or_null> p<191> c<188> s<190> l<14:9> el<14:81>
n<> u<190> t<End> p<191> l<15:5> el<15:8>
n<> u<191> t<Seq_block> p<192> c<189> l<13:27> el<15:8>
n<> u<192> t<Statement_item> p<193> c<191> l<13:27> el<15:8>
n<> u<193> t<Statement> p<194> c<192> l<13:27> el<15:8>
n<> u<194> t<Statement_or_null> p<195> c<193> l<13:27> el<15:8>
n<> u<195> t<Procedural_timing_control_statement> p<196> c<129> l<13:12> el<15:8>
n<> u<196> t<Statement_item> p<197> c<195> l<13:12> el<15:8>
n<> u<197> t<Statement> p<198> c<196> l<13:12> el<15:8>
n<> u<198> t<Always_construct> p<199> c<121> l<13:5> el<15:8>
n<> u<199> t<Module_common_item> p<200> c<198> l<13:5> el<15:8>
n<> u<200> t<Module_or_generate_item> p<201> c<199> l<13:5> el<15:8>
n<> u<201> t<Non_port_module_item> p<217> c<200> s<216> l<13:5> el<15:8>
n<out> u<202> t<StringConst> p<203> l<16:12> el<16:15>
n<> u<203> t<Ps_or_hierarchical_identifier> p<206> c<202> s<205> l<16:12> el<16:15>
n<> u<204> t<Constant_bit_select> p<205> l<16:16> el<16:16>
n<> u<205> t<Constant_select> p<206> c<204> l<16:16> el<16:16>
n<> u<206> t<Net_lvalue> p<211> c<203> s<210> l<16:12> el<16:15>
n<counter_upd> u<207> t<StringConst> p<208> l<16:18> el<16:29>
n<> u<208> t<Primary_literal> p<209> c<207> l<16:18> el<16:29>
n<> u<209> t<Primary> p<210> c<208> l<16:18> el<16:29>
n<> u<210> t<Expression> p<211> c<209> l<16:18> el<16:29>
n<> u<211> t<Net_assignment> p<212> c<206> l<16:12> el<16:29>
n<> u<212> t<List_of_net_assignments> p<213> c<211> l<16:12> el<16:29>
n<> u<213> t<Continuous_assign> p<214> c<212> l<16:5> el<16:30>
n<> u<214> t<Module_common_item> p<215> c<213> l<16:5> el<16:30>
n<> u<215> t<Module_or_generate_item> p<216> c<214> l<16:5> el<16:30>
n<> u<216> t<Non_port_module_item> p<217> c<215> l<16:5> el<16:30>
n<> u<217> t<Module_declaration> p<218> c<51> l<1:1> el<18:10>
n<> u<218> t<Description> p<219> c<217> l<1:1> el<18:10>
n<> u<219> t<Source_text> p<220> c<218> l<1:1> el<18:10>
n<> u<220> t<Top_level_rule> l<1:1> el<19:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/ConcatWidth/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/ConcatWidth/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/ConcatWidth/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@top
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@top
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_ref_var: , line:37:19, endln:37:26
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:18:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (clk), line:4:17, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:4:17, parent:work@top
        |vpiName:clk
        |vpiFullName:work@top.clk
        |vpiNetType:36
  |vpiPort:
  \_port: (out), line:5:37, parent:work@top
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, parent:work@top
        |vpiName:out
        |vpiFullName:work@top.out
        |vpiNetType:36
  |vpiProcess:
  \_initial: , parent:work@top
    |vpiStmt:
    \_assignment: , line:12:9, endln:12:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:12:19, endln:12:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiLhs:
      \_ref_obj: (work@top.counter), line:12:9, endln:12:16
        |vpiName:counter
        |vpiFullName:work@top.counter
        |vpiActual:
        \_logic_var: (work@top.counter), line:8:18, endln:8:25, parent:work@top
          |vpiName:counter
          |vpiFullName:work@top.counter
          |vpiAutomatic:1
          |vpiVisibility:1
          |vpiRange:
          \_range: , line:8:12, endln:8:16
            |vpiLeftRange:
            \_constant: , line:8:12, endln:8:14
              |vpiConstType:9
              |vpiDecompile:63
              |vpiSize:64
              |UINT:63
            |vpiRightRange:
            \_constant: , line:8:15, endln:8:16
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
  |vpiProcess:
  \_always: , line:13:5, endln:15:8, parent:work@top
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:13:12, endln:15:8
      |vpiCondition:
      \_operation: , line:13:14, endln:13:21
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:13:22, endln:13:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:17, endln:4:20, parent:work@top
            |vpiName:clk
            |vpiFullName:work@top.clk
            |vpiNetType:36
      |vpiStmt:
      \_begin: (work@top), line:13:27, endln:15:8
        |vpiFullName:work@top
        |vpiStmt:
        \_assignment: , line:14:9, endln:14:80, parent:work@top
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:14:23, endln:14:48, parent:work@top
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , line:14:23, endln:14:48, parent:work@top.counter
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: counter (work@top.counter)
              |vpiLeftRange:
              \_operation: , line:14:31, endln:14:43, parent:work@top
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.CounterWidth), line:14:31, endln:14:43, parent:work@top
                  |vpiName:CounterWidth
                  |vpiFullName:work@top.CounterWidth
                  |vpiActual:
                  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |UINT:32
                    |vpiTypespec:
                    \_int_typespec: (CounterWidth), line:2:15, endln:2:18, parent:work@top.CounterWidth
                      |vpiName:CounterWidth
                |vpiOperand:
                \_constant: , line:14:44, endln:14:45
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
              |vpiRightRange:
              \_constant: , line:14:46, endln:14:47
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_operation: , line:14:51, endln:14:80
              |vpiOpType:33
              |vpiOperand:
              \_operation: , line:14:52, endln:14:74
                |vpiOpType:34
                |vpiOperand:
                \_operation: , line:14:53, endln:14:65
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.CounterWidth), line:14:53, endln:14:65
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |vpiActual:
                    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
                  |vpiOperand:
                  \_constant: , line:14:66, endln:14:67
                    |vpiConstType:9
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                |vpiOperand:
                \_operation: , line:14:68, endln:14:72
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:14:68, endln:14:72
                    |vpiConstType:3
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
              |vpiOperand:
              \_constant: , line:14:75, endln:14:79
                |vpiConstType:3
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
          |vpiLhs:
          \_ref_obj: (work@top.counter_upd), line:14:9, endln:14:20, parent:work@top
            |vpiName:counter_upd
            |vpiFullName:work@top.counter_upd
            |vpiActual:
            \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41, parent:work@top
              |vpiName:counter_upd
              |vpiFullName:work@top.counter_upd
              |vpiAutomatic:1
              |vpiVisibility:1
              |vpiRange:
              \_range: , line:9:12, endln:9:28
                |vpiLeftRange:
                \_constant: , line:9:12, endln:9:24
                  |vpiConstType:7
                  |vpiDecompile:31
                  |vpiSize:64
                  |INT:31
                |vpiRightRange:
                \_constant: , line:9:27, endln:9:28
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:29, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.counter_upd), line:16:18, endln:16:29
      |vpiName:counter_upd
      |vpiFullName:work@top.counter_upd
    |vpiLhs:
    \_ref_obj: (work@top.out), line:16:12, endln:16:15
      |vpiName:out
      |vpiFullName:work@top.out
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:17, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.out), line:5:37, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.counter), line:8:18, parent:work@top
    |vpiName:counter
    |vpiFullName:work@top.counter
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.counter_upd), line:9:30, parent:work@top
    |vpiName:counter_upd
    |vpiFullName:work@top.counter_upd
    |vpiNetType:36
  |vpiParameter:
  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
    |vpiName:CounterWidth
    |vpiFullName:work@top.CounterWidth
    |UINT:32
    |vpiTypespec:
    \_int_typespec: (CounterWidth), line:2:15, endln:2:18, parent:work@top.CounterWidth
      |vpiName:CounterWidth
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:36, parent:work@top
    |vpiRhs:
    \_constant: , line:2:34, endln:2:36
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (CounterWidth), line:2:15, endln:2:18, parent:work@top.CounterWidth
    |vpiLhs:
    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:18:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (clk), line:4:17, endln:4:20, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), parent:clk
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:4:17, endln:4:20, parent:work@top
        |vpiName:clk
        |vpiFullName:work@top.clk
        |vpiNetType:36
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:18:10
  |vpiPort:
  \_port: (out), line:5:37, endln:5:40, parent:work@top
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out), parent:out
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40, parent:work@top
        |vpiName:out
        |vpiFullName:work@top.out
        |vpiNetType:36
        |vpiRange:
        \_range: , line:5:19, endln:5:35
          |vpiLeftRange:
          \_constant: , line:5:19, endln:5:31
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:5:34, endln:5:35
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:18:10
  |vpiProcess:
  \_initial: , parent:work@top
    |vpiStmt:
    \_assignment: , line:12:9, endln:12:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:12:19, endln:12:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiLhs:
      \_ref_obj: (work@top.counter), line:12:9, endln:12:16
        |vpiName:counter
        |vpiFullName:work@top.counter
        |vpiActual:
        \_logic_var: (work@top.counter), line:8:18, endln:8:25, parent:work@top
          |vpiName:counter
          |vpiFullName:work@top.counter
          |vpiAutomatic:1
          |vpiVisibility:1
          |vpiRange:
          \_range: , line:8:12, endln:8:16
            |vpiLeftRange:
            \_constant: , line:8:12, endln:8:14
              |vpiConstType:9
              |vpiDecompile:63
              |vpiSize:64
              |UINT:63
            |vpiRightRange:
            \_constant: , line:8:15, endln:8:16
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
  |vpiProcess:
  \_always: , line:13:5, endln:15:8, parent:work@top
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:13:12, endln:15:8
      |vpiCondition:
      \_operation: , line:13:14, endln:13:21
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:13:22, endln:13:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:17, endln:4:20, parent:work@top
      |vpiStmt:
      \_begin: (work@top), line:13:27, endln:15:8
        |vpiFullName:work@top
        |vpiStmt:
        \_assignment: , line:14:9, endln:14:80, parent:work@top
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:14:23, endln:14:48
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , line:14:23, endln:14:48, parent:work@top.counter
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (work@top.counter), parent:work@top.counter
              |vpiLeftRange:
              \_operation: , line:14:31, endln:14:43
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.counter.CounterWidth), line:14:31, endln:14:43
                  |vpiName:CounterWidth
                  |vpiFullName:work@top.counter.CounterWidth
                  |vpiActual:
                  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |UINT:32
                    |vpiTypespec:
                    \_int_typespec: (CounterWidth), line:2:15, endln:2:18, parent:work@top.CounterWidth
                      |vpiName:CounterWidth
                |vpiOperand:
                \_constant: , line:14:44, endln:14:45
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
              |vpiRightRange:
              \_constant: , line:14:46, endln:14:47
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_operation: , line:14:51, endln:14:80
              |vpiOpType:33
              |vpiOperand:
              \_operation: , line:14:52, endln:14:74
                |vpiOpType:34
                |vpiOperand:
                \_operation: , line:14:53, endln:14:65
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.CounterWidth), line:14:53, endln:14:65
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |vpiActual:
                    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
                  |vpiOperand:
                  \_constant: , line:14:66, endln:14:67
                    |vpiConstType:9
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                |vpiOperand:
                \_operation: , line:14:68, endln:14:72
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:14:68, endln:14:72
                    |vpiConstType:3
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
              |vpiOperand:
              \_constant: , line:14:75, endln:14:79
                |vpiConstType:3
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
          |vpiLhs:
          \_ref_obj: (work@top.counter_upd), line:14:9, endln:14:20
            |vpiName:counter_upd
            |vpiFullName:work@top.counter_upd
            |vpiActual:
            \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41, parent:work@top
              |vpiName:counter_upd
              |vpiFullName:work@top.counter_upd
              |vpiAutomatic:1
              |vpiVisibility:1
              |vpiRange:
              \_range: , line:9:12, endln:9:28
                |vpiLeftRange:
                \_constant: , line:9:12, endln:9:24
                  |vpiConstType:7
                  |vpiDecompile:31
                  |vpiSize:64
                  |INT:31
                |vpiRightRange:
                \_constant: , line:9:27, endln:9:28
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:29, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.counter_upd), line:16:18, endln:16:29
      |vpiName:counter_upd
      |vpiFullName:work@top.counter_upd
      |vpiActual:
      \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.out), line:16:12, endln:16:15
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:17, endln:4:20, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.out), line:5:37, endln:5:40, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.counter), line:8:18, endln:8:25, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:36, parent:work@top
    |vpiRhs:
    \_constant: , line:2:34, endln:2:36
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (CounterWidth), line:2:15, endln:2:18, parent:work@top.CounterWidth
        |vpiName:CounterWidth
    |vpiLhs:
    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:36, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

