-- This circuit implements the IBM RANDU version of a linear congruential generator
--
-- entity name: g06_RANDU
--
-- Copyright (C) 2017 Abbas Yadollahi - He Qian Wang
-- Version 1.0
-- Author: Abbas Yadollahi (abbas.yadollahi@mail.mcgill.ca) - He Qian Wang (he.q.wang@mail.mcgill.ca)
-- Date: Oct/18/2017

library ieee; -- Allows use of the std_logic_vector type
use ieee.std_logic_1164.all;

entity g00_RANDU is
port( seed                : instd_logic_vector(31 downto0);
      rand                : outstd_logic_vector(31 downto0) );
end g00_RANDU;