$comment
	File created using the following command:
		vcd file Aula14.msim.vcd -direction
$end
$date
	Wed Oct 27 22:23:37 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula14_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ REG_RS [31] $end
$var wire 1 \ REG_RS [30] $end
$var wire 1 ] REG_RS [29] $end
$var wire 1 ^ REG_RS [28] $end
$var wire 1 _ REG_RS [27] $end
$var wire 1 ` REG_RS [26] $end
$var wire 1 a REG_RS [25] $end
$var wire 1 b REG_RS [24] $end
$var wire 1 c REG_RS [23] $end
$var wire 1 d REG_RS [22] $end
$var wire 1 e REG_RS [21] $end
$var wire 1 f REG_RS [20] $end
$var wire 1 g REG_RS [19] $end
$var wire 1 h REG_RS [18] $end
$var wire 1 i REG_RS [17] $end
$var wire 1 j REG_RS [16] $end
$var wire 1 k REG_RS [15] $end
$var wire 1 l REG_RS [14] $end
$var wire 1 m REG_RS [13] $end
$var wire 1 n REG_RS [12] $end
$var wire 1 o REG_RS [11] $end
$var wire 1 p REG_RS [10] $end
$var wire 1 q REG_RS [9] $end
$var wire 1 r REG_RS [8] $end
$var wire 1 s REG_RS [7] $end
$var wire 1 t REG_RS [6] $end
$var wire 1 u REG_RS [5] $end
$var wire 1 v REG_RS [4] $end
$var wire 1 w REG_RS [3] $end
$var wire 1 x REG_RS [2] $end
$var wire 1 y REG_RS [1] $end
$var wire 1 z REG_RS [0] $end
$var wire 1 { REG_RT [31] $end
$var wire 1 | REG_RT [30] $end
$var wire 1 } REG_RT [29] $end
$var wire 1 ~ REG_RT [28] $end
$var wire 1 !! REG_RT [27] $end
$var wire 1 "! REG_RT [26] $end
$var wire 1 #! REG_RT [25] $end
$var wire 1 $! REG_RT [24] $end
$var wire 1 %! REG_RT [23] $end
$var wire 1 &! REG_RT [22] $end
$var wire 1 '! REG_RT [21] $end
$var wire 1 (! REG_RT [20] $end
$var wire 1 )! REG_RT [19] $end
$var wire 1 *! REG_RT [18] $end
$var wire 1 +! REG_RT [17] $end
$var wire 1 ,! REG_RT [16] $end
$var wire 1 -! REG_RT [15] $end
$var wire 1 .! REG_RT [14] $end
$var wire 1 /! REG_RT [13] $end
$var wire 1 0! REG_RT [12] $end
$var wire 1 1! REG_RT [11] $end
$var wire 1 2! REG_RT [10] $end
$var wire 1 3! REG_RT [9] $end
$var wire 1 4! REG_RT [8] $end
$var wire 1 5! REG_RT [7] $end
$var wire 1 6! REG_RT [6] $end
$var wire 1 7! REG_RT [5] $end
$var wire 1 8! REG_RT [4] $end
$var wire 1 9! REG_RT [3] $end
$var wire 1 :! REG_RT [2] $end
$var wire 1 ;! REG_RT [1] $end
$var wire 1 <! REG_RT [0] $end
$var wire 1 =! RESULTADO [31] $end
$var wire 1 >! RESULTADO [30] $end
$var wire 1 ?! RESULTADO [29] $end
$var wire 1 @! RESULTADO [28] $end
$var wire 1 A! RESULTADO [27] $end
$var wire 1 B! RESULTADO [26] $end
$var wire 1 C! RESULTADO [25] $end
$var wire 1 D! RESULTADO [24] $end
$var wire 1 E! RESULTADO [23] $end
$var wire 1 F! RESULTADO [22] $end
$var wire 1 G! RESULTADO [21] $end
$var wire 1 H! RESULTADO [20] $end
$var wire 1 I! RESULTADO [19] $end
$var wire 1 J! RESULTADO [18] $end
$var wire 1 K! RESULTADO [17] $end
$var wire 1 L! RESULTADO [16] $end
$var wire 1 M! RESULTADO [15] $end
$var wire 1 N! RESULTADO [14] $end
$var wire 1 O! RESULTADO [13] $end
$var wire 1 P! RESULTADO [12] $end
$var wire 1 Q! RESULTADO [11] $end
$var wire 1 R! RESULTADO [10] $end
$var wire 1 S! RESULTADO [9] $end
$var wire 1 T! RESULTADO [8] $end
$var wire 1 U! RESULTADO [7] $end
$var wire 1 V! RESULTADO [6] $end
$var wire 1 W! RESULTADO [5] $end
$var wire 1 X! RESULTADO [4] $end
$var wire 1 Y! RESULTADO [3] $end
$var wire 1 Z! RESULTADO [2] $end
$var wire 1 [! RESULTADO [1] $end
$var wire 1 \! RESULTADO [0] $end

$scope module i1 $end
$var wire 1 ]! gnd $end
$var wire 1 ^! vcc $end
$var wire 1 _! unknown $end
$var wire 1 `! devoe $end
$var wire 1 a! devclrn $end
$var wire 1 b! devpor $end
$var wire 1 c! ww_devoe $end
$var wire 1 d! ww_devclrn $end
$var wire 1 e! ww_devpor $end
$var wire 1 f! ww_CLOCK_50 $end
$var wire 1 g! ww_HEX0 [6] $end
$var wire 1 h! ww_HEX0 [5] $end
$var wire 1 i! ww_HEX0 [4] $end
$var wire 1 j! ww_HEX0 [3] $end
$var wire 1 k! ww_HEX0 [2] $end
$var wire 1 l! ww_HEX0 [1] $end
$var wire 1 m! ww_HEX0 [0] $end
$var wire 1 n! ww_HEX1 [6] $end
$var wire 1 o! ww_HEX1 [5] $end
$var wire 1 p! ww_HEX1 [4] $end
$var wire 1 q! ww_HEX1 [3] $end
$var wire 1 r! ww_HEX1 [2] $end
$var wire 1 s! ww_HEX1 [1] $end
$var wire 1 t! ww_HEX1 [0] $end
$var wire 1 u! ww_HEX2 [6] $end
$var wire 1 v! ww_HEX2 [5] $end
$var wire 1 w! ww_HEX2 [4] $end
$var wire 1 x! ww_HEX2 [3] $end
$var wire 1 y! ww_HEX2 [2] $end
$var wire 1 z! ww_HEX2 [1] $end
$var wire 1 {! ww_HEX2 [0] $end
$var wire 1 |! ww_HEX3 [6] $end
$var wire 1 }! ww_HEX3 [5] $end
$var wire 1 ~! ww_HEX3 [4] $end
$var wire 1 !" ww_HEX3 [3] $end
$var wire 1 "" ww_HEX3 [2] $end
$var wire 1 #" ww_HEX3 [1] $end
$var wire 1 $" ww_HEX3 [0] $end
$var wire 1 %" ww_HEX4 [6] $end
$var wire 1 &" ww_HEX4 [5] $end
$var wire 1 '" ww_HEX4 [4] $end
$var wire 1 (" ww_HEX4 [3] $end
$var wire 1 )" ww_HEX4 [2] $end
$var wire 1 *" ww_HEX4 [1] $end
$var wire 1 +" ww_HEX4 [0] $end
$var wire 1 ," ww_HEX5 [6] $end
$var wire 1 -" ww_HEX5 [5] $end
$var wire 1 ." ww_HEX5 [4] $end
$var wire 1 /" ww_HEX5 [3] $end
$var wire 1 0" ww_HEX5 [2] $end
$var wire 1 1" ww_HEX5 [1] $end
$var wire 1 2" ww_HEX5 [0] $end
$var wire 1 3" ww_KEY [3] $end
$var wire 1 4" ww_KEY [2] $end
$var wire 1 5" ww_KEY [1] $end
$var wire 1 6" ww_KEY [0] $end
$var wire 1 7" ww_FPGA_RESET_N $end
$var wire 1 8" ww_RESULTADO [31] $end
$var wire 1 9" ww_RESULTADO [30] $end
$var wire 1 :" ww_RESULTADO [29] $end
$var wire 1 ;" ww_RESULTADO [28] $end
$var wire 1 <" ww_RESULTADO [27] $end
$var wire 1 =" ww_RESULTADO [26] $end
$var wire 1 >" ww_RESULTADO [25] $end
$var wire 1 ?" ww_RESULTADO [24] $end
$var wire 1 @" ww_RESULTADO [23] $end
$var wire 1 A" ww_RESULTADO [22] $end
$var wire 1 B" ww_RESULTADO [21] $end
$var wire 1 C" ww_RESULTADO [20] $end
$var wire 1 D" ww_RESULTADO [19] $end
$var wire 1 E" ww_RESULTADO [18] $end
$var wire 1 F" ww_RESULTADO [17] $end
$var wire 1 G" ww_RESULTADO [16] $end
$var wire 1 H" ww_RESULTADO [15] $end
$var wire 1 I" ww_RESULTADO [14] $end
$var wire 1 J" ww_RESULTADO [13] $end
$var wire 1 K" ww_RESULTADO [12] $end
$var wire 1 L" ww_RESULTADO [11] $end
$var wire 1 M" ww_RESULTADO [10] $end
$var wire 1 N" ww_RESULTADO [9] $end
$var wire 1 O" ww_RESULTADO [8] $end
$var wire 1 P" ww_RESULTADO [7] $end
$var wire 1 Q" ww_RESULTADO [6] $end
$var wire 1 R" ww_RESULTADO [5] $end
$var wire 1 S" ww_RESULTADO [4] $end
$var wire 1 T" ww_RESULTADO [3] $end
$var wire 1 U" ww_RESULTADO [2] $end
$var wire 1 V" ww_RESULTADO [1] $end
$var wire 1 W" ww_RESULTADO [0] $end
$var wire 1 X" ww_REG_RS [31] $end
$var wire 1 Y" ww_REG_RS [30] $end
$var wire 1 Z" ww_REG_RS [29] $end
$var wire 1 [" ww_REG_RS [28] $end
$var wire 1 \" ww_REG_RS [27] $end
$var wire 1 ]" ww_REG_RS [26] $end
$var wire 1 ^" ww_REG_RS [25] $end
$var wire 1 _" ww_REG_RS [24] $end
$var wire 1 `" ww_REG_RS [23] $end
$var wire 1 a" ww_REG_RS [22] $end
$var wire 1 b" ww_REG_RS [21] $end
$var wire 1 c" ww_REG_RS [20] $end
$var wire 1 d" ww_REG_RS [19] $end
$var wire 1 e" ww_REG_RS [18] $end
$var wire 1 f" ww_REG_RS [17] $end
$var wire 1 g" ww_REG_RS [16] $end
$var wire 1 h" ww_REG_RS [15] $end
$var wire 1 i" ww_REG_RS [14] $end
$var wire 1 j" ww_REG_RS [13] $end
$var wire 1 k" ww_REG_RS [12] $end
$var wire 1 l" ww_REG_RS [11] $end
$var wire 1 m" ww_REG_RS [10] $end
$var wire 1 n" ww_REG_RS [9] $end
$var wire 1 o" ww_REG_RS [8] $end
$var wire 1 p" ww_REG_RS [7] $end
$var wire 1 q" ww_REG_RS [6] $end
$var wire 1 r" ww_REG_RS [5] $end
$var wire 1 s" ww_REG_RS [4] $end
$var wire 1 t" ww_REG_RS [3] $end
$var wire 1 u" ww_REG_RS [2] $end
$var wire 1 v" ww_REG_RS [1] $end
$var wire 1 w" ww_REG_RS [0] $end
$var wire 1 x" ww_REG_RT [31] $end
$var wire 1 y" ww_REG_RT [30] $end
$var wire 1 z" ww_REG_RT [29] $end
$var wire 1 {" ww_REG_RT [28] $end
$var wire 1 |" ww_REG_RT [27] $end
$var wire 1 }" ww_REG_RT [26] $end
$var wire 1 ~" ww_REG_RT [25] $end
$var wire 1 !# ww_REG_RT [24] $end
$var wire 1 "# ww_REG_RT [23] $end
$var wire 1 ## ww_REG_RT [22] $end
$var wire 1 $# ww_REG_RT [21] $end
$var wire 1 %# ww_REG_RT [20] $end
$var wire 1 &# ww_REG_RT [19] $end
$var wire 1 '# ww_REG_RT [18] $end
$var wire 1 (# ww_REG_RT [17] $end
$var wire 1 )# ww_REG_RT [16] $end
$var wire 1 *# ww_REG_RT [15] $end
$var wire 1 +# ww_REG_RT [14] $end
$var wire 1 ,# ww_REG_RT [13] $end
$var wire 1 -# ww_REG_RT [12] $end
$var wire 1 .# ww_REG_RT [11] $end
$var wire 1 /# ww_REG_RT [10] $end
$var wire 1 0# ww_REG_RT [9] $end
$var wire 1 1# ww_REG_RT [8] $end
$var wire 1 2# ww_REG_RT [7] $end
$var wire 1 3# ww_REG_RT [6] $end
$var wire 1 4# ww_REG_RT [5] $end
$var wire 1 5# ww_REG_RT [4] $end
$var wire 1 6# ww_REG_RT [3] $end
$var wire 1 7# ww_REG_RT [2] $end
$var wire 1 8# ww_REG_RT [1] $end
$var wire 1 9# ww_REG_RT [0] $end
$var wire 1 :# ww_LEDR [9] $end
$var wire 1 ;# ww_LEDR [8] $end
$var wire 1 <# ww_LEDR [7] $end
$var wire 1 =# ww_LEDR [6] $end
$var wire 1 ># ww_LEDR [5] $end
$var wire 1 ?# ww_LEDR [4] $end
$var wire 1 @# ww_LEDR [3] $end
$var wire 1 A# ww_LEDR [2] $end
$var wire 1 B# ww_LEDR [1] $end
$var wire 1 C# ww_LEDR [0] $end
$var wire 1 D# \KEY[2]~input_o\ $end
$var wire 1 E# \KEY[3]~input_o\ $end
$var wire 1 F# \FPGA_RESET_N~input_o\ $end
$var wire 1 G# \HEX0[0]~output_o\ $end
$var wire 1 H# \HEX0[1]~output_o\ $end
$var wire 1 I# \HEX0[2]~output_o\ $end
$var wire 1 J# \HEX0[3]~output_o\ $end
$var wire 1 K# \HEX0[4]~output_o\ $end
$var wire 1 L# \HEX0[5]~output_o\ $end
$var wire 1 M# \HEX0[6]~output_o\ $end
$var wire 1 N# \HEX1[0]~output_o\ $end
$var wire 1 O# \HEX1[1]~output_o\ $end
$var wire 1 P# \HEX1[2]~output_o\ $end
$var wire 1 Q# \HEX1[3]~output_o\ $end
$var wire 1 R# \HEX1[4]~output_o\ $end
$var wire 1 S# \HEX1[5]~output_o\ $end
$var wire 1 T# \HEX1[6]~output_o\ $end
$var wire 1 U# \HEX2[0]~output_o\ $end
$var wire 1 V# \HEX2[1]~output_o\ $end
$var wire 1 W# \HEX2[2]~output_o\ $end
$var wire 1 X# \HEX2[3]~output_o\ $end
$var wire 1 Y# \HEX2[4]~output_o\ $end
$var wire 1 Z# \HEX2[5]~output_o\ $end
$var wire 1 [# \HEX2[6]~output_o\ $end
$var wire 1 \# \HEX3[0]~output_o\ $end
$var wire 1 ]# \HEX3[1]~output_o\ $end
$var wire 1 ^# \HEX3[2]~output_o\ $end
$var wire 1 _# \HEX3[3]~output_o\ $end
$var wire 1 `# \HEX3[4]~output_o\ $end
$var wire 1 a# \HEX3[5]~output_o\ $end
$var wire 1 b# \HEX3[6]~output_o\ $end
$var wire 1 c# \HEX4[0]~output_o\ $end
$var wire 1 d# \HEX4[1]~output_o\ $end
$var wire 1 e# \HEX4[2]~output_o\ $end
$var wire 1 f# \HEX4[3]~output_o\ $end
$var wire 1 g# \HEX4[4]~output_o\ $end
$var wire 1 h# \HEX4[5]~output_o\ $end
$var wire 1 i# \HEX4[6]~output_o\ $end
$var wire 1 j# \HEX5[0]~output_o\ $end
$var wire 1 k# \HEX5[1]~output_o\ $end
$var wire 1 l# \HEX5[2]~output_o\ $end
$var wire 1 m# \HEX5[3]~output_o\ $end
$var wire 1 n# \HEX5[4]~output_o\ $end
$var wire 1 o# \HEX5[5]~output_o\ $end
$var wire 1 p# \HEX5[6]~output_o\ $end
$var wire 1 q# \RESULTADO[0]~output_o\ $end
$var wire 1 r# \RESULTADO[1]~output_o\ $end
$var wire 1 s# \RESULTADO[2]~output_o\ $end
$var wire 1 t# \RESULTADO[3]~output_o\ $end
$var wire 1 u# \RESULTADO[4]~output_o\ $end
$var wire 1 v# \RESULTADO[5]~output_o\ $end
$var wire 1 w# \RESULTADO[6]~output_o\ $end
$var wire 1 x# \RESULTADO[7]~output_o\ $end
$var wire 1 y# \RESULTADO[8]~output_o\ $end
$var wire 1 z# \RESULTADO[9]~output_o\ $end
$var wire 1 {# \RESULTADO[10]~output_o\ $end
$var wire 1 |# \RESULTADO[11]~output_o\ $end
$var wire 1 }# \RESULTADO[12]~output_o\ $end
$var wire 1 ~# \RESULTADO[13]~output_o\ $end
$var wire 1 !$ \RESULTADO[14]~output_o\ $end
$var wire 1 "$ \RESULTADO[15]~output_o\ $end
$var wire 1 #$ \RESULTADO[16]~output_o\ $end
$var wire 1 $$ \RESULTADO[17]~output_o\ $end
$var wire 1 %$ \RESULTADO[18]~output_o\ $end
$var wire 1 &$ \RESULTADO[19]~output_o\ $end
$var wire 1 '$ \RESULTADO[20]~output_o\ $end
$var wire 1 ($ \RESULTADO[21]~output_o\ $end
$var wire 1 )$ \RESULTADO[22]~output_o\ $end
$var wire 1 *$ \RESULTADO[23]~output_o\ $end
$var wire 1 +$ \RESULTADO[24]~output_o\ $end
$var wire 1 ,$ \RESULTADO[25]~output_o\ $end
$var wire 1 -$ \RESULTADO[26]~output_o\ $end
$var wire 1 .$ \RESULTADO[27]~output_o\ $end
$var wire 1 /$ \RESULTADO[28]~output_o\ $end
$var wire 1 0$ \RESULTADO[29]~output_o\ $end
$var wire 1 1$ \RESULTADO[30]~output_o\ $end
$var wire 1 2$ \RESULTADO[31]~output_o\ $end
$var wire 1 3$ \REG_RS[0]~output_o\ $end
$var wire 1 4$ \REG_RS[1]~output_o\ $end
$var wire 1 5$ \REG_RS[2]~output_o\ $end
$var wire 1 6$ \REG_RS[3]~output_o\ $end
$var wire 1 7$ \REG_RS[4]~output_o\ $end
$var wire 1 8$ \REG_RS[5]~output_o\ $end
$var wire 1 9$ \REG_RS[6]~output_o\ $end
$var wire 1 :$ \REG_RS[7]~output_o\ $end
$var wire 1 ;$ \REG_RS[8]~output_o\ $end
$var wire 1 <$ \REG_RS[9]~output_o\ $end
$var wire 1 =$ \REG_RS[10]~output_o\ $end
$var wire 1 >$ \REG_RS[11]~output_o\ $end
$var wire 1 ?$ \REG_RS[12]~output_o\ $end
$var wire 1 @$ \REG_RS[13]~output_o\ $end
$var wire 1 A$ \REG_RS[14]~output_o\ $end
$var wire 1 B$ \REG_RS[15]~output_o\ $end
$var wire 1 C$ \REG_RS[16]~output_o\ $end
$var wire 1 D$ \REG_RS[17]~output_o\ $end
$var wire 1 E$ \REG_RS[18]~output_o\ $end
$var wire 1 F$ \REG_RS[19]~output_o\ $end
$var wire 1 G$ \REG_RS[20]~output_o\ $end
$var wire 1 H$ \REG_RS[21]~output_o\ $end
$var wire 1 I$ \REG_RS[22]~output_o\ $end
$var wire 1 J$ \REG_RS[23]~output_o\ $end
$var wire 1 K$ \REG_RS[24]~output_o\ $end
$var wire 1 L$ \REG_RS[25]~output_o\ $end
$var wire 1 M$ \REG_RS[26]~output_o\ $end
$var wire 1 N$ \REG_RS[27]~output_o\ $end
$var wire 1 O$ \REG_RS[28]~output_o\ $end
$var wire 1 P$ \REG_RS[29]~output_o\ $end
$var wire 1 Q$ \REG_RS[30]~output_o\ $end
$var wire 1 R$ \REG_RS[31]~output_o\ $end
$var wire 1 S$ \REG_RT[0]~output_o\ $end
$var wire 1 T$ \REG_RT[1]~output_o\ $end
$var wire 1 U$ \REG_RT[2]~output_o\ $end
$var wire 1 V$ \REG_RT[3]~output_o\ $end
$var wire 1 W$ \REG_RT[4]~output_o\ $end
$var wire 1 X$ \REG_RT[5]~output_o\ $end
$var wire 1 Y$ \REG_RT[6]~output_o\ $end
$var wire 1 Z$ \REG_RT[7]~output_o\ $end
$var wire 1 [$ \REG_RT[8]~output_o\ $end
$var wire 1 \$ \REG_RT[9]~output_o\ $end
$var wire 1 ]$ \REG_RT[10]~output_o\ $end
$var wire 1 ^$ \REG_RT[11]~output_o\ $end
$var wire 1 _$ \REG_RT[12]~output_o\ $end
$var wire 1 `$ \REG_RT[13]~output_o\ $end
$var wire 1 a$ \REG_RT[14]~output_o\ $end
$var wire 1 b$ \REG_RT[15]~output_o\ $end
$var wire 1 c$ \REG_RT[16]~output_o\ $end
$var wire 1 d$ \REG_RT[17]~output_o\ $end
$var wire 1 e$ \REG_RT[18]~output_o\ $end
$var wire 1 f$ \REG_RT[19]~output_o\ $end
$var wire 1 g$ \REG_RT[20]~output_o\ $end
$var wire 1 h$ \REG_RT[21]~output_o\ $end
$var wire 1 i$ \REG_RT[22]~output_o\ $end
$var wire 1 j$ \REG_RT[23]~output_o\ $end
$var wire 1 k$ \REG_RT[24]~output_o\ $end
$var wire 1 l$ \REG_RT[25]~output_o\ $end
$var wire 1 m$ \REG_RT[26]~output_o\ $end
$var wire 1 n$ \REG_RT[27]~output_o\ $end
$var wire 1 o$ \REG_RT[28]~output_o\ $end
$var wire 1 p$ \REG_RT[29]~output_o\ $end
$var wire 1 q$ \REG_RT[30]~output_o\ $end
$var wire 1 r$ \REG_RT[31]~output_o\ $end
$var wire 1 s$ \LEDR[0]~output_o\ $end
$var wire 1 t$ \LEDR[1]~output_o\ $end
$var wire 1 u$ \LEDR[2]~output_o\ $end
$var wire 1 v$ \LEDR[3]~output_o\ $end
$var wire 1 w$ \LEDR[4]~output_o\ $end
$var wire 1 x$ \LEDR[5]~output_o\ $end
$var wire 1 y$ \LEDR[6]~output_o\ $end
$var wire 1 z$ \LEDR[7]~output_o\ $end
$var wire 1 {$ \LEDR[8]~output_o\ $end
$var wire 1 |$ \LEDR[9]~output_o\ $end
$var wire 1 }$ \KEY[0]~input_o\ $end
$var wire 1 ~$ \CLOCK_50~input_o\ $end
$var wire 1 !% \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 "% \detectorSub0|saidaQ~q\ $end
$var wire 1 #% \detectorSub0|saida~combout\ $end
$var wire 1 $% \PC|DOUT[2]~0_combout\ $end
$var wire 1 %% \KEY[1]~input_o\ $end
$var wire 1 &% \detectorSub1|saidaQ~0_combout\ $end
$var wire 1 '% \detectorSub1|saidaQ~q\ $end
$var wire 1 (% \detectorSub1|saida~combout\ $end
$var wire 1 )% \SOMADOR|Add0~9_sumout\ $end
$var wire 1 *% \SOMADOR|Add0~10\ $end
$var wire 1 +% \SOMADOR|Add0~17_sumout\ $end
$var wire 1 ,% \SOMADOR|Add0~18\ $end
$var wire 1 -% \SOMADOR|Add0~13_sumout\ $end
$var wire 1 .% \SOMADOR|Add0~14\ $end
$var wire 1 /% \SOMADOR|Add0~5_sumout\ $end
$var wire 1 0% \SOMADOR|Add0~6\ $end
$var wire 1 1% \SOMADOR|Add0~1_sumout\ $end
$var wire 1 2% \BANCO_REGISTRADORES|Equal0~0_combout\ $end
$var wire 1 3% \MEMORIA_INSTRUCAO|memROM~2_combout\ $end
$var wire 1 4% \MEMORIA_INSTRUCAO|memROM~1_combout\ $end
$var wire 1 5% \MEMORIA_INSTRUCAO|memROM~0_combout\ $end
$var wire 1 6% \ULA|Add0~130_cout\ $end
$var wire 1 7% \ULA|Add0~1_sumout\ $end
$var wire 1 8% \BANCO_REGISTRADORES|saidaB[0]~0_combout\ $end
$var wire 1 9% \MEMORIA_DADOS|ram~117_combout\ $end
$var wire 1 :% \MEMORIA_DADOS|ram~66_q\ $end
$var wire 1 ;% \MEMORIA_DADOS|ram~118_combout\ $end
$var wire 1 <% \MEMORIA_DADOS|ram~34_q\ $end
$var wire 1 =% \MEMORIA_DADOS|ram~99_combout\ $end
$var wire 1 >% \UNIDADE_DE_CONTROLE|Mux3~0_combout\ $end
$var wire 1 ?% \MEMORIA_INSTRUCAO|memROM~3_combout\ $end
$var wire 1 @% \BANCO_REGISTRADORES|registrador~1064_combout\ $end
$var wire 1 A% \BANCO_REGISTRADORES|registrador~102_q\ $end
$var wire 1 B% \ULA|Add0~1_wirecell_combout\ $end
$var wire 1 C% \MEMORIA_DADOS|ram~99_wirecell_combout\ $end
$var wire 1 D% \BANCO_REGISTRADORES|registrador~1063_combout\ $end
$var wire 1 E% \BANCO_REGISTRADORES|registrador~294_q\ $end
$var wire 1 F% \BANCO_REGISTRADORES|registrador~1062_combout\ $end
$var wire 1 G% \BANCO_REGISTRADORES|registrador~358_q\ $end
$var wire 1 H% \BANCO_REGISTRADORES|registrador~1065_combout\ $end
$var wire 1 I% \BANCO_REGISTRADORES|registrador~38_q\ $end
$var wire 1 J% \BANCO_REGISTRADORES|registrador~1190_combout\ $end
$var wire 1 K% \ULA|Add0~2\ $end
$var wire 1 L% \ULA|Add0~13_sumout\ $end
$var wire 1 M% \BANCO_REGISTRADORES|saidaB[1]~1_combout\ $end
$var wire 1 N% \MEMORIA_DADOS|ram~67_q\ $end
$var wire 1 O% \MEMORIA_DADOS|ram~35_q\ $end
$var wire 1 P% \MEMORIA_DADOS|ram~119_combout\ $end
$var wire 1 Q% \BANCO_REGISTRADORES|registrador~103_q\ $end
$var wire 1 R% \BANCO_REGISTRADORES|registrador~295_q\ $end
$var wire 1 S% \ULA|Add0~13_wirecell_combout\ $end
$var wire 1 T% \MEMORIA_DADOS|ram~119_wirecell_combout\ $end
$var wire 1 U% \BANCO_REGISTRADORES|registrador~359_q\ $end
$var wire 1 V% \BANCO_REGISTRADORES|registrador~39_q\ $end
$var wire 1 W% \BANCO_REGISTRADORES|registrador~1186_combout\ $end
$var wire 1 X% \ULA|Add0~14\ $end
$var wire 1 Y% \ULA|Add0~9_sumout\ $end
$var wire 1 Z% \BANCO_REGISTRADORES|saidaB[2]~2_combout\ $end
$var wire 1 [% \MEMORIA_DADOS|ram~68_q\ $end
$var wire 1 \% \MEMORIA_DADOS|ram~36_q\ $end
$var wire 1 ]% \MEMORIA_DADOS|ram~120_combout\ $end
$var wire 1 ^% \BANCO_REGISTRADORES|registrador~104_q\ $end
$var wire 1 _% \ULA|Add0~9_wirecell_combout\ $end
$var wire 1 `% \MEMORIA_DADOS|ram~120_wirecell_combout\ $end
$var wire 1 a% \BANCO_REGISTRADORES|registrador~296_q\ $end
$var wire 1 b% \BANCO_REGISTRADORES|registrador~360_q\ $end
$var wire 1 c% \BANCO_REGISTRADORES|registrador~40_q\ $end
$var wire 1 d% \BANCO_REGISTRADORES|registrador~1182_combout\ $end
$var wire 1 e% \ULA|Add0~10\ $end
$var wire 1 f% \ULA|Add0~5_sumout\ $end
$var wire 1 g% \BANCO_REGISTRADORES|registrador~105_q\ $end
$var wire 1 h% \BANCO_REGISTRADORES|registrador~297_q\ $end
$var wire 1 i% \ULA|Add0~5_wirecell_combout\ $end
$var wire 1 j% \MEMORIA_DADOS|ram~98_wirecell_combout\ $end
$var wire 1 k% \BANCO_REGISTRADORES|registrador~361_q\ $end
$var wire 1 l% \BANCO_REGISTRADORES|registrador~41_q\ $end
$var wire 1 m% \BANCO_REGISTRADORES|registrador~1178_combout\ $end
$var wire 1 n% \BANCO_REGISTRADORES|saidaB[3]~3_combout\ $end
$var wire 1 o% \MEMORIA_DADOS|ram~69_q\ $end
$var wire 1 p% \MEMORIA_DADOS|ram~37_q\ $end
$var wire 1 q% \MEMORIA_DADOS|ram~98_combout\ $end
$var wire 1 r% \MUX_RAM_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 s% \MUX_RAM_ULA|saida_MUX[2]~1_combout\ $end
$var wire 1 t% \MUX_RAM_ULA|saida_MUX[1]~2_combout\ $end
$var wire 1 u% \DECOD_HEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 v% \MUX_RAM_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 w% \DECOD_HEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 x% \DECOD_HEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 y% \DECOD_HEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 z% \DECOD_HEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 {% \DECOD_HEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 |% \DECOD_HEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 }% \ULA|Add0~6\ $end
$var wire 1 ~% \ULA|Add0~21_sumout\ $end
$var wire 1 !& \BANCO_REGISTRADORES|saidaB[4]~4_combout\ $end
$var wire 1 "& \MEMORIA_DADOS|ram~70_q\ $end
$var wire 1 #& \MEMORIA_DADOS|ram~38_q\ $end
$var wire 1 $& \MEMORIA_DADOS|ram~101_combout\ $end
$var wire 1 %& \BANCO_REGISTRADORES|registrador~106_q\ $end
$var wire 1 && \BANCO_REGISTRADORES|registrador~298_q\ $end
$var wire 1 '& \BANCO_REGISTRADORES|registrador~362_q\ $end
$var wire 1 (& \BANCO_REGISTRADORES|registrador~42_q\ $end
$var wire 1 )& \BANCO_REGISTRADORES|registrador~1174_combout\ $end
$var wire 1 *& \ULA|Add0~22\ $end
$var wire 1 +& \ULA|Add0~29_sumout\ $end
$var wire 1 ,& \BANCO_REGISTRADORES|saidaB[5]~5_combout\ $end
$var wire 1 -& \MEMORIA_DADOS|ram~71_q\ $end
$var wire 1 .& \MEMORIA_DADOS|ram~39_q\ $end
$var wire 1 /& \MEMORIA_DADOS|ram~121_combout\ $end
$var wire 1 0& \BANCO_REGISTRADORES|registrador~107_q\ $end
$var wire 1 1& \BANCO_REGISTRADORES|registrador~299_q\ $end
$var wire 1 2& \BANCO_REGISTRADORES|registrador~363_q\ $end
$var wire 1 3& \ULA|Add0~29_wirecell_combout\ $end
$var wire 1 4& \MEMORIA_DADOS|ram~121_wirecell_combout\ $end
$var wire 1 5& \BANCO_REGISTRADORES|registrador~43_q\ $end
$var wire 1 6& \BANCO_REGISTRADORES|registrador~1170_combout\ $end
$var wire 1 7& \ULA|Add0~30\ $end
$var wire 1 8& \ULA|Add0~25_sumout\ $end
$var wire 1 9& \BANCO_REGISTRADORES|saidaB[6]~6_combout\ $end
$var wire 1 :& \MEMORIA_DADOS|ram~72_q\ $end
$var wire 1 ;& \MEMORIA_DADOS|ram~40_q\ $end
$var wire 1 <& \MEMORIA_DADOS|ram~122_combout\ $end
$var wire 1 =& \BANCO_REGISTRADORES|registrador~108_q\ $end
$var wire 1 >& \BANCO_REGISTRADORES|registrador~300_q\ $end
$var wire 1 ?& \BANCO_REGISTRADORES|registrador~364_q\ $end
$var wire 1 @& \BANCO_REGISTRADORES|registrador~44_q\ $end
$var wire 1 A& \BANCO_REGISTRADORES|registrador~1166_combout\ $end
$var wire 1 B& \ULA|Add0~26\ $end
$var wire 1 C& \ULA|Add0~17_sumout\ $end
$var wire 1 D& \BANCO_REGISTRADORES|registrador~109_q\ $end
$var wire 1 E& \BANCO_REGISTRADORES|registrador~301_q\ $end
$var wire 1 F& \BANCO_REGISTRADORES|registrador~365_q\ $end
$var wire 1 G& \ULA|Add0~17_wirecell_combout\ $end
$var wire 1 H& \MEMORIA_DADOS|ram~100_wirecell_combout\ $end
$var wire 1 I& \BANCO_REGISTRADORES|registrador~45_q\ $end
$var wire 1 J& \BANCO_REGISTRADORES|registrador~1162_combout\ $end
$var wire 1 K& \BANCO_REGISTRADORES|saidaB[7]~7_combout\ $end
$var wire 1 L& \MEMORIA_DADOS|ram~73_q\ $end
$var wire 1 M& \MEMORIA_DADOS|ram~41_q\ $end
$var wire 1 N& \MEMORIA_DADOS|ram~100_combout\ $end
$var wire 1 O& \MUX_RAM_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 P& \MUX_RAM_ULA|saida_MUX[6]~5_combout\ $end
$var wire 1 Q& \MUX_RAM_ULA|saida_MUX[5]~6_combout\ $end
$var wire 1 R& \DECOD_HEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 S& \DECOD_HEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 T& \DECOD_HEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 U& \MUX_RAM_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 V& \DECOD_HEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 W& \DECOD_HEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 X& \DECOD_HEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Y& \DECOD_HEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Z& \ULA|Add0~18\ $end
$var wire 1 [& \ULA|Add0~37_sumout\ $end
$var wire 1 \& \BANCO_REGISTRADORES|saidaB[8]~8_combout\ $end
$var wire 1 ]& \MEMORIA_DADOS|ram~74_q\ $end
$var wire 1 ^& \MEMORIA_DADOS|ram~42_q\ $end
$var wire 1 _& \MEMORIA_DADOS|ram~104_combout\ $end
$var wire 1 `& \BANCO_REGISTRADORES|registrador~110_q\ $end
$var wire 1 a& \BANCO_REGISTRADORES|registrador~302_q\ $end
$var wire 1 b& \BANCO_REGISTRADORES|registrador~366_q\ $end
$var wire 1 c& \BANCO_REGISTRADORES|registrador~46_q\ $end
$var wire 1 d& \BANCO_REGISTRADORES|registrador~1158_combout\ $end
$var wire 1 e& \ULA|Add0~38\ $end
$var wire 1 f& \ULA|Add0~45_sumout\ $end
$var wire 1 g& \BANCO_REGISTRADORES|saidaB[9]~9_combout\ $end
$var wire 1 h& \MEMORIA_DADOS|ram~75_q\ $end
$var wire 1 i& \MEMORIA_DADOS|ram~43_q\ $end
$var wire 1 j& \MEMORIA_DADOS|ram~123_combout\ $end
$var wire 1 k& \BANCO_REGISTRADORES|registrador~111_q\ $end
$var wire 1 l& \BANCO_REGISTRADORES|registrador~303_q\ $end
$var wire 1 m& \BANCO_REGISTRADORES|registrador~367_q\ $end
$var wire 1 n& \ULA|Add0~45_wirecell_combout\ $end
$var wire 1 o& \MEMORIA_DADOS|ram~123_wirecell_combout\ $end
$var wire 1 p& \BANCO_REGISTRADORES|registrador~47_q\ $end
$var wire 1 q& \BANCO_REGISTRADORES|registrador~1154_combout\ $end
$var wire 1 r& \ULA|Add0~46\ $end
$var wire 1 s& \ULA|Add0~41_sumout\ $end
$var wire 1 t& \BANCO_REGISTRADORES|saidaB[10]~10_combout\ $end
$var wire 1 u& \MEMORIA_DADOS|ram~76_q\ $end
$var wire 1 v& \MEMORIA_DADOS|ram~44_q\ $end
$var wire 1 w& \MEMORIA_DADOS|ram~103_combout\ $end
$var wire 1 x& \BANCO_REGISTRADORES|registrador~112_q\ $end
$var wire 1 y& \BANCO_REGISTRADORES|registrador~304_q\ $end
$var wire 1 z& \BANCO_REGISTRADORES|registrador~368_q\ $end
$var wire 1 {& \BANCO_REGISTRADORES|registrador~48_q\ $end
$var wire 1 |& \BANCO_REGISTRADORES|registrador~1150_combout\ $end
$var wire 1 }& \ULA|Add0~42\ $end
$var wire 1 ~& \ULA|Add0~33_sumout\ $end
$var wire 1 !' \BANCO_REGISTRADORES|registrador~113_q\ $end
$var wire 1 "' \BANCO_REGISTRADORES|registrador~305_q\ $end
$var wire 1 #' \BANCO_REGISTRADORES|registrador~369_q\ $end
$var wire 1 $' \ULA|Add0~33_wirecell_combout\ $end
$var wire 1 %' \MEMORIA_DADOS|ram~102_wirecell_combout\ $end
$var wire 1 &' \BANCO_REGISTRADORES|registrador~49_q\ $end
$var wire 1 '' \BANCO_REGISTRADORES|registrador~1146_combout\ $end
$var wire 1 (' \BANCO_REGISTRADORES|saidaB[11]~11_combout\ $end
$var wire 1 )' \MEMORIA_DADOS|ram~77_q\ $end
$var wire 1 *' \MEMORIA_DADOS|ram~45_q\ $end
$var wire 1 +' \MEMORIA_DADOS|ram~102_combout\ $end
$var wire 1 ,' \MUX_RAM_ULA|saida_MUX[8]~8_combout\ $end
$var wire 1 -' \MUX_RAM_ULA|saida_MUX[10]~9_combout\ $end
$var wire 1 .' \MUX_RAM_ULA|saida_MUX[9]~10_combout\ $end
$var wire 1 /' \DECOD_HEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 0' \DECOD_HEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 1' \DECOD_HEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 2' \MUX_RAM_ULA|saida_MUX[11]~11_combout\ $end
$var wire 1 3' \DECOD_HEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 4' \DECOD_HEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 5' \DECOD_HEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 6' \DECOD_HEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 7' \ULA|Add0~34\ $end
$var wire 1 8' \ULA|Add0~53_sumout\ $end
$var wire 1 9' \BANCO_REGISTRADORES|saidaB[12]~12_combout\ $end
$var wire 1 :' \MEMORIA_DADOS|ram~78_q\ $end
$var wire 1 ;' \MEMORIA_DADOS|ram~46_q\ $end
$var wire 1 <' \MEMORIA_DADOS|ram~106_combout\ $end
$var wire 1 =' \BANCO_REGISTRADORES|registrador~114_q\ $end
$var wire 1 >' \BANCO_REGISTRADORES|registrador~306_q\ $end
$var wire 1 ?' \BANCO_REGISTRADORES|registrador~370_q\ $end
$var wire 1 @' \BANCO_REGISTRADORES|registrador~50_q\ $end
$var wire 1 A' \BANCO_REGISTRADORES|registrador~1142_combout\ $end
$var wire 1 B' \ULA|Add0~54\ $end
$var wire 1 C' \ULA|Add0~61_sumout\ $end
$var wire 1 D' \BANCO_REGISTRADORES|saidaB[13]~13_combout\ $end
$var wire 1 E' \MEMORIA_DADOS|ram~79_q\ $end
$var wire 1 F' \MEMORIA_DADOS|ram~47_q\ $end
$var wire 1 G' \MEMORIA_DADOS|ram~108_combout\ $end
$var wire 1 H' \BANCO_REGISTRADORES|registrador~115_q\ $end
$var wire 1 I' \BANCO_REGISTRADORES|registrador~307_q\ $end
$var wire 1 J' \BANCO_REGISTRADORES|registrador~371_q\ $end
$var wire 1 K' \ULA|Add0~61_wirecell_combout\ $end
$var wire 1 L' \MEMORIA_DADOS|ram~108_wirecell_combout\ $end
$var wire 1 M' \BANCO_REGISTRADORES|registrador~51_q\ $end
$var wire 1 N' \BANCO_REGISTRADORES|registrador~1138_combout\ $end
$var wire 1 O' \ULA|Add0~62\ $end
$var wire 1 P' \ULA|Add0~57_sumout\ $end
$var wire 1 Q' \BANCO_REGISTRADORES|saidaB[14]~14_combout\ $end
$var wire 1 R' \MEMORIA_DADOS|ram~80_q\ $end
$var wire 1 S' \MEMORIA_DADOS|ram~48_q\ $end
$var wire 1 T' \MEMORIA_DADOS|ram~107_combout\ $end
$var wire 1 U' \BANCO_REGISTRADORES|registrador~116_q\ $end
$var wire 1 V' \BANCO_REGISTRADORES|registrador~308_q\ $end
$var wire 1 W' \BANCO_REGISTRADORES|registrador~372_q\ $end
$var wire 1 X' \BANCO_REGISTRADORES|registrador~52_q\ $end
$var wire 1 Y' \BANCO_REGISTRADORES|registrador~1134_combout\ $end
$var wire 1 Z' \ULA|Add0~58\ $end
$var wire 1 [' \ULA|Add0~49_sumout\ $end
$var wire 1 \' \BANCO_REGISTRADORES|registrador~117_q\ $end
$var wire 1 ]' \BANCO_REGISTRADORES|registrador~309_q\ $end
$var wire 1 ^' \BANCO_REGISTRADORES|registrador~373_q\ $end
$var wire 1 _' \ULA|Add0~49_wirecell_combout\ $end
$var wire 1 `' \MEMORIA_DADOS|ram~105_wirecell_combout\ $end
$var wire 1 a' \BANCO_REGISTRADORES|registrador~53_q\ $end
$var wire 1 b' \BANCO_REGISTRADORES|registrador~1130_combout\ $end
$var wire 1 c' \BANCO_REGISTRADORES|saidaB[15]~15_combout\ $end
$var wire 1 d' \MEMORIA_DADOS|ram~81_q\ $end
$var wire 1 e' \MEMORIA_DADOS|ram~49_q\ $end
$var wire 1 f' \MEMORIA_DADOS|ram~105_combout\ $end
$var wire 1 g' \MUX_RAM_ULA|saida_MUX[12]~12_combout\ $end
$var wire 1 h' \MUX_RAM_ULA|saida_MUX[14]~13_combout\ $end
$var wire 1 i' \MUX_RAM_ULA|saida_MUX[13]~14_combout\ $end
$var wire 1 j' \DECOD_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 k' \DECOD_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 l' \DECOD_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 m' \MUX_RAM_ULA|saida_MUX[15]~15_combout\ $end
$var wire 1 n' \DECOD_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 o' \DECOD_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 p' \DECOD_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 q' \DECOD_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 r' \ULA|Add0~50\ $end
$var wire 1 s' \ULA|Add0~69_sumout\ $end
$var wire 1 t' \BANCO_REGISTRADORES|saidaB[16]~16_combout\ $end
$var wire 1 u' \MEMORIA_DADOS|ram~82_q\ $end
$var wire 1 v' \MEMORIA_DADOS|ram~50_q\ $end
$var wire 1 w' \MEMORIA_DADOS|ram~110_combout\ $end
$var wire 1 x' \BANCO_REGISTRADORES|registrador~118_q\ $end
$var wire 1 y' \BANCO_REGISTRADORES|registrador~310_q\ $end
$var wire 1 z' \BANCO_REGISTRADORES|registrador~374_q\ $end
$var wire 1 {' \BANCO_REGISTRADORES|registrador~54_q\ $end
$var wire 1 |' \BANCO_REGISTRADORES|registrador~1126_combout\ $end
$var wire 1 }' \ULA|Add0~70\ $end
$var wire 1 ~' \ULA|Add0~77_sumout\ $end
$var wire 1 !( \BANCO_REGISTRADORES|saidaB[17]~17_combout\ $end
$var wire 1 "( \MEMORIA_DADOS|ram~83_q\ $end
$var wire 1 #( \MEMORIA_DADOS|ram~51_q\ $end
$var wire 1 $( \MEMORIA_DADOS|ram~112_combout\ $end
$var wire 1 %( \BANCO_REGISTRADORES|registrador~119_q\ $end
$var wire 1 &( \BANCO_REGISTRADORES|registrador~311_q\ $end
$var wire 1 '( \BANCO_REGISTRADORES|registrador~375_q\ $end
$var wire 1 (( \ULA|Add0~77_wirecell_combout\ $end
$var wire 1 )( \MEMORIA_DADOS|ram~112_wirecell_combout\ $end
$var wire 1 *( \BANCO_REGISTRADORES|registrador~55_q\ $end
$var wire 1 +( \BANCO_REGISTRADORES|registrador~1122_combout\ $end
$var wire 1 ,( \ULA|Add0~78\ $end
$var wire 1 -( \ULA|Add0~73_sumout\ $end
$var wire 1 .( \BANCO_REGISTRADORES|saidaB[18]~18_combout\ $end
$var wire 1 /( \MEMORIA_DADOS|ram~84_q\ $end
$var wire 1 0( \MEMORIA_DADOS|ram~52_q\ $end
$var wire 1 1( \MEMORIA_DADOS|ram~111_combout\ $end
$var wire 1 2( \BANCO_REGISTRADORES|registrador~120_q\ $end
$var wire 1 3( \BANCO_REGISTRADORES|registrador~312_q\ $end
$var wire 1 4( \BANCO_REGISTRADORES|registrador~376_q\ $end
$var wire 1 5( \BANCO_REGISTRADORES|registrador~56_q\ $end
$var wire 1 6( \BANCO_REGISTRADORES|registrador~1118_combout\ $end
$var wire 1 7( \ULA|Add0~74\ $end
$var wire 1 8( \ULA|Add0~65_sumout\ $end
$var wire 1 9( \BANCO_REGISTRADORES|registrador~121_q\ $end
$var wire 1 :( \BANCO_REGISTRADORES|registrador~313_q\ $end
$var wire 1 ;( \BANCO_REGISTRADORES|registrador~377_q\ $end
$var wire 1 <( \ULA|Add0~65_wirecell_combout\ $end
$var wire 1 =( \MEMORIA_DADOS|ram~109_wirecell_combout\ $end
$var wire 1 >( \BANCO_REGISTRADORES|registrador~57_q\ $end
$var wire 1 ?( \BANCO_REGISTRADORES|registrador~1114_combout\ $end
$var wire 1 @( \BANCO_REGISTRADORES|saidaB[19]~19_combout\ $end
$var wire 1 A( \MEMORIA_DADOS|ram~85_q\ $end
$var wire 1 B( \MEMORIA_DADOS|ram~53_q\ $end
$var wire 1 C( \MEMORIA_DADOS|ram~109_combout\ $end
$var wire 1 D( \MUX_RAM_ULA|saida_MUX[16]~16_combout\ $end
$var wire 1 E( \MUX_RAM_ULA|saida_MUX[18]~17_combout\ $end
$var wire 1 F( \MUX_RAM_ULA|saida_MUX[17]~18_combout\ $end
$var wire 1 G( \DECOD_HEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 H( \DECOD_HEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 I( \DECOD_HEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 J( \MUX_RAM_ULA|saida_MUX[19]~19_combout\ $end
$var wire 1 K( \DECOD_HEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 L( \DECOD_HEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 M( \DECOD_HEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 N( \DECOD_HEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 O( \ULA|Add0~66\ $end
$var wire 1 P( \ULA|Add0~85_sumout\ $end
$var wire 1 Q( \BANCO_REGISTRADORES|saidaB[20]~20_combout\ $end
$var wire 1 R( \MEMORIA_DADOS|ram~86_q\ $end
$var wire 1 S( \MEMORIA_DADOS|ram~54_q\ $end
$var wire 1 T( \MEMORIA_DADOS|ram~114_combout\ $end
$var wire 1 U( \BANCO_REGISTRADORES|registrador~122_q\ $end
$var wire 1 V( \BANCO_REGISTRADORES|registrador~314_q\ $end
$var wire 1 W( \BANCO_REGISTRADORES|registrador~378_q\ $end
$var wire 1 X( \BANCO_REGISTRADORES|registrador~58_q\ $end
$var wire 1 Y( \BANCO_REGISTRADORES|registrador~1110_combout\ $end
$var wire 1 Z( \ULA|Add0~86\ $end
$var wire 1 [( \ULA|Add0~93_sumout\ $end
$var wire 1 \( \BANCO_REGISTRADORES|saidaB[21]~21_combout\ $end
$var wire 1 ]( \MEMORIA_DADOS|ram~87_q\ $end
$var wire 1 ^( \MEMORIA_DADOS|ram~55_q\ $end
$var wire 1 _( \MEMORIA_DADOS|ram~116_combout\ $end
$var wire 1 `( \BANCO_REGISTRADORES|registrador~123_q\ $end
$var wire 1 a( \BANCO_REGISTRADORES|registrador~315_q\ $end
$var wire 1 b( \BANCO_REGISTRADORES|registrador~379_q\ $end
$var wire 1 c( \ULA|Add0~93_wirecell_combout\ $end
$var wire 1 d( \MEMORIA_DADOS|ram~116_wirecell_combout\ $end
$var wire 1 e( \BANCO_REGISTRADORES|registrador~59_q\ $end
$var wire 1 f( \BANCO_REGISTRADORES|registrador~1106_combout\ $end
$var wire 1 g( \ULA|Add0~94\ $end
$var wire 1 h( \ULA|Add0~89_sumout\ $end
$var wire 1 i( \BANCO_REGISTRADORES|saidaB[22]~22_combout\ $end
$var wire 1 j( \MEMORIA_DADOS|ram~88_q\ $end
$var wire 1 k( \MEMORIA_DADOS|ram~56_q\ $end
$var wire 1 l( \MEMORIA_DADOS|ram~115_combout\ $end
$var wire 1 m( \BANCO_REGISTRADORES|registrador~124_q\ $end
$var wire 1 n( \BANCO_REGISTRADORES|registrador~316_q\ $end
$var wire 1 o( \BANCO_REGISTRADORES|registrador~380_q\ $end
$var wire 1 p( \BANCO_REGISTRADORES|registrador~60_q\ $end
$var wire 1 q( \BANCO_REGISTRADORES|registrador~1102_combout\ $end
$var wire 1 r( \ULA|Add0~90\ $end
$var wire 1 s( \ULA|Add0~81_sumout\ $end
$var wire 1 t( \BANCO_REGISTRADORES|registrador~125_q\ $end
$var wire 1 u( \BANCO_REGISTRADORES|registrador~317_q\ $end
$var wire 1 v( \BANCO_REGISTRADORES|registrador~381_q\ $end
$var wire 1 w( \ULA|Add0~81_wirecell_combout\ $end
$var wire 1 x( \MEMORIA_DADOS|ram~113_wirecell_combout\ $end
$var wire 1 y( \BANCO_REGISTRADORES|registrador~61_q\ $end
$var wire 1 z( \BANCO_REGISTRADORES|registrador~1098_combout\ $end
$var wire 1 {( \BANCO_REGISTRADORES|saidaB[23]~23_combout\ $end
$var wire 1 |( \MEMORIA_DADOS|ram~89_q\ $end
$var wire 1 }( \MEMORIA_DADOS|ram~57_q\ $end
$var wire 1 ~( \MEMORIA_DADOS|ram~113_combout\ $end
$var wire 1 !) \MUX_RAM_ULA|saida_MUX[20]~20_combout\ $end
$var wire 1 ") \MUX_RAM_ULA|saida_MUX[22]~21_combout\ $end
$var wire 1 #) \MUX_RAM_ULA|saida_MUX[21]~22_combout\ $end
$var wire 1 $) \DECOD_HEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 %) \DECOD_HEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 &) \DECOD_HEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ') \MUX_RAM_ULA|saida_MUX[23]~23_combout\ $end
$var wire 1 () \DECOD_HEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 )) \DECOD_HEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 *) \DECOD_HEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 +) \DECOD_HEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ,) \BANCO_REGISTRADORES|saidaB[24]~24_combout\ $end
$var wire 1 -) \MEMORIA_DADOS|ram~90_q\ $end
$var wire 1 .) \MEMORIA_DADOS|ram~58_q\ $end
$var wire 1 /) \MEMORIA_DADOS|ram~124_combout\ $end
$var wire 1 0) \BANCO_REGISTRADORES|registrador~126_q\ $end
$var wire 1 1) \BANCO_REGISTRADORES|registrador~318_q\ $end
$var wire 1 2) \BANCO_REGISTRADORES|registrador~382_q\ $end
$var wire 1 3) \BANCO_REGISTRADORES|registrador~62_q\ $end
$var wire 1 4) \BANCO_REGISTRADORES|registrador~1094_combout\ $end
$var wire 1 5) \ULA|Add0~82\ $end
$var wire 1 6) \ULA|Add0~97_sumout\ $end
$var wire 1 7) \BANCO_REGISTRADORES|saidaB[25]~25_combout\ $end
$var wire 1 8) \MEMORIA_DADOS|ram~91_q\ $end
$var wire 1 9) \MEMORIA_DADOS|ram~59_q\ $end
$var wire 1 :) \MEMORIA_DADOS|ram~125_combout\ $end
$var wire 1 ;) \BANCO_REGISTRADORES|registrador~127_q\ $end
$var wire 1 <) \BANCO_REGISTRADORES|registrador~319_q\ $end
$var wire 1 =) \BANCO_REGISTRADORES|registrador~383_q\ $end
$var wire 1 >) \ULA|Add0~101_wirecell_combout\ $end
$var wire 1 ?) \MEMORIA_DADOS|ram~125_wirecell_combout\ $end
$var wire 1 @) \BANCO_REGISTRADORES|registrador~63_q\ $end
$var wire 1 A) \BANCO_REGISTRADORES|registrador~1090_combout\ $end
$var wire 1 B) \ULA|Add0~98\ $end
$var wire 1 C) \ULA|Add0~101_sumout\ $end
$var wire 1 D) \BANCO_REGISTRADORES|saidaB[26]~26_combout\ $end
$var wire 1 E) \MEMORIA_DADOS|ram~92_q\ $end
$var wire 1 F) \MEMORIA_DADOS|ram~60_q\ $end
$var wire 1 G) \MEMORIA_DADOS|ram~126_combout\ $end
$var wire 1 H) \BANCO_REGISTRADORES|registrador~128_q\ $end
$var wire 1 I) \BANCO_REGISTRADORES|registrador~320_q\ $end
$var wire 1 J) \BANCO_REGISTRADORES|registrador~384_q\ $end
$var wire 1 K) \BANCO_REGISTRADORES|registrador~64_q\ $end
$var wire 1 L) \BANCO_REGISTRADORES|registrador~1086_combout\ $end
$var wire 1 M) \ULA|Add0~102\ $end
$var wire 1 N) \ULA|Add0~105_sumout\ $end
$var wire 1 O) \BANCO_REGISTRADORES|saidaB[27]~27_combout\ $end
$var wire 1 P) \MEMORIA_DADOS|ram~93_q\ $end
$var wire 1 Q) \MEMORIA_DADOS|ram~61_q\ $end
$var wire 1 R) \MEMORIA_DADOS|ram~127_combout\ $end
$var wire 1 S) \BANCO_REGISTRADORES|registrador~129_q\ $end
$var wire 1 T) \BANCO_REGISTRADORES|registrador~321_q\ $end
$var wire 1 U) \BANCO_REGISTRADORES|registrador~385_q\ $end
$var wire 1 V) \ULA|Add0~109_wirecell_combout\ $end
$var wire 1 W) \MEMORIA_DADOS|ram~127_wirecell_combout\ $end
$var wire 1 X) \BANCO_REGISTRADORES|registrador~65_q\ $end
$var wire 1 Y) \BANCO_REGISTRADORES|registrador~1082_combout\ $end
$var wire 1 Z) \ULA|Add0~106\ $end
$var wire 1 [) \ULA|Add0~109_sumout\ $end
$var wire 1 \) \BANCO_REGISTRADORES|saidaB[28]~28_combout\ $end
$var wire 1 ]) \MEMORIA_DADOS|ram~94_q\ $end
$var wire 1 ^) \MEMORIA_DADOS|ram~62_q\ $end
$var wire 1 _) \MEMORIA_DADOS|ram~128_combout\ $end
$var wire 1 `) \BANCO_REGISTRADORES|registrador~130_q\ $end
$var wire 1 a) \BANCO_REGISTRADORES|registrador~322_q\ $end
$var wire 1 b) \BANCO_REGISTRADORES|registrador~386_q\ $end
$var wire 1 c) \BANCO_REGISTRADORES|registrador~66_q\ $end
$var wire 1 d) \BANCO_REGISTRADORES|registrador~1078_combout\ $end
$var wire 1 e) \ULA|Add0~110\ $end
$var wire 1 f) \ULA|Add0~113_sumout\ $end
$var wire 1 g) \BANCO_REGISTRADORES|saidaB[29]~29_combout\ $end
$var wire 1 h) \MEMORIA_DADOS|ram~95_q\ $end
$var wire 1 i) \MEMORIA_DADOS|ram~63_q\ $end
$var wire 1 j) \MEMORIA_DADOS|ram~129_combout\ $end
$var wire 1 k) \BANCO_REGISTRADORES|registrador~131_q\ $end
$var wire 1 l) \BANCO_REGISTRADORES|registrador~323_q\ $end
$var wire 1 m) \BANCO_REGISTRADORES|registrador~387_q\ $end
$var wire 1 n) \ULA|Add0~117_wirecell_combout\ $end
$var wire 1 o) \MEMORIA_DADOS|ram~129_wirecell_combout\ $end
$var wire 1 p) \BANCO_REGISTRADORES|registrador~67_q\ $end
$var wire 1 q) \BANCO_REGISTRADORES|registrador~1074_combout\ $end
$var wire 1 r) \ULA|Add0~114\ $end
$var wire 1 s) \ULA|Add0~117_sumout\ $end
$var wire 1 t) \BANCO_REGISTRADORES|saidaB[30]~30_combout\ $end
$var wire 1 u) \MEMORIA_DADOS|ram~96_q\ $end
$var wire 1 v) \MEMORIA_DADOS|ram~64_q\ $end
$var wire 1 w) \MEMORIA_DADOS|ram~130_combout\ $end
$var wire 1 x) \BANCO_REGISTRADORES|registrador~132_q\ $end
$var wire 1 y) \BANCO_REGISTRADORES|registrador~324_q\ $end
$var wire 1 z) \BANCO_REGISTRADORES|registrador~388_q\ $end
$var wire 1 {) \BANCO_REGISTRADORES|registrador~68_q\ $end
$var wire 1 |) \BANCO_REGISTRADORES|registrador~1070_combout\ $end
$var wire 1 }) \ULA|Add0~118\ $end
$var wire 1 ~) \ULA|Add0~121_sumout\ $end
$var wire 1 !* \BANCO_REGISTRADORES|saidaB[31]~31_combout\ $end
$var wire 1 "* \MEMORIA_DADOS|ram~97_q\ $end
$var wire 1 #* \MEMORIA_DADOS|ram~65_q\ $end
$var wire 1 $* \MEMORIA_DADOS|ram~131_combout\ $end
$var wire 1 %* \BANCO_REGISTRADORES|registrador~133_q\ $end
$var wire 1 &* \BANCO_REGISTRADORES|registrador~325_q\ $end
$var wire 1 '* \BANCO_REGISTRADORES|registrador~389_q\ $end
$var wire 1 (* \ULA|Add0~125_wirecell_combout\ $end
$var wire 1 )* \MEMORIA_DADOS|ram~131_wirecell_combout\ $end
$var wire 1 ** \BANCO_REGISTRADORES|registrador~69_q\ $end
$var wire 1 +* \BANCO_REGISTRADORES|registrador~1066_combout\ $end
$var wire 1 ,* \ULA|Add0~122\ $end
$var wire 1 -* \ULA|Add0~125_sumout\ $end
$var wire 1 .* \SOMADOR|Add0~2\ $end
$var wire 1 /* \SOMADOR|Add0~21_sumout\ $end
$var wire 1 0* \SOMADOR|Add0~22\ $end
$var wire 1 1* \SOMADOR|Add0~25_sumout\ $end
$var wire 1 2* \PC|DOUT\ [31] $end
$var wire 1 3* \PC|DOUT\ [30] $end
$var wire 1 4* \PC|DOUT\ [29] $end
$var wire 1 5* \PC|DOUT\ [28] $end
$var wire 1 6* \PC|DOUT\ [27] $end
$var wire 1 7* \PC|DOUT\ [26] $end
$var wire 1 8* \PC|DOUT\ [25] $end
$var wire 1 9* \PC|DOUT\ [24] $end
$var wire 1 :* \PC|DOUT\ [23] $end
$var wire 1 ;* \PC|DOUT\ [22] $end
$var wire 1 <* \PC|DOUT\ [21] $end
$var wire 1 =* \PC|DOUT\ [20] $end
$var wire 1 >* \PC|DOUT\ [19] $end
$var wire 1 ?* \PC|DOUT\ [18] $end
$var wire 1 @* \PC|DOUT\ [17] $end
$var wire 1 A* \PC|DOUT\ [16] $end
$var wire 1 B* \PC|DOUT\ [15] $end
$var wire 1 C* \PC|DOUT\ [14] $end
$var wire 1 D* \PC|DOUT\ [13] $end
$var wire 1 E* \PC|DOUT\ [12] $end
$var wire 1 F* \PC|DOUT\ [11] $end
$var wire 1 G* \PC|DOUT\ [10] $end
$var wire 1 H* \PC|DOUT\ [9] $end
$var wire 1 I* \PC|DOUT\ [8] $end
$var wire 1 J* \PC|DOUT\ [7] $end
$var wire 1 K* \PC|DOUT\ [6] $end
$var wire 1 L* \PC|DOUT\ [5] $end
$var wire 1 M* \PC|DOUT\ [4] $end
$var wire 1 N* \PC|DOUT\ [3] $end
$var wire 1 O* \PC|DOUT\ [2] $end
$var wire 1 P* \PC|DOUT\ [1] $end
$var wire 1 Q* \PC|DOUT\ [0] $end
$var wire 1 R* \BANCO_REGISTRADORES|ALT_INV_registrador~371_q\ $end
$var wire 1 S* \BANCO_REGISTRADORES|ALT_INV_registrador~50_q\ $end
$var wire 1 T* \BANCO_REGISTRADORES|ALT_INV_registrador~114_q\ $end
$var wire 1 U* \BANCO_REGISTRADORES|ALT_INV_registrador~306_q\ $end
$var wire 1 V* \BANCO_REGISTRADORES|ALT_INV_registrador~370_q\ $end
$var wire 1 W* \BANCO_REGISTRADORES|ALT_INV_registrador~49_q\ $end
$var wire 1 X* \BANCO_REGISTRADORES|ALT_INV_registrador~113_q\ $end
$var wire 1 Y* \BANCO_REGISTRADORES|ALT_INV_registrador~305_q\ $end
$var wire 1 Z* \BANCO_REGISTRADORES|ALT_INV_registrador~369_q\ $end
$var wire 1 [* \BANCO_REGISTRADORES|ALT_INV_registrador~48_q\ $end
$var wire 1 \* \BANCO_REGISTRADORES|ALT_INV_registrador~112_q\ $end
$var wire 1 ]* \BANCO_REGISTRADORES|ALT_INV_registrador~304_q\ $end
$var wire 1 ^* \BANCO_REGISTRADORES|ALT_INV_registrador~368_q\ $end
$var wire 1 _* \BANCO_REGISTRADORES|ALT_INV_registrador~47_q\ $end
$var wire 1 `* \BANCO_REGISTRADORES|ALT_INV_registrador~111_q\ $end
$var wire 1 a* \BANCO_REGISTRADORES|ALT_INV_registrador~303_q\ $end
$var wire 1 b* \BANCO_REGISTRADORES|ALT_INV_registrador~367_q\ $end
$var wire 1 c* \BANCO_REGISTRADORES|ALT_INV_registrador~46_q\ $end
$var wire 1 d* \BANCO_REGISTRADORES|ALT_INV_registrador~110_q\ $end
$var wire 1 e* \BANCO_REGISTRADORES|ALT_INV_registrador~302_q\ $end
$var wire 1 f* \BANCO_REGISTRADORES|ALT_INV_registrador~366_q\ $end
$var wire 1 g* \BANCO_REGISTRADORES|ALT_INV_registrador~45_q\ $end
$var wire 1 h* \BANCO_REGISTRADORES|ALT_INV_registrador~109_q\ $end
$var wire 1 i* \BANCO_REGISTRADORES|ALT_INV_registrador~301_q\ $end
$var wire 1 j* \BANCO_REGISTRADORES|ALT_INV_registrador~365_q\ $end
$var wire 1 k* \BANCO_REGISTRADORES|ALT_INV_registrador~44_q\ $end
$var wire 1 l* \BANCO_REGISTRADORES|ALT_INV_registrador~108_q\ $end
$var wire 1 m* \BANCO_REGISTRADORES|ALT_INV_registrador~300_q\ $end
$var wire 1 n* \BANCO_REGISTRADORES|ALT_INV_registrador~364_q\ $end
$var wire 1 o* \BANCO_REGISTRADORES|ALT_INV_registrador~43_q\ $end
$var wire 1 p* \BANCO_REGISTRADORES|ALT_INV_registrador~107_q\ $end
$var wire 1 q* \BANCO_REGISTRADORES|ALT_INV_registrador~299_q\ $end
$var wire 1 r* \BANCO_REGISTRADORES|ALT_INV_registrador~363_q\ $end
$var wire 1 s* \BANCO_REGISTRADORES|ALT_INV_registrador~42_q\ $end
$var wire 1 t* \BANCO_REGISTRADORES|ALT_INV_registrador~106_q\ $end
$var wire 1 u* \BANCO_REGISTRADORES|ALT_INV_registrador~298_q\ $end
$var wire 1 v* \BANCO_REGISTRADORES|ALT_INV_registrador~362_q\ $end
$var wire 1 w* \BANCO_REGISTRADORES|ALT_INV_registrador~41_q\ $end
$var wire 1 x* \BANCO_REGISTRADORES|ALT_INV_registrador~105_q\ $end
$var wire 1 y* \BANCO_REGISTRADORES|ALT_INV_registrador~297_q\ $end
$var wire 1 z* \BANCO_REGISTRADORES|ALT_INV_registrador~361_q\ $end
$var wire 1 {* \BANCO_REGISTRADORES|ALT_INV_registrador~40_q\ $end
$var wire 1 |* \BANCO_REGISTRADORES|ALT_INV_registrador~104_q\ $end
$var wire 1 }* \BANCO_REGISTRADORES|ALT_INV_registrador~296_q\ $end
$var wire 1 ~* \BANCO_REGISTRADORES|ALT_INV_registrador~360_q\ $end
$var wire 1 !+ \BANCO_REGISTRADORES|ALT_INV_registrador~39_q\ $end
$var wire 1 "+ \BANCO_REGISTRADORES|ALT_INV_registrador~103_q\ $end
$var wire 1 #+ \BANCO_REGISTRADORES|ALT_INV_registrador~295_q\ $end
$var wire 1 $+ \BANCO_REGISTRADORES|ALT_INV_registrador~359_q\ $end
$var wire 1 %+ \BANCO_REGISTRADORES|ALT_INV_registrador~38_q\ $end
$var wire 1 &+ \BANCO_REGISTRADORES|ALT_INV_registrador~102_q\ $end
$var wire 1 '+ \BANCO_REGISTRADORES|ALT_INV_registrador~294_q\ $end
$var wire 1 (+ \BANCO_REGISTRADORES|ALT_INV_registrador~358_q\ $end
$var wire 1 )+ \ULA|ALT_INV_Add0~125_sumout\ $end
$var wire 1 *+ \ULA|ALT_INV_Add0~117_sumout\ $end
$var wire 1 ++ \ULA|ALT_INV_Add0~109_sumout\ $end
$var wire 1 ,+ \ULA|ALT_INV_Add0~101_sumout\ $end
$var wire 1 -+ \ULA|ALT_INV_Add0~93_sumout\ $end
$var wire 1 .+ \ULA|ALT_INV_Add0~89_sumout\ $end
$var wire 1 /+ \ULA|ALT_INV_Add0~85_sumout\ $end
$var wire 1 0+ \ULA|ALT_INV_Add0~81_sumout\ $end
$var wire 1 1+ \ULA|ALT_INV_Add0~77_sumout\ $end
$var wire 1 2+ \ULA|ALT_INV_Add0~73_sumout\ $end
$var wire 1 3+ \ULA|ALT_INV_Add0~69_sumout\ $end
$var wire 1 4+ \ULA|ALT_INV_Add0~65_sumout\ $end
$var wire 1 5+ \ULA|ALT_INV_Add0~61_sumout\ $end
$var wire 1 6+ \ULA|ALT_INV_Add0~57_sumout\ $end
$var wire 1 7+ \ULA|ALT_INV_Add0~53_sumout\ $end
$var wire 1 8+ \ULA|ALT_INV_Add0~49_sumout\ $end
$var wire 1 9+ \ULA|ALT_INV_Add0~45_sumout\ $end
$var wire 1 :+ \ULA|ALT_INV_Add0~41_sumout\ $end
$var wire 1 ;+ \ULA|ALT_INV_Add0~37_sumout\ $end
$var wire 1 <+ \ULA|ALT_INV_Add0~33_sumout\ $end
$var wire 1 =+ \ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 >+ \ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ?+ \ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 @+ \ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 A+ \ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 B+ \ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 C+ \ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 D+ \ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 E+ \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 F+ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 G+ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H+ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I+ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J+ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K+ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L+ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M+ \MEMORIA_DADOS|ALT_INV_ram~98_combout\ $end
$var wire 1 N+ \MEMORIA_DADOS|ALT_INV_ram~37_q\ $end
$var wire 1 O+ \MEMORIA_DADOS|ALT_INV_ram~69_q\ $end
$var wire 1 P+ \BANCO_REGISTRADORES|ALT_INV_registrador~1190_combout\ $end
$var wire 1 Q+ \BANCO_REGISTRADORES|ALT_INV_registrador~1186_combout\ $end
$var wire 1 R+ \BANCO_REGISTRADORES|ALT_INV_registrador~1182_combout\ $end
$var wire 1 S+ \BANCO_REGISTRADORES|ALT_INV_registrador~1178_combout\ $end
$var wire 1 T+ \BANCO_REGISTRADORES|ALT_INV_registrador~1174_combout\ $end
$var wire 1 U+ \BANCO_REGISTRADORES|ALT_INV_registrador~1170_combout\ $end
$var wire 1 V+ \BANCO_REGISTRADORES|ALT_INV_registrador~1166_combout\ $end
$var wire 1 W+ \BANCO_REGISTRADORES|ALT_INV_registrador~1162_combout\ $end
$var wire 1 X+ \BANCO_REGISTRADORES|ALT_INV_registrador~1158_combout\ $end
$var wire 1 Y+ \BANCO_REGISTRADORES|ALT_INV_registrador~1154_combout\ $end
$var wire 1 Z+ \BANCO_REGISTRADORES|ALT_INV_registrador~1150_combout\ $end
$var wire 1 [+ \BANCO_REGISTRADORES|ALT_INV_registrador~1146_combout\ $end
$var wire 1 \+ \BANCO_REGISTRADORES|ALT_INV_registrador~1142_combout\ $end
$var wire 1 ]+ \BANCO_REGISTRADORES|ALT_INV_registrador~1138_combout\ $end
$var wire 1 ^+ \BANCO_REGISTRADORES|ALT_INV_registrador~1134_combout\ $end
$var wire 1 _+ \BANCO_REGISTRADORES|ALT_INV_registrador~1130_combout\ $end
$var wire 1 `+ \BANCO_REGISTRADORES|ALT_INV_registrador~1126_combout\ $end
$var wire 1 a+ \BANCO_REGISTRADORES|ALT_INV_registrador~1122_combout\ $end
$var wire 1 b+ \BANCO_REGISTRADORES|ALT_INV_registrador~1118_combout\ $end
$var wire 1 c+ \BANCO_REGISTRADORES|ALT_INV_registrador~1114_combout\ $end
$var wire 1 d+ \BANCO_REGISTRADORES|ALT_INV_registrador~1110_combout\ $end
$var wire 1 e+ \BANCO_REGISTRADORES|ALT_INV_registrador~1106_combout\ $end
$var wire 1 f+ \BANCO_REGISTRADORES|ALT_INV_registrador~1102_combout\ $end
$var wire 1 g+ \BANCO_REGISTRADORES|ALT_INV_registrador~1098_combout\ $end
$var wire 1 h+ \BANCO_REGISTRADORES|ALT_INV_registrador~1094_combout\ $end
$var wire 1 i+ \BANCO_REGISTRADORES|ALT_INV_registrador~1090_combout\ $end
$var wire 1 j+ \BANCO_REGISTRADORES|ALT_INV_registrador~1086_combout\ $end
$var wire 1 k+ \BANCO_REGISTRADORES|ALT_INV_registrador~1082_combout\ $end
$var wire 1 l+ \BANCO_REGISTRADORES|ALT_INV_registrador~1078_combout\ $end
$var wire 1 m+ \BANCO_REGISTRADORES|ALT_INV_registrador~1074_combout\ $end
$var wire 1 n+ \BANCO_REGISTRADORES|ALT_INV_registrador~1070_combout\ $end
$var wire 1 o+ \BANCO_REGISTRADORES|ALT_INV_registrador~1066_combout\ $end
$var wire 1 p+ \BANCO_REGISTRADORES|ALT_INV_registrador~69_q\ $end
$var wire 1 q+ \BANCO_REGISTRADORES|ALT_INV_registrador~133_q\ $end
$var wire 1 r+ \BANCO_REGISTRADORES|ALT_INV_registrador~325_q\ $end
$var wire 1 s+ \BANCO_REGISTRADORES|ALT_INV_registrador~389_q\ $end
$var wire 1 t+ \BANCO_REGISTRADORES|ALT_INV_registrador~68_q\ $end
$var wire 1 u+ \BANCO_REGISTRADORES|ALT_INV_registrador~132_q\ $end
$var wire 1 v+ \BANCO_REGISTRADORES|ALT_INV_registrador~324_q\ $end
$var wire 1 w+ \BANCO_REGISTRADORES|ALT_INV_registrador~388_q\ $end
$var wire 1 x+ \BANCO_REGISTRADORES|ALT_INV_registrador~67_q\ $end
$var wire 1 y+ \BANCO_REGISTRADORES|ALT_INV_registrador~131_q\ $end
$var wire 1 z+ \BANCO_REGISTRADORES|ALT_INV_registrador~323_q\ $end
$var wire 1 {+ \BANCO_REGISTRADORES|ALT_INV_registrador~387_q\ $end
$var wire 1 |+ \BANCO_REGISTRADORES|ALT_INV_registrador~66_q\ $end
$var wire 1 }+ \BANCO_REGISTRADORES|ALT_INV_registrador~130_q\ $end
$var wire 1 ~+ \BANCO_REGISTRADORES|ALT_INV_registrador~322_q\ $end
$var wire 1 !, \BANCO_REGISTRADORES|ALT_INV_registrador~386_q\ $end
$var wire 1 ", \BANCO_REGISTRADORES|ALT_INV_registrador~65_q\ $end
$var wire 1 #, \BANCO_REGISTRADORES|ALT_INV_registrador~129_q\ $end
$var wire 1 $, \BANCO_REGISTRADORES|ALT_INV_registrador~321_q\ $end
$var wire 1 %, \BANCO_REGISTRADORES|ALT_INV_registrador~385_q\ $end
$var wire 1 &, \BANCO_REGISTRADORES|ALT_INV_registrador~64_q\ $end
$var wire 1 ', \BANCO_REGISTRADORES|ALT_INV_registrador~128_q\ $end
$var wire 1 (, \BANCO_REGISTRADORES|ALT_INV_registrador~320_q\ $end
$var wire 1 ), \BANCO_REGISTRADORES|ALT_INV_registrador~384_q\ $end
$var wire 1 *, \BANCO_REGISTRADORES|ALT_INV_registrador~63_q\ $end
$var wire 1 +, \BANCO_REGISTRADORES|ALT_INV_registrador~127_q\ $end
$var wire 1 ,, \BANCO_REGISTRADORES|ALT_INV_registrador~319_q\ $end
$var wire 1 -, \BANCO_REGISTRADORES|ALT_INV_registrador~383_q\ $end
$var wire 1 ., \BANCO_REGISTRADORES|ALT_INV_registrador~62_q\ $end
$var wire 1 /, \BANCO_REGISTRADORES|ALT_INV_registrador~126_q\ $end
$var wire 1 0, \BANCO_REGISTRADORES|ALT_INV_registrador~318_q\ $end
$var wire 1 1, \BANCO_REGISTRADORES|ALT_INV_registrador~382_q\ $end
$var wire 1 2, \BANCO_REGISTRADORES|ALT_INV_registrador~61_q\ $end
$var wire 1 3, \BANCO_REGISTRADORES|ALT_INV_registrador~125_q\ $end
$var wire 1 4, \BANCO_REGISTRADORES|ALT_INV_registrador~317_q\ $end
$var wire 1 5, \BANCO_REGISTRADORES|ALT_INV_registrador~381_q\ $end
$var wire 1 6, \BANCO_REGISTRADORES|ALT_INV_registrador~60_q\ $end
$var wire 1 7, \BANCO_REGISTRADORES|ALT_INV_registrador~124_q\ $end
$var wire 1 8, \BANCO_REGISTRADORES|ALT_INV_registrador~316_q\ $end
$var wire 1 9, \BANCO_REGISTRADORES|ALT_INV_registrador~380_q\ $end
$var wire 1 :, \BANCO_REGISTRADORES|ALT_INV_registrador~59_q\ $end
$var wire 1 ;, \BANCO_REGISTRADORES|ALT_INV_registrador~123_q\ $end
$var wire 1 <, \BANCO_REGISTRADORES|ALT_INV_registrador~315_q\ $end
$var wire 1 =, \BANCO_REGISTRADORES|ALT_INV_registrador~379_q\ $end
$var wire 1 >, \BANCO_REGISTRADORES|ALT_INV_registrador~58_q\ $end
$var wire 1 ?, \BANCO_REGISTRADORES|ALT_INV_registrador~122_q\ $end
$var wire 1 @, \BANCO_REGISTRADORES|ALT_INV_registrador~314_q\ $end
$var wire 1 A, \BANCO_REGISTRADORES|ALT_INV_registrador~378_q\ $end
$var wire 1 B, \BANCO_REGISTRADORES|ALT_INV_registrador~57_q\ $end
$var wire 1 C, \BANCO_REGISTRADORES|ALT_INV_registrador~121_q\ $end
$var wire 1 D, \BANCO_REGISTRADORES|ALT_INV_registrador~313_q\ $end
$var wire 1 E, \BANCO_REGISTRADORES|ALT_INV_registrador~377_q\ $end
$var wire 1 F, \BANCO_REGISTRADORES|ALT_INV_registrador~56_q\ $end
$var wire 1 G, \BANCO_REGISTRADORES|ALT_INV_registrador~120_q\ $end
$var wire 1 H, \BANCO_REGISTRADORES|ALT_INV_registrador~312_q\ $end
$var wire 1 I, \BANCO_REGISTRADORES|ALT_INV_registrador~376_q\ $end
$var wire 1 J, \BANCO_REGISTRADORES|ALT_INV_registrador~55_q\ $end
$var wire 1 K, \BANCO_REGISTRADORES|ALT_INV_registrador~119_q\ $end
$var wire 1 L, \BANCO_REGISTRADORES|ALT_INV_registrador~311_q\ $end
$var wire 1 M, \BANCO_REGISTRADORES|ALT_INV_registrador~375_q\ $end
$var wire 1 N, \BANCO_REGISTRADORES|ALT_INV_registrador~54_q\ $end
$var wire 1 O, \BANCO_REGISTRADORES|ALT_INV_registrador~118_q\ $end
$var wire 1 P, \BANCO_REGISTRADORES|ALT_INV_registrador~310_q\ $end
$var wire 1 Q, \BANCO_REGISTRADORES|ALT_INV_registrador~374_q\ $end
$var wire 1 R, \BANCO_REGISTRADORES|ALT_INV_registrador~53_q\ $end
$var wire 1 S, \BANCO_REGISTRADORES|ALT_INV_registrador~117_q\ $end
$var wire 1 T, \BANCO_REGISTRADORES|ALT_INV_registrador~309_q\ $end
$var wire 1 U, \BANCO_REGISTRADORES|ALT_INV_registrador~373_q\ $end
$var wire 1 V, \BANCO_REGISTRADORES|ALT_INV_registrador~52_q\ $end
$var wire 1 W, \BANCO_REGISTRADORES|ALT_INV_registrador~116_q\ $end
$var wire 1 X, \BANCO_REGISTRADORES|ALT_INV_registrador~308_q\ $end
$var wire 1 Y, \BANCO_REGISTRADORES|ALT_INV_registrador~372_q\ $end
$var wire 1 Z, \BANCO_REGISTRADORES|ALT_INV_registrador~51_q\ $end
$var wire 1 [, \BANCO_REGISTRADORES|ALT_INV_registrador~115_q\ $end
$var wire 1 \, \BANCO_REGISTRADORES|ALT_INV_registrador~307_q\ $end
$var wire 1 ], \MEMORIA_DADOS|ALT_INV_ram~116_combout\ $end
$var wire 1 ^, \MEMORIA_DADOS|ALT_INV_ram~55_q\ $end
$var wire 1 _, \MEMORIA_DADOS|ALT_INV_ram~87_q\ $end
$var wire 1 `, \MUX_RAM_ULA|ALT_INV_saida_MUX[22]~21_combout\ $end
$var wire 1 a, \MEMORIA_DADOS|ALT_INV_ram~115_combout\ $end
$var wire 1 b, \MEMORIA_DADOS|ALT_INV_ram~56_q\ $end
$var wire 1 c, \MEMORIA_DADOS|ALT_INV_ram~88_q\ $end
$var wire 1 d, \MUX_RAM_ULA|ALT_INV_saida_MUX[20]~20_combout\ $end
$var wire 1 e, \MEMORIA_DADOS|ALT_INV_ram~114_combout\ $end
$var wire 1 f, \MEMORIA_DADOS|ALT_INV_ram~54_q\ $end
$var wire 1 g, \MEMORIA_DADOS|ALT_INV_ram~86_q\ $end
$var wire 1 h, \MEMORIA_DADOS|ALT_INV_ram~113_combout\ $end
$var wire 1 i, \MEMORIA_DADOS|ALT_INV_ram~57_q\ $end
$var wire 1 j, \MEMORIA_DADOS|ALT_INV_ram~89_q\ $end
$var wire 1 k, \MUX_RAM_ULA|ALT_INV_saida_MUX[19]~19_combout\ $end
$var wire 1 l, \MUX_RAM_ULA|ALT_INV_saida_MUX[17]~18_combout\ $end
$var wire 1 m, \MEMORIA_DADOS|ALT_INV_ram~112_combout\ $end
$var wire 1 n, \MEMORIA_DADOS|ALT_INV_ram~51_q\ $end
$var wire 1 o, \MEMORIA_DADOS|ALT_INV_ram~83_q\ $end
$var wire 1 p, \MUX_RAM_ULA|ALT_INV_saida_MUX[18]~17_combout\ $end
$var wire 1 q, \MEMORIA_DADOS|ALT_INV_ram~111_combout\ $end
$var wire 1 r, \MEMORIA_DADOS|ALT_INV_ram~52_q\ $end
$var wire 1 s, \MEMORIA_DADOS|ALT_INV_ram~84_q\ $end
$var wire 1 t, \MUX_RAM_ULA|ALT_INV_saida_MUX[16]~16_combout\ $end
$var wire 1 u, \MEMORIA_DADOS|ALT_INV_ram~110_combout\ $end
$var wire 1 v, \MEMORIA_DADOS|ALT_INV_ram~50_q\ $end
$var wire 1 w, \MEMORIA_DADOS|ALT_INV_ram~82_q\ $end
$var wire 1 x, \MEMORIA_DADOS|ALT_INV_ram~109_combout\ $end
$var wire 1 y, \MEMORIA_DADOS|ALT_INV_ram~53_q\ $end
$var wire 1 z, \MEMORIA_DADOS|ALT_INV_ram~85_q\ $end
$var wire 1 {, \MUX_RAM_ULA|ALT_INV_saida_MUX[15]~15_combout\ $end
$var wire 1 |, \MUX_RAM_ULA|ALT_INV_saida_MUX[13]~14_combout\ $end
$var wire 1 }, \MEMORIA_DADOS|ALT_INV_ram~108_combout\ $end
$var wire 1 ~, \MEMORIA_DADOS|ALT_INV_ram~47_q\ $end
$var wire 1 !- \MEMORIA_DADOS|ALT_INV_ram~79_q\ $end
$var wire 1 "- \MUX_RAM_ULA|ALT_INV_saida_MUX[14]~13_combout\ $end
$var wire 1 #- \MEMORIA_DADOS|ALT_INV_ram~107_combout\ $end
$var wire 1 $- \MEMORIA_DADOS|ALT_INV_ram~48_q\ $end
$var wire 1 %- \MEMORIA_DADOS|ALT_INV_ram~80_q\ $end
$var wire 1 &- \MUX_RAM_ULA|ALT_INV_saida_MUX[12]~12_combout\ $end
$var wire 1 '- \MEMORIA_DADOS|ALT_INV_ram~106_combout\ $end
$var wire 1 (- \MEMORIA_DADOS|ALT_INV_ram~46_q\ $end
$var wire 1 )- \MEMORIA_DADOS|ALT_INV_ram~78_q\ $end
$var wire 1 *- \MEMORIA_DADOS|ALT_INV_ram~105_combout\ $end
$var wire 1 +- \MEMORIA_DADOS|ALT_INV_ram~49_q\ $end
$var wire 1 ,- \MEMORIA_DADOS|ALT_INV_ram~81_q\ $end
$var wire 1 -- \MEMORIA_DADOS|ALT_INV_ram~104_combout\ $end
$var wire 1 .- \MUX_RAM_ULA|ALT_INV_saida_MUX[11]~11_combout\ $end
$var wire 1 /- \MUX_RAM_ULA|ALT_INV_saida_MUX[9]~10_combout\ $end
$var wire 1 0- \MEMORIA_DADOS|ALT_INV_ram~43_q\ $end
$var wire 1 1- \MEMORIA_DADOS|ALT_INV_ram~75_q\ $end
$var wire 1 2- \MUX_RAM_ULA|ALT_INV_saida_MUX[10]~9_combout\ $end
$var wire 1 3- \MEMORIA_DADOS|ALT_INV_ram~103_combout\ $end
$var wire 1 4- \MEMORIA_DADOS|ALT_INV_ram~44_q\ $end
$var wire 1 5- \MEMORIA_DADOS|ALT_INV_ram~76_q\ $end
$var wire 1 6- \MUX_RAM_ULA|ALT_INV_saida_MUX[8]~8_combout\ $end
$var wire 1 7- \MEMORIA_DADOS|ALT_INV_ram~42_q\ $end
$var wire 1 8- \MEMORIA_DADOS|ALT_INV_ram~74_q\ $end
$var wire 1 9- \MEMORIA_DADOS|ALT_INV_ram~102_combout\ $end
$var wire 1 :- \MEMORIA_DADOS|ALT_INV_ram~45_q\ $end
$var wire 1 ;- \MEMORIA_DADOS|ALT_INV_ram~77_q\ $end
$var wire 1 <- \MEMORIA_DADOS|ALT_INV_ram~101_combout\ $end
$var wire 1 =- \MUX_RAM_ULA|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 >- \MUX_RAM_ULA|ALT_INV_saida_MUX[5]~6_combout\ $end
$var wire 1 ?- \MEMORIA_DADOS|ALT_INV_ram~39_q\ $end
$var wire 1 @- \MEMORIA_DADOS|ALT_INV_ram~71_q\ $end
$var wire 1 A- \MUX_RAM_ULA|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 B- \MEMORIA_DADOS|ALT_INV_ram~40_q\ $end
$var wire 1 C- \MEMORIA_DADOS|ALT_INV_ram~72_q\ $end
$var wire 1 D- \MUX_RAM_ULA|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 E- \MEMORIA_DADOS|ALT_INV_ram~38_q\ $end
$var wire 1 F- \MEMORIA_DADOS|ALT_INV_ram~70_q\ $end
$var wire 1 G- \MEMORIA_DADOS|ALT_INV_ram~100_combout\ $end
$var wire 1 H- \MEMORIA_DADOS|ALT_INV_ram~41_q\ $end
$var wire 1 I- \MEMORIA_DADOS|ALT_INV_ram~73_q\ $end
$var wire 1 J- \MEMORIA_DADOS|ALT_INV_ram~99_combout\ $end
$var wire 1 K- \MUX_RAM_ULA|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 L- \MUX_RAM_ULA|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 M- \MEMORIA_DADOS|ALT_INV_ram~35_q\ $end
$var wire 1 N- \MEMORIA_DADOS|ALT_INV_ram~67_q\ $end
$var wire 1 O- \MUX_RAM_ULA|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 P- \MEMORIA_DADOS|ALT_INV_ram~36_q\ $end
$var wire 1 Q- \MEMORIA_DADOS|ALT_INV_ram~68_q\ $end
$var wire 1 R- \MUX_RAM_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 S- \MEMORIA_DADOS|ALT_INV_ram~34_q\ $end
$var wire 1 T- \MEMORIA_DADOS|ALT_INV_ram~66_q\ $end
$var wire 1 U- \UNIDADE_DE_CONTROLE|ALT_INV_Mux3~0_combout\ $end
$var wire 1 V- \MEMORIA_INSTRUCAO|ALT_INV_memROM~0_combout\ $end
$var wire 1 W- \BANCO_REGISTRADORES|ALT_INV_Equal0~0_combout\ $end
$var wire 1 X- \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 Y- \MEMORIA_DADOS|ALT_INV_ram~131_combout\ $end
$var wire 1 Z- \MEMORIA_DADOS|ALT_INV_ram~65_q\ $end
$var wire 1 [- \MEMORIA_DADOS|ALT_INV_ram~97_q\ $end
$var wire 1 \- \MEMORIA_DADOS|ALT_INV_ram~64_q\ $end
$var wire 1 ]- \MEMORIA_DADOS|ALT_INV_ram~96_q\ $end
$var wire 1 ^- \MEMORIA_DADOS|ALT_INV_ram~129_combout\ $end
$var wire 1 _- \MEMORIA_DADOS|ALT_INV_ram~63_q\ $end
$var wire 1 `- \MEMORIA_DADOS|ALT_INV_ram~95_q\ $end
$var wire 1 a- \MEMORIA_DADOS|ALT_INV_ram~62_q\ $end
$var wire 1 b- \MEMORIA_DADOS|ALT_INV_ram~94_q\ $end
$var wire 1 c- \MEMORIA_DADOS|ALT_INV_ram~127_combout\ $end
$var wire 1 d- \MEMORIA_DADOS|ALT_INV_ram~61_q\ $end
$var wire 1 e- \MEMORIA_DADOS|ALT_INV_ram~93_q\ $end
$var wire 1 f- \MEMORIA_DADOS|ALT_INV_ram~60_q\ $end
$var wire 1 g- \MEMORIA_DADOS|ALT_INV_ram~92_q\ $end
$var wire 1 h- \MEMORIA_DADOS|ALT_INV_ram~125_combout\ $end
$var wire 1 i- \MEMORIA_DADOS|ALT_INV_ram~59_q\ $end
$var wire 1 j- \MEMORIA_DADOS|ALT_INV_ram~91_q\ $end
$var wire 1 k- \MEMORIA_DADOS|ALT_INV_ram~58_q\ $end
$var wire 1 l- \MEMORIA_DADOS|ALT_INV_ram~90_q\ $end
$var wire 1 m- \MEMORIA_DADOS|ALT_INV_ram~123_combout\ $end
$var wire 1 n- \MEMORIA_DADOS|ALT_INV_ram~121_combout\ $end
$var wire 1 o- \MEMORIA_DADOS|ALT_INV_ram~120_combout\ $end
$var wire 1 p- \MEMORIA_DADOS|ALT_INV_ram~119_combout\ $end
$var wire 1 q- \detectorSub1|ALT_INV_saida~combout\ $end
$var wire 1 r- \detectorSub1|ALT_INV_saidaQ~q\ $end
$var wire 1 s- \MEMORIA_INSTRUCAO|ALT_INV_memROM~3_combout\ $end
$var wire 1 t- \MEMORIA_INSTRUCAO|ALT_INV_memROM~2_combout\ $end
$var wire 1 u- \MEMORIA_INSTRUCAO|ALT_INV_memROM~1_combout\ $end
$var wire 1 v- \MUX_RAM_ULA|ALT_INV_saida_MUX[23]~23_combout\ $end
$var wire 1 w- \MUX_RAM_ULA|ALT_INV_saida_MUX[21]~22_combout\ $end
$var wire 1 x- \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 y- \ALT_INV_KEY[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0!
0"
0]!
1^!
x_!
1`!
1a!
1b!
1c!
1d!
1e!
0f!
07"
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
1b#
0c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
16$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
1!%
0"%
1#%
1$%
0%%
1&%
0'%
1(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
13%
04%
15%
06%
07%
08%
09%
0:%
1;%
0<%
0=%
0>%
0?%
0@%
0A%
1B%
1C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
1S%
1T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
1_%
1`%
0a%
0b%
0c%
0d%
0e%
1f%
0g%
0h%
0i%
1j%
0k%
0l%
1m%
1n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
1v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
13&
14&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
1G&
1H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
1Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
1n&
1o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
1$'
1%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
16'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
1K'
1L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
1_'
1`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
1q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
1((
1)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
1<(
1=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
1N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
1c(
1d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
1w(
1x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
1+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
1>)
1?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
1V)
1W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
1n)
1o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
1(*
1)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
1R*
1S*
1T*
1U*
1V*
1W*
1X*
1Y*
1Z*
1[*
1\*
1]*
1^*
1_*
1`*
1a*
1b*
1c*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1t*
1u*
1v*
1w*
1x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
1"+
1#+
1$+
1%+
1&+
1'+
1(+
1)+
1*+
1++
1,+
1-+
1.+
1/+
10+
11+
12+
13+
14+
15+
16+
17+
18+
19+
1:+
1;+
1<+
1=+
1>+
1?+
1@+
1A+
1B+
0C+
1D+
1M+
1N+
1O+
1P+
1Q+
1R+
0S+
1T+
1U+
1V+
1W+
1X+
1Y+
1Z+
1[+
1\+
1]+
1^+
1_+
1`+
1a+
1b+
1c+
1d+
1e+
1f+
1g+
1h+
1i+
1j+
1k+
1l+
1m+
1n+
1o+
1p+
1q+
1r+
1s+
1t+
1u+
1v+
1w+
1x+
1y+
1z+
1{+
1|+
1}+
1~+
1!,
1",
1#,
1$,
1%,
1&,
1',
1(,
1),
1*,
1+,
1,,
1-,
1.,
1/,
10,
11,
12,
13,
14,
15,
16,
17,
18,
19,
1:,
1;,
1<,
1=,
1>,
1?,
1@,
1A,
1B,
1C,
1D,
1E,
1F,
1G,
1H,
1I,
1J,
1K,
1L,
1M,
1N,
1O,
1P,
1Q,
1R,
1S,
1T,
1U,
1V,
1W,
1X,
1Y,
1Z,
1[,
1\,
1],
1^,
1_,
1`,
1a,
1b,
1c,
1d,
1e,
1f,
1g,
1h,
1i,
1j,
1k,
1l,
1m,
1n,
1o,
1p,
1q,
1r,
1s,
1t,
1u,
1v,
1w,
1x,
1y,
1z,
1{,
1|,
1},
1~,
1!-
1"-
1#-
1$-
1%-
1&-
1'-
1(-
1)-
1*-
1+-
1,-
1--
1.-
1/-
10-
11-
12-
13-
14-
15-
16-
17-
18-
19-
1:-
1;-
1<-
1=-
1>-
1?-
1@-
1A-
1B-
1C-
1D-
1E-
1F-
1G-
1H-
1I-
1J-
0K-
1L-
1M-
1N-
1O-
1P-
1Q-
1R-
1S-
1T-
1U-
0V-
1W-
1X-
1Y-
1Z-
1[-
1\-
1]-
1^-
1_-
1`-
1a-
1b-
1c-
1d-
1e-
1f-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
0q-
1r-
1s-
0t-
1u-
1v-
1w-
1x-
1y-
0M
0N
0O
0P
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
x2*
x3*
x4*
x5*
x6*
x7*
x8*
x9*
x:*
x;*
x<*
x=*
x>*
x?*
x@*
xA*
xB*
xC*
xD*
xE*
xF*
xG*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
xP*
xQ*
1E+
1F+
1G+
1H+
1I+
1J+
1K+
1L+
$end
#10000
1P
16"
1}$
0x-
0!%
0#%
#20000
0P
06"
0}$
1x-
1!%
1#%
1p%
0N+
1q%
0M+
0j%
#30000
1P
16"
1}$
0x-
0!%
0#%
#40000
0P
06"
0}$
1x-
1!%
1#%
#50000
1P
16"
1}$
0x-
0!%
0#%
#60000
0P
06"
0}$
1x-
1!%
1#%
#70000
1P
16"
1}$
0x-
0!%
0#%
#80000
0P
06"
0}$
1x-
1!%
1#%
#90000
1P
16"
1}$
0x-
0!%
0#%
#100000
0P
06"
0}$
1x-
1!%
1#%
#110000
1P
16"
1}$
0x-
0!%
0#%
#120000
0P
06"
0}$
1x-
1!%
1#%
#130000
1P
16"
1}$
0x-
0!%
0#%
#140000
0P
06"
0}$
1x-
1!%
1#%
#150000
1P
16"
1}$
0x-
0!%
0#%
#160000
0P
06"
0}$
1x-
1!%
1#%
#170000
1P
16"
1}$
0x-
0!%
0#%
#180000
0P
06"
0}$
1x-
1!%
1#%
#190000
1P
16"
1}$
0x-
0!%
0#%
#200000
0P
06"
0}$
1x-
1!%
1#%
#210000
1P
16"
1}$
0x-
0!%
0#%
#220000
0P
06"
0}$
1x-
1!%
1#%
#230000
1P
16"
1}$
0x-
0!%
0#%
#240000
0P
06"
0}$
1x-
1!%
1#%
#250000
1P
16"
1}$
0x-
0!%
0#%
#260000
0P
06"
0}$
1x-
1!%
1#%
#270000
1P
16"
1}$
0x-
0!%
0#%
#280000
0P
06"
0}$
1x-
1!%
1#%
#290000
1P
16"
1}$
0x-
0!%
0#%
#300000
0P
06"
0}$
1x-
1!%
1#%
#310000
1P
16"
1}$
0x-
0!%
0#%
#320000
0P
06"
0}$
1x-
1!%
1#%
#330000
1P
16"
1}$
0x-
0!%
0#%
#340000
0P
06"
0}$
1x-
1!%
1#%
#350000
1P
16"
1}$
0x-
0!%
0#%
#360000
0P
06"
0}$
1x-
1!%
1#%
#370000
1P
16"
1}$
0x-
0!%
0#%
#380000
0P
06"
0}$
1x-
1!%
1#%
#390000
1P
16"
1}$
0x-
0!%
0#%
#400000
0P
06"
0}$
1x-
1!%
1#%
#410000
1P
16"
1}$
0x-
0!%
0#%
#420000
0P
06"
0}$
1x-
1!%
1#%
#430000
1P
16"
1}$
0x-
0!%
0#%
#440000
0P
06"
0}$
1x-
1!%
1#%
#450000
1P
16"
1}$
0x-
0!%
0#%
#460000
0P
06"
0}$
1x-
1!%
1#%
#470000
1P
16"
1}$
0x-
0!%
0#%
#480000
0P
06"
0}$
1x-
1!%
1#%
#490000
1P
16"
1}$
0x-
0!%
0#%
#500000
0P
06"
0}$
1x-
1!%
1#%
#510000
1P
16"
1}$
0x-
0!%
0#%
#520000
0P
06"
0}$
1x-
1!%
1#%
#530000
1P
16"
1}$
0x-
0!%
0#%
#540000
0P
06"
0}$
1x-
1!%
1#%
#550000
1P
16"
1}$
0x-
0!%
0#%
#560000
0P
06"
0}$
1x-
1!%
1#%
#570000
1P
16"
1}$
0x-
0!%
0#%
#580000
0P
06"
0}$
1x-
1!%
1#%
#590000
1P
16"
1}$
0x-
0!%
0#%
#600000
0P
06"
0}$
1x-
1!%
1#%
#610000
1P
16"
1}$
0x-
0!%
0#%
#620000
0P
06"
0}$
1x-
1!%
1#%
#630000
1P
16"
1}$
0x-
0!%
0#%
#640000
0P
06"
0}$
1x-
1!%
1#%
#650000
1P
16"
1}$
0x-
0!%
0#%
#660000
0P
06"
0}$
1x-
1!%
1#%
#670000
1P
16"
1}$
0x-
0!%
0#%
#680000
0P
06"
0}$
1x-
1!%
1#%
#690000
1P
16"
1}$
0x-
0!%
0#%
#700000
0P
06"
0}$
1x-
1!%
1#%
#710000
1P
16"
1}$
0x-
0!%
0#%
#720000
0P
06"
0}$
1x-
1!%
1#%
#730000
1P
16"
1}$
0x-
0!%
0#%
#740000
0P
06"
0}$
1x-
1!%
1#%
#750000
1P
16"
1}$
0x-
0!%
0#%
#760000
0P
06"
0}$
1x-
1!%
1#%
#770000
1P
16"
1}$
0x-
0!%
0#%
#780000
0P
06"
0}$
1x-
1!%
1#%
#790000
1P
16"
1}$
0x-
0!%
0#%
#800000
0P
06"
0}$
1x-
1!%
1#%
#810000
1P
16"
1}$
0x-
0!%
0#%
#820000
0P
06"
0}$
1x-
1!%
1#%
#830000
1P
16"
1}$
0x-
0!%
0#%
#840000
0P
06"
0}$
1x-
1!%
1#%
#850000
1P
16"
1}$
0x-
0!%
0#%
#860000
0P
06"
0}$
1x-
1!%
1#%
#870000
1P
16"
1}$
0x-
0!%
0#%
#880000
0P
06"
0}$
1x-
1!%
1#%
#890000
1P
16"
1}$
0x-
0!%
0#%
#900000
0P
06"
0}$
1x-
1!%
1#%
#910000
1P
16"
1}$
0x-
0!%
0#%
#920000
0P
06"
0}$
1x-
1!%
1#%
#930000
1P
16"
1}$
0x-
0!%
0#%
#940000
0P
06"
0}$
1x-
1!%
1#%
#950000
1P
16"
1}$
0x-
0!%
0#%
#960000
0P
06"
0}$
1x-
1!%
1#%
#970000
1P
16"
1}$
0x-
0!%
0#%
#980000
0P
06"
0}$
1x-
1!%
1#%
#990000
1P
16"
1}$
0x-
0!%
0#%
#1000000
