Analysis & Synthesis report for tankgame2
Thu Dec  5 20:54:17 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Dec  5 20:54:17 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; tankgame2                                      ;
; Top-level Entity Name              ; tankgame2                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tankgame2          ; tankgame2          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Dec  5 20:54:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tankgame2 -c tankgame2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd
    Info (12022): Found design unit 1: ps2-structural File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd Line: 19
    Info (12023): Found entity 1: ps2 File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd
    Info (12022): Found design unit 1: oneshot-dd File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd Line: 14
    Info (12023): Found entity 1: oneshot File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd Line: 14
    Info (12023): Found entity 1: keyboard File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/colorrom.vhd
    Info (12022): Found design unit 1: colorrom-SYN File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd Line: 52
    Info (12023): Found entity 1: colorROM File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd
    Info (12022): Found design unit 1: tank_location-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd Line: 20
    Info (12023): Found entity 1: tank_location File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd
    Info (12022): Found design unit 1: pll_counter-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd Line: 13
    Info (12023): Found entity 1: pll_counter File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pixelgenerator.vhd
    Info (12022): Found design unit 1: pixelGenerator-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd Line: 27
    Info (12023): Found entity 1: pixelGenerator File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd Line: 12
    Info (12023): Found entity 1: leddcd File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd
    Info (12022): Found design unit 1: game_library File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd Line: 4
    Info (12022): Found design unit 2: game_library-body File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd
    Info (12022): Found design unit 1: de2lcd-a File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd Line: 15
    Info (12023): Found entity 1: de2lcd File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd
    Info (12022): Found design unit 1: bullet_location-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd Line: 20
    Info (12023): Found entity 1: bullet_location File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd
    Info (12022): Found design unit 1: tank_const File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd Line: 7
    Info (12022): Found design unit 2: tank_const-body File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file tankgame2.vhd
    Info (12022): Found design unit 1: tankgame2-structure File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd Line: 46
    Info (12023): Found entity 1: tankgame2 File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tank_control.vhd
    Info (12022): Found design unit 1: tank_control-fsm File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 19
    Info (12023): Found entity 1: tank_control File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tank_control_tb.vhd
    Info (12022): Found design unit 1: tb_tank_control-testbench File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control_tb.vhd Line: 10
    Info (12023): Found entity 1: tb_tank_control File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bullet_control.vhd
    Info (12022): Found design unit 1: bullet_control-fsm File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/bullet_control.vhd Line: 22
    Info (12023): Found entity 1: bullet_control File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/bullet_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bullet_control_tb.vhd
    Info (12022): Found design unit 1: bullet_control_tb-behavior File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/bullet_control_tb.vhd Line: 10
    Info (12023): Found entity 1: bullet_control_tb File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/bullet_control_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file collision.vhd
    Info (12022): Found design unit 1: collision-fsm File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 20
    Info (12023): Found entity 1: collision File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file speed_control.vhd
    Info (12022): Found design unit 1: speed_control-behavioral File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/speed_control.vhd Line: 16
    Info (12023): Found entity 1: speed_control File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/speed_control.vhd Line: 7
Error (10482): VHDL error at collision.vhd(64): object "tank_1_pos_in" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 64
Error (10482): VHDL error at collision.vhd(65): object "tank_1_pos_in" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 65
Error (10482): VHDL error at collision.vhd(66): object "tank_1_pos_in" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 66
Error (10482): VHDL error at collision.vhd(67): object "tank_1_pos_in" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 67
Error (10482): VHDL error at collision.vhd(68): object "bul_2_hit" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 68
Error (10482): VHDL error at collision.vhd(75): object "hit_boundary" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 75
Error (10482): VHDL error at collision.vhd(82): object "die" is used but not declared File: C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/collision.vhd Line: 82
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning
    Error: Peak virtual memory: 4782 megabytes
    Error: Processing ended: Thu Dec  5 20:54:17 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:16


