#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  3 18:54:24 2023
# Process ID: 10420
# Current directory: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4476 C:\Users\Garrett\Desktop\Unorganized\School\Spring2023\FinalProject-20230429T220511Z-001\FinalProject\FinalProject.xpr
# Log file: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/vivado.log
# Journal file: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject\vivado.jou
# Running On: Jonesy, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 68413 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.xpr
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source testbench.tcl
run 350 ns
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source testbench.tcl
run 350 ns
set_property part xczu7cg-ffvf1517-1-i [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property part xc7z010clg400-1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property part xczu7cg-ffvf1517-2-e [current_project]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
close_design
close_sim
launch_simulation
source testbench.tcl
run 350 ns
close_sim
launch_simulation
source testbench.tcl
run 350 ns
run all
close_sim
launch_simulation
source testbench.tcl
run 350 ns
close_sim
