INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/VGA_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/ov7675.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_VGA_test_0_0/sim/ov7675_test_VGA_test_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_VGA_test_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_ov7675_ctrl_0_0/sim/ov7675_test_ov7675_ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_ov7675_ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_blk_mem_gen_0_1/sim/ov7675_test_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/sim/ov7675_test_sccb_if_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_sccb_if_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.ip_user_files/bd/ov7675_test/sim/ov7675_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/hdl/ov7675_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_test_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sim_1/new/ov7675_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7675_simulation
