<!--
 * @Author: YuWenlu wy19403@essex.ac.uk
 * @Date: 2023-02-12 13:19:44
 * @LastEditors: YuWenlu wy19403@essex.ac.uk
 * @LastEditTime: 2023-02-12 13:41:03
 * @FilePath: \22-23_CE339_yu_wenlu\lab2_2_1\lab2.md
 * @Description: 这是默认设置,请设置`customMade`, 打开koroFileHeader查看配置 进行设置: https://github.com/OBKoro1/koro1FileHeader/wiki/%E9%85%8D%E7%BD%AE
-->
# CE339 Lab2_2_1 Create a 2-to-1 multiplexer using dataflow modeling.

#### By _**{Yu Wenlu wy19403@essex.ac.uk}**_

### This project is an assignment submission for the CE339 High Level Digital Design


## Technologies Used

* _Simulation system: Vivado 2021.2_
* _Target hardware: a Digilent Basys3 board with a Xilinx FPGA: xc7a35tcpg236-1_
* _Programming languages: VHDL, C_


## Description
The input signals to the circuit are x, s, and y, and the output signal is m.

The mux function is defined in the Behavioral architecture of the entity lab2_2_1. It takes the inputs x and s as inputs, performs a logical AND operation on x and the negation of s, and performs a logical OR operation on the result and the product of s and y. The output m is assigned the value of the logical OR operation.

This circuit implements a 2-to-1 mux, which selects one of two input signals, x and y, based on the value of the select signal s. If s is logic 0, m is equal to x. If s is logic 1, m is equal to y.

## Performance
![A screenshot of my lab](lab2_2_1performance%20(2).png)

![A screenshot of my lab](lab2_2_1performance%20(1).png)
