{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 87,
   "id": "fitting-vampire",
   "metadata": {},
   "outputs": [],
   "source": [
    "# /*  */ not supported yet\n",
    "# case insensitiviy is not supported yet\n",
    "# does not support cases where bne is before the label (in that case we need 2 passes)\n",
    "# immediate for vsetivli is assumed an integer but immediate for other instr is asssumed in hex\n",
    "# supports '//' comments, blank lines, spaces between operands, ',', instructions, ...\n",
    "def parser(instruction_filename, binary_filename):\n",
    "    label_dict = {}\n",
    "    real_line_number = 0 # after deleting comments\n",
    "    with open(binary_filename, 'w') as g:\n",
    "        with open(instruction_filename) as f:\n",
    "            lines = f.readlines()\n",
    "            for i in range(len(lines)):\n",
    "                this_line = lines[i]\n",
    "                stripped = this_line.lstrip()\n",
    "                if len(stripped) == 0: # skip blank lines\n",
    "                    pass\n",
    "                elif not (stripped[0] == '/' and stripped[1] == '/'): # skip comments\n",
    "                    parsed_line = stripped.split('//')[0] # skip the comment at the end of the line\n",
    "                    if len(parsed_line.split(':')) == 2: # This is a label\n",
    "#                         print('real line number', real_line_number)\n",
    "                        label = parsed_line.split(':')[0]\n",
    "                        parsed_line = parsed_line.split(':')[1].lstrip()\n",
    "#                         label_line = i\n",
    "                        label_line = real_line_number\n",
    "                        label_dict[label] = label_line # adding to the dictionary \n",
    "                        binary = assembler(parsed_line, label_dict)\n",
    "                        g.write(binary + '\\n')\n",
    "                        real_line_number += 1\n",
    "                        print(parsed_line)\n",
    "                    else: # no label\n",
    "#                         print('real line number', real_line_number)\n",
    "                        binary = assembler(parsed_line, label_dict)\n",
    "                        g.write(binary + '\\n')\n",
    "                        real_line_number += 1\n",
    "                        print(parsed_line)\n",
    "    print(label_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "id": "robust-novelty",
   "metadata": {},
   "outputs": [],
   "source": [
    "def assembler(instruction, label_dict):\n",
    "    instruction_name = instruction.split()[0]\n",
    "    if len(instruction.split()) == 5: #(4 operands) vsetivli\n",
    "        if instruction_name == 'vsetivli':\n",
    "            rd = instruction.split()[1].rstrip(',').rstrip(' ') # remove the trailing ',' and then 'space(s)'\n",
    "            imm_VLEN = int(instruction.split()[2].rstrip(',')) # remove the trailing ','\n",
    "            if imm_VLEN < 0:\n",
    "                print('Assebler does not support negative number for VLEN')\n",
    "            num_element = instruction.split()[3].rstrip(',').rstrip(' ') # remove the trailing ',' and then 'space(s)'\n",
    "            m_value = instruction.split()[4].split('\\n')[0].rstrip(' ') # remove the trailing '\\n' and then 'space(s)'\n",
    "            if m_value == 'm2':\n",
    "                m_binary = \"{0:03b}\".format(0)\n",
    "            elif m_value == 'm4':\n",
    "                m_binary = \"{0:03b}\".format(1)\n",
    "            elif m_value == 'm8':\n",
    "                m_binary = \"{0:03b}\".format(2)\n",
    "            elif m_value == 'm16':\n",
    "                m_binary = \"{0:03b}\".format(3)\n",
    "            elif m_value == 'm32':\n",
    "                m_binary = \"{0:03b}\".format(4)\n",
    "            elif m_value == 'm64':\n",
    "                m_binary = \"{0:03b}\".format(5)\n",
    "            elif m_value == 'm128':\n",
    "                m_binary = \"{0:03b}\".format(6)\n",
    "            else:\n",
    "                m_binary = \"{0:03b}\".format(7)\n",
    "            return '11' + \"{0:012b}\".format(imm_VLEN) + m_binary + '111' + '00000' + '1010111'\n",
    "        else:\n",
    "            print('unsupported instruction')\n",
    "    elif len(instruction.split()) == 4: #(3 operands) addi, add, vmacc.vx, bne\n",
    "        if instruction_name == 'vmacc.vx':\n",
    "            dest = instruction.split()[1].rstrip(',')\n",
    "            vd = int(dest.lstrip('v'))\n",
    "            source2 = instruction.split()[2].rstrip(',')\n",
    "            vs2 = int(source2.lstrip('x'))\n",
    "            return '1011000' + \"{0:05b}\".format(vs2) + '00000' + '000' + \"{0:05b}\".format(vd) + '1010111'\n",
    "        elif instruction_name == 'add':\n",
    "            dest = instruction.split()[1].rstrip(',')\n",
    "            rd = int(dest.lstrip('x'))\n",
    "            source1 = instruction.split()[2].rstrip(',')\n",
    "            rs1 = int(source1.lstrip('x'))\n",
    "            source2 = instruction.split()[3].split('\\n')[0]\n",
    "            rs2 = int(source2.lstrip('x'))\n",
    "            return '0000000' + \"{0:05b}\".format(rs2) + \"{0:05b}\".format(rs1) + '000' + \"{0:05b}\".format(rd) + '0110011'\n",
    "        elif instruction_name == 'addi':\n",
    "            dest = instruction.split()[1].rstrip(',')\n",
    "            rd = int(dest.lstrip('x'))\n",
    "            source1 = instruction.split()[2].rstrip(',')\n",
    "            rs1 = int(source1.lstrip('x'))\n",
    "            imm_str = instruction.split()[3].split('\\n')[0]\n",
    "            imm = int(imm_str, base=16) # hex format\n",
    "            if imm < 0:\n",
    "                imm += 2**12 # 12 bit 2's complement\n",
    "            return \"{0:012b}\".format(imm) + \"{0:05b}\".format(rs1) + '000' + \"{0:05b}\".format(rd) + '0010011'\n",
    "        elif instruction_name == 'bne':\n",
    "            source1 = instruction.split()[1].rstrip(',')\n",
    "            rs1 = int(source1.lstrip('x'))\n",
    "            source2 = instruction.split()[2].rstrip(',')\n",
    "            rs2 = int(source2.lstrip('x'))\n",
    "            label = instruction.split()[3].split('\\n')[0].rstrip(' ')\n",
    "            try:\n",
    "                line_number = label_dict[label]\n",
    "                branch_imm = \"{0:012b}\".format(line_number) # always positive\n",
    "                return branch_imm[0] + branch_imm[2:8] + \"{0:05b}\".format(rs2) + \"{0:05b}\".format(rs1) + '001' + branch_imm[8:12] + branch_imm[1] + '1100011'\n",
    "            except KeyError:\n",
    "                print('Incorrect Label')\n",
    "        else:\n",
    "            print('unsupported instruction')\n",
    "    \n",
    "    elif len(instruction.split()) == 3: # (2 operands) lui, vle32.v   \n",
    "        if instruction_name == 'lui':\n",
    "            dest = instruction.split()[1].rstrip(',')\n",
    "            rd = int(dest.lstrip('x'))\n",
    "            imm_str = instruction.split()[2].split('\\n')[0]\n",
    "            imm = int(imm_str, base=16) # hex format\n",
    "            if imm < 0:\n",
    "                imm += 2**20 # 20 bit 2's complement\n",
    "            return \"{0:020b}\".format(imm) + \"{0:05b}\".format(rd) + '0110111'\n",
    "        elif instruction_name == 'vle32.v':\n",
    "            dest = instruction.split()[1].rstrip(',')\n",
    "            vd = int(dest.lstrip('v'))\n",
    "            source1 = instruction.split()[2]\n",
    "            source1_formatted = source1[source1.find('(')+1:source1.find(')')]\n",
    "            rs1 = int(source1_formatted.lstrip('x'))\n",
    "            return '000000000000' + \"{0:05b}\".format(rs1) + '000' + \"{0:05b}\".format(vd) + '0000111'\n",
    "        else:\n",
    "            print('unsupported instruction')\n",
    "    elif len(instruction.split()) == 2: # (1 operand) streamout.v\n",
    "        if instruction_name == 'streamout.v':\n",
    "            source2 = instruction.split()[1].split('\\n')[0]\n",
    "            vs2 = int(source2.lstrip('v'))\n",
    "            return '00000000000000000000' + \"{0:05b}\".format(vs2) + '1111111' \n",
    "        else:\n",
    "            print('unsupported instruction')\n",
    "    elif len(instruction.split()) == 1: # (0 operand) wfi\n",
    "        return '00010000010100000000000001110011'\n",
    "    else: \n",
    "        print(\"Error: instruction with more than 4 operands is not allowed\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 97,
   "id": "industrial-twenty",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "addi x5, x0, 0x000 \n",
      "addi x6, x0, 0x001 \n",
      "addi x30, x0, 0x017 \n",
      "addi x29, x0, 0x000 \n",
      "addi x28, x0, 0x800 \n",
      "vsetivli zero, 1024, e32, m2 \n",
      "vle32.v v1, (x0) \n",
      "addi x29, x0, 0x000 \n",
      "lui x7, 0x00001 \n",
      "vsetivli zero, 32, e32, m2 \n",
      "vle32.v v0, (x7) \n",
      "add x7, x7, x28 \n",
      "vsetivli zero, 3, e32, m2\n",
      "vmacc.vx v1, x0, vs \n",
      "vmacc.vx v1, x1, vs\n",
      "\n",
      "vmacc.vx v1, x2, vs\n",
      "\n",
      "vmacc.vx v1, x3, vs\n",
      "\n",
      "vmacc.vx v1, x4, vs\n",
      "\n",
      "vmacc.vx v1, x5, vs\n",
      "\n",
      "vmacc.vx v1, x6, vs\n",
      "\n",
      "vmacc.vx v1, x7, vs\n",
      "\n",
      "vmacc.vx v1, x8, vs\n",
      "\n",
      "vmacc.vx v1, x9, vs\n",
      "\n",
      "vmacc.vx v1, x10, vs\n",
      "\n",
      "vmacc.vx v1, x11, vs\n",
      "\n",
      "vmacc.vx v1, x12, vs\n",
      "\n",
      "vmacc.vx v1, x13, vs\n",
      "\n",
      "vmacc.vx v1, x14, vs\n",
      "\n",
      "vmacc.vx v1, x15, vs\n",
      "\n",
      "vmacc.vx v1, x16, vs\n",
      "\n",
      "vmacc.vx v1, x17, vs\n",
      "\n",
      "vmacc.vx v1, x18, vs\n",
      "\n",
      "vmacc.vx v1, x19, vs\n",
      "\n",
      "vmacc.vx v1, x20, vs\n",
      "\n",
      "vmacc.vx v1, x21, vs\n",
      "\n",
      "vmacc.vx v1, x22, vs\n",
      "\n",
      "vmacc.vx v1, x23, vs\n",
      "\n",
      "vmacc.vx v1, x24, vs\n",
      "\n",
      "vmacc.vx v1, x25, vs\n",
      "\n",
      "vmacc.vx v1, x26, vs\n",
      "\n",
      "vmacc.vx v1, x27, vs\n",
      "\n",
      "vmacc.vx v1, x28, vs\n",
      "\n",
      "vmacc.vx v1, x29, vs\n",
      "\n",
      "vmacc.vx v1, x30, vs\n",
      "\n",
      "vmacc.vx v1, x31, vs\n",
      "\n",
      "addi x29, x29, 0x001 \n",
      "bne x29, x30, LOOP_TK \n",
      "vsetivli zero, 1024, e32, m2\n",
      "streamout.v v1 \n",
      "addi x5, x5, 0x001 \n",
      "bne x5, x6, LOOP_TM \n",
      "wfi\n",
      "\n",
      "{'LOOP_TM': 5, 'LOOP_TK': 9}\n"
     ]
    }
   ],
   "source": [
    "# instruction_filename = './Assembly_code/gcn_xv_used.asm' #OS\n",
    "instruction_filename = './Assembly_code/gcn_vx_used.asm' #WS\n",
    "binary_filename = './Assembly_code/gcn_xv.bin'\n",
    "parser(instruction_filename, binary_filename)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 98,
   "id": "forward-facing",
   "metadata": {},
   "outputs": [],
   "source": [
    "num_col = 2\n",
    "for i in range(num_col):\n",
    "    !cp Assembly_code/gcn_xv.bin Assembly_code/gcn_xv_{str(i)}.bin\n",
    "    !cp Assembly_code/gcn_xv_{str(i)}.bin /home/pouya/Documents/CGRA_binaries\n",
    "# !rm Assembly_code/gcn_xv.bin\n",
    "# !cp Assembly_code/*.bin /home/pouya/github/G-FPin_HW_old/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/test/instructions/Cora/12\n",
    "# !cp Assembly_code/*.bin /home/pouya/Documents/CGRA_binaries"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 78,
   "id": "powered-latest",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "addi x5, x0, 0x000 \n",
      "\n",
      "addi x6, x0, 0x001 \n",
      "addi x30, x0, 0x240 \n",
      "addi x29, x0, 0x000 \n",
      "\n",
      "vsetivli zero, 256, e32, m2 \n",
      "vle32.v v0, (x0) \n",
      "\n",
      "addi x29, x0, 0x000 \n",
      "\n",
      "vmacc.vx v0, x0, vs \n",
      "\n",
      "addi x29, x29, 0x001 \n",
      "\n",
      "bne x29, x30, LOOP_TK \n",
      "\n",
      "streamout.v v0 \n",
      "\n",
      "addi x5, x5, 0x001 \n",
      "\n",
      "bne x5, x6, LOOP_TM \n",
      "\n",
      "wfi\n",
      "\n",
      "{'LOOP_TM': 5, 'LOOP_TK': 7}\n"
     ]
    }
   ],
   "source": [
    "instruction_filename = './Assembly_code/collective.asm'\n",
    "binary_filename = './Assembly_code/collective_0.bin'\n",
    "parser(instruction_filename, binary_filename)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "statutory-population",
   "metadata": {},
   "outputs": [],
   "source": [
    "!cp Assembly_code/collective_0.bin /home/pouya/github/G-FPin_HW_old/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/test/instructions/Cora/12"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "contained-tribune",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
