$date
	Fri Dec 08 01:30:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module m_tb $end
$var wire 6 ! t_count [5:0] $end
$var wire 1 " Rest $end
$var wire 1 # Ch_inv $end
$var wire 1 $ Ch2_inv $end
$var wire 1 % Ch2 $end
$var wire 1 & Ch1 $end
$var wire 1 ' A_zero $end
$var reg 1 ( t_clk $end
$scope module mygate $end
$var wire 1 ( clk $end
$var wire 1 & clk2 $end
$var wire 1 % clk22 $end
$var wire 1 $ clk23 $end
$var wire 1 # clk3 $end
$var wire 1 ' clk4 $end
$var wire 1 " clk5 $end
$var wire 6 ) count [5:0] $end
$var reg 1 * clk2_d $end
$var reg 1 + clk2_d2 $end
$var reg 1 , clk3_d $end
$var reg 1 - clk3_d2 $end
$var reg 1 . clk4_d $end
$var reg 1 / clk5_d $end
$var reg 6 0 count_reg [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 0
0/
0.
0-
0,
0+
1*
b1 )
1(
0'
1&
0%
0$
0#
0"
b1 !
$end
#1
1#
1,
0&
0*
0(
#2
0#
0,
1&
1*
b10 !
b10 )
b10 0
1(
#3
1#
1,
0&
0*
0(
#4
0#
0,
1&
1*
b11 !
b11 )
b11 0
1(
#5
1#
1,
0&
0*
0(
#6
0#
0,
1&
1*
b100 !
b100 )
b100 0
1(
#7
1#
1,
0&
0*
0(
#8
0#
0,
1&
1*
b101 !
b101 )
b101 0
1(
#9
1#
1,
0&
0*
0(
#10
0#
0,
1&
1*
b110 !
b110 )
b110 0
1(
#11
1#
1,
0&
0*
0(
#12
0#
0,
1&
1*
b111 !
b111 )
b111 0
1(
#13
1#
1,
0&
0*
0(
#14
0#
0,
1&
1*
b1000 !
b1000 )
b1000 0
1(
#15
1#
1,
0&
0*
0(
#16
0#
0,
1&
1*
b1001 !
b1001 )
b1001 0
1(
#17
1#
1,
0&
0*
0(
#18
0#
0,
1&
1*
b1010 !
b1010 )
b1010 0
1(
#19
1#
1,
0&
0*
0(
#20
1"
1/
0#
0,
0$
0-
1%
1+
0&
0*
b1011 !
b1011 )
b1011 0
1(
#21
1$
1-
0%
0+
0(
#22
0$
0-
1%
1+
b1100 !
b1100 )
b1100 0
1(
#23
1$
1-
0%
0+
0(
#24
0$
0-
1%
1+
b1101 !
b1101 )
b1101 0
1(
#25
1$
1-
0%
0+
0(
#26
0$
0-
1%
1+
b1110 !
b1110 )
b1110 0
1(
#27
1$
1-
0%
0+
0(
#28
0$
0-
1%
1+
b1111 !
b1111 )
b1111 0
1(
#29
1$
1-
0%
0+
0(
#30
0$
0-
1%
1+
b10000 !
b10000 )
b10000 0
1(
#31
1$
1-
0%
0+
0(
#32
0$
0-
1%
1+
b10001 !
b10001 )
b10001 0
1(
#33
1$
1-
0%
0+
0(
#34
0$
0-
1%
1+
b10010 !
b10010 )
b10010 0
1(
#35
1$
1-
0%
0+
0(
#36
0"
0/
1'
1.
0$
0-
1%
1+
b10011 !
b10011 )
b10011 0
1(
#37
1$
1-
0%
0+
0(
#38
0$
0-
1%
1+
b10100 !
b10100 )
b10100 0
1(
#39
1$
1-
0%
0+
0(
#40
0$
0-
0'
0.
0#
0,
1&
1*
0%
0+
b0 !
b0 )
b0 0
1(
#41
1#
1,
0&
0*
0(
#42
0#
0,
1&
1*
b1 !
b1 )
b1 0
1(
#43
1#
1,
0&
0*
0(
#44
0#
0,
1&
1*
b10 !
b10 )
b10 0
1(
#45
1#
1,
0&
0*
0(
#46
0#
0,
1&
1*
b11 !
b11 )
b11 0
1(
#47
1#
1,
0&
0*
0(
#48
0#
0,
1&
1*
b100 !
b100 )
b100 0
1(
#49
1#
1,
0&
0*
0(
#50
0#
0,
1&
1*
b101 !
b101 )
b101 0
1(
#51
1#
1,
0&
0*
0(
#52
0#
0,
1&
1*
b110 !
b110 )
b110 0
1(
#53
1#
1,
0&
0*
0(
#54
0#
0,
1&
1*
b111 !
b111 )
b111 0
1(
#55
1#
1,
0&
0*
0(
#56
0#
0,
1&
1*
b1000 !
b1000 )
b1000 0
1(
#57
1#
1,
0&
0*
0(
#58
0#
0,
1&
1*
b1001 !
b1001 )
b1001 0
1(
#59
1#
1,
0&
0*
0(
#60
0#
0,
1&
1*
b1010 !
b1010 )
b1010 0
1(
#61
1#
1,
0&
0*
0(
#62
1"
1/
0#
0,
0$
0-
1%
1+
0&
0*
b1011 !
b1011 )
b1011 0
1(
