# vsim -c -do "run -all; quit" testbench 
# Start time: 03:23:45 on May 25,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (8) for port 'write_addr'. The port definition is at: RAM.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/uut File: testbench.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (8) for port 'read_addr'. The port definition is at: RAM.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/uut File: testbench.v Line: 21
# run -all
# ===========Your Design Passed===========
# ** Note: $finish    : testbench.v(79)
#    Time: 11 us  Iteration: 0  Instance: /testbench
# End time: 03:23:45 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
