#include "kern_display13_resume_park.hpp"
#include "kern_display13_fb_irq.hpp"
#include <cassert>
#include <map>
#include <algorithm>
#include <vector>
#include <set>
// Register model: status bits follow their enables after a write; the frame
// counter advances on every read.
struct IO {
    std::map<uint32_t,uint32_t> r;std::vector<uint32_t> order;std::set<uint32_t> deny;uint32_t frames=100;bool stuckPipe=false;
    uint32_t read(uint32_t reg) {
        if(reg==0x70040)return frames++;
        auto it=r.find(reg);return it==r.end()?0:it->second;
    }
    bool write(uint32_t reg,uint32_t v) {
        if(deny.count(reg))return false;
        order.push_back(reg);
        if(reg==0x70008 && !stuckPipe)v=(v&0x80000000U)?(v|0x40000000U):(v&~0x40000000U);
        if(reg>=0x64000 && reg<=0x64200)v=(v&0x80000000U)?(v&~0x80U):(v|0x80U);
        r[reg]=v;return true;
    }
    void delay(){}
};
static IO live(uint32_t port=0) {
    IO io;auto &r=io.r;
    r[0x45404]=0xFFF;r[0x70008]=0xC0000000U;r[0x60400]=0x80000000U|((port+1)<<27)|(2U<<24)|(3U<<1);
    r[0x64000+0x100*port]=0x80000008U;r[0x46140]=(port+1)<<28;r[0x60540]=0x80000000U;
    r[0x70180]=0x84000000U;r[0x7019C]=0x00100000;r[0x68180]=0x80000000U;r[0x7027C]=0x01FF0000;r[0x7037C]=5;r[0x7017C]=7;
    return io;
}
int main() {
    using namespace Display13ResumePark;
    // The DSB qualification uses the driver's own register definition.
    static_assert(Display13FBIRQ::DSBControl(0,0)==0x70B08 && Display13FBIRQ::DSBControl(0,2)==0x70D08,"DSB");
    const Display13Transcoder::Bindings edp {};
    auto io=live();
    auto res=park(io,edp,1);
    assert(res.status==Status::Complete && res.stage==9 && res.port==0 && res.chicken==0);
    // Linux order: plane, pipe, scaler, transcoder function, DP transport/buffer, clock, DDB.
    const std::vector<uint32_t> want {0x70180,0x7019C,0x70008,0x68180,0x68170,0x68174,0x60404,0x60400,0x64000,0x60540,0x46140,0x7027C,0x7037C,0x7017C};
    assert(io.order==want && res.writes==want.size());
    assert(!(io.r[0x70180]&Enable) && !(io.r[0x70008]&0xC0000000U) && !(io.r[0x60400]&Enable) &&
           ((io.r[0x60400]>>27)&15)==0 && !(io.r[0x64000]&Enable) && (io.r[0x64000]&0x80) && !(io.r[0x46140]>>28) &&
           !io.r[0x7027C] && !io.r[0x68180] && io.r[0x7019C]==0x00100000);
    // Non-panel ports, DSI bindings and other topologies refuse without writes.
    auto refuse=[&](IO x,uint32_t panel,const Display13Transcoder::Bindings &b=Display13Transcoder::Bindings{}) {
        const auto copy=x.r;auto r=park(x,b,panel);
        assert(r.status==Status::Topology && !r.writes && x.order.empty() && x.r==copy);
    };
    refuse(live(),0);                 // DDI A is not an eDP port on this board
    refuse(live(1),1);                // active DDI B, only A is eDP
    Display13Transcoder::Bindings dsi;dsi.dsi0Pipe=0;refuse(live(),1,dsi);
    {auto x=live();x.r[0x71008]=0xC0000000U;refuse(x,1);}          // second pipe running
    {auto x=live();x.r[0x61400]=0x80000000U;refuse(x,1);}          // second transcoder enabled
    {auto x=live();x.r[0x60400]&=~(7U<<24);refuse(x,1);}          // HDMI, not DP SST
    {auto x=live();x.r[0x60400]=(x.r[0x60400]&~(7U<<24))|(3U<<24);refuse(x,1);} // MST
    {auto x=live();x.r[0x70280]=0x80000000U;refuse(x,1);}          // second plane
    {auto x=live();x.r[0x70080]=0x27;refuse(x,1);}                 // cursor
    {auto x=live();x.r[0x70B08]=1;refuse(x,1);}                    // DSB
    // Sleep mode (-wex-edp-blank system sleep of a kept boot panel): a cursor
    // that is on is turned off first; a plane already blanked by display sleep
    // is accepted; everything else qualifies exactly as the resume park.
    {auto x=live();x.r[0x70080]=0x04000027U;x.r[0x70084]=0x01230000U;auto r=park(x,edp,1,true);
     assert(r.status==Status::Complete && r.stage==9 && !(x.r[0x70080]&63) && x.r[0x70084]==0x01230000U);
     assert(x.order.size()>=4 && x.order[0]==0x70080 && x.order[1]==0x70084 && x.order[2]==0x70180 && x.order[3]==0x7019C);
     assert(!(x.r[0x70008]&0xC0000000U) && !(x.r[0x60400]&Enable) && !(x.r[0x64000]&Enable));}
    {auto x=live();x.r[0x70180]=0x04000000U;auto r=park(x,edp,1,true);       // display-sleep blanked plane
     assert(r.status==Status::Complete && x.order[0]==0x70180 && !(x.r[0x70008]&0xC0000000U));}
    {auto x=live();x.r[0x70180]=0x04000000U;refuse(x,1);}          // resume park still needs the firmware plane
    {auto x=live();x.r[0x70280]=0x80000000U;const auto copy=x.r;auto r=park(x,edp,1,true);
     assert(r.status==Status::Topology && !r.writes && x.r==copy);}  // sleep mode: second plane still refused
    {auto x=live();x.r[0x46140]=3U<<28;refuse(x,1);}               // clock from another DDI
    {auto x=live();x.r[0x70008]=0;refuse(x,1);}                    // nothing scanning out
    {auto x=live();x.r[0x64000]=0x80U;refuse(x,1);}                // buffer already off
    {auto x=live();x.r[0x70008]=UINT32_MAX;refuse(x,1);}           // unreadable
    // Stage 8 is a read-only witness: the park never writes CHICKEN_MISC_2.
    {auto x=live();x.r[0x42084]=0x5;auto r=park(x,edp,1);
     assert(r.status==Status::Complete && r.chicken==0x5 && x.r[0x42084]==0x5 && x.order.back()==0x7017C);}
    {auto x=live();x.r[0x42084]=UINT32_MAX;auto r=park(x,edp,1);assert(r.status==Status::Readback && r.stage==8);}
    // Shared resume GGTT restore (with or without a park): set once, other bits kept.
    {IO x;x.r[0x42084]=0x5;uint32_t b=0,a=0;
     auto rd=[&](uint32_t g){return x.read(g);};auto wr=[&](uint32_t g,uint32_t v){x.write(g,v);};
     assert(restoreGGTTMode(rd,wr,b,a) && b==0x5 && a==(GGTTMode|0x5) && x.order==std::vector<uint32_t>{0x42084});
     assert(restoreGGTTMode(rd,wr,b,a) && b==(GGTTMode|0x5) && x.order.size()==1);}   // already set: no write
    {IO x;x.r[0x42084]=UINT32_MAX;uint32_t b=0,a=0;
     assert(!restoreGGTTMode([&](uint32_t g){return x.read(g);},[&](uint32_t g,uint32_t v){x.write(g,v);},b,a) && x.order.empty());}
    {IO x;x.deny.insert(0x42084);uint32_t b=0,a=0;   // write did not land: readback reports failure
     assert(!restoreGGTTMode([&](uint32_t g){return x.read(g);},[&](uint32_t g,uint32_t v){x.write(g,v);},b,a) && a==0);}
    // PSR or PSR2 enabled (or unreadable) on transcoder A: refuse without writes.
    {auto x=live();x.r[0x60800]=0x80100001U;refuse(x,1);}
    {auto x=live();x.r[0x60900]=0x80004811U;refuse(x,1);}
    {auto x=live();x.r[0x60800]=UINT32_MAX;refuse(x,1);}
    {auto x=live();x.r[0x60900]=UINT32_MAX;refuse(x,1);}
    // The firmware values seen on the XPS 13 Plus 9320 (PSR configured, not enabled) still park.
    {auto x=live();x.r[0x60800]=0x00100001U;x.r[0x60900]=0x00004811U;assert(park(x,edp,1).status==Status::Complete);}
    // A register outside the IO allowlist stops the park at its stage, counting only real writes.
    {auto x=live();x.deny.insert(0x60400);auto r=park(x,edp,1);
     assert(r.status==Status::Denied && r.stage==4 && r.lastReg==0x60400 && r.writes==x.order.size() && r.writes==7 &&
            std::find(x.order.begin(),x.order.end(),0x64000)==x.order.end());}
    {auto x=live();x.deny.insert(0x7019C);auto r=park(x,edp,1);
     assert(r.status==Status::Denied && r.stage==1 && r.writes==1);}
    // CMTG secondary (firmware eDP A): CTL2 is preserved, nothing else changes.
    {auto x=live();x.r[0x60404]=8;x.r[0x6FA88]=0x80800000U;auto r=park(x,edp,1);
     assert(r.status==Status::Complete && r.cmtgSecondary && x.r[0x60404]==8);
     std::vector<uint32_t> w2=want;w2.erase(std::find(w2.begin(),w2.end(),0x60404));assert(x.order==w2);}
    // CTL2 set without a running CMTG, or any other CTL2 use: refuse, no writes.
    {auto x=live();x.r[0x60404]=8;refuse(x,1);}
    {auto x=live();x.r[0x60404]=0x10;x.r[0x6FA88]=0x80800000U;refuse(x,1);}
    // A pipe that never reports off stops at stage 2 with the timeout witness.
    {auto x=live();x.stuckPipe=true;auto r=park(x,edp,1);
     assert(r.status==Status::Timeout && r.stage==2 && r.lastReg==0x70008);}
    // A shared power change mid-transaction is reported as peer drift.
    {struct Drift:IO{unsigned n=0;uint32_t read(uint32_t reg){if(reg==0x45404 && ++n>2)return 0;return IO::read(reg);}};
     Drift x;static_cast<IO &>(x)=live();auto r=park(x,edp,1);assert(r.status==Status::PeerChanged && r.stage==1);}
}
