{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718089135818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718089135818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 12:28:55 2024 " "Processing started: Tue Jun 11 12:28:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718089135818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089135818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX4_1 -c MUX4_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX4_1 -c MUX4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089135818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718089136024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718089136025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089141957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX2_1.vhd " "Can't analyze file -- file MUX2_1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718089141959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141960 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089141960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-body1 " "Found design unit 1: MUX4_1-body1" {  } { { "MUX4_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/MUX4_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141961 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/MUX4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089141961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089141961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718089141988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 MUX4_1:dut_instance " "Elaborating entity \"MUX4_1\" for hierarchy \"MUX4_1:dut_instance\"" {  } { { "DUT.vhdl" "dut_instance" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718089142000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_21.vhd 2 1 " "Using design file mux_21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_21-Body1 " "Found design unit 1: MUX_21-Body1" {  } { { "mux_21.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/mux_21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089142025 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_21 " "Found entity 1: MUX_21" {  } { { "mux_21.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/mux_21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718089142025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718089142025 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "Gates work mux_21.vhd(4) " "VHDL Use Clause error at mux_21.vhd(4): design library \"work\" does not contain primary unit \"Gates\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "mux_21.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/mux_21.vhd" 4 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1718089142025 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "mux_21.vhd(4) " "VHDL error at mux_21.vhd(4): selected name in use clause is not an expanded name" {  } { { "mux_21.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS_2_st/MUX4_11/mux_21.vhd" 4 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1718089142025 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718089142081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 11 12:29:02 2024 " "Processing ended: Tue Jun 11 12:29:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718089142081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718089142081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718089142081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718089142081 ""}
