module FIFO_COUNTER_MUX
( 
	//Basic:
	input wire 			CLK, 
	
	input wire 			FIFOCOUNTER_Reset,
	
	//Input:
	input wire 			FIFOCOUNTER_CntUp,
	input wire 			FIFOCOUNTER_CntDown,

	//Output:
	output reg [2:0] 	FIFOCOUNTER_Counter
); 


always @(posedge CLK)
begin
	if(FIFOCOUNTER_Reset)
		FIFOCOUNTER_Counter <= 0;
	else
		case({FIFOCOUNTER_RST,CntUp,CntDown})
			2'b10:
				FIFOCOUNTER_Counter <= FIFOCOUNTER_Counter + 1'b1;
			2'b01:
				FIFOCOUNTER_Counter <= FIFOCOUNTER_Counter - 1'b1;
			default:
				FIFOCOUNTER_Counter <= FIFOCOUNTER_Counter;
		endcase
end



endmodule 