Interrupt masking with pipeline registers