// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_forward_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_conv_out_dout,
        s_conv_out_empty_n,
        s_conv_out_read,
        s_conv_out_num_data_valid,
        s_conv_out_fifo_cap,
        s_params_fwd_din,
        s_params_fwd_full_n,
        s_params_fwd_write,
        s_params_fwd_num_data_valid,
        s_params_fwd_fifo_cap
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [575:0] s_conv_out_dout;
input   s_conv_out_empty_n;
output   s_conv_out_read;
input  [4:0] s_conv_out_num_data_valid;
input  [4:0] s_conv_out_fifo_cap;
output  [2303:0] s_params_fwd_din;
input   s_params_fwd_full_n;
output   s_params_fwd_write;
input  [31:0] s_params_fwd_num_data_valid;
input  [31:0] s_params_fwd_fifo_cap;

reg ap_idle;
reg s_conv_out_read;
reg s_params_fwd_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] first_iter_0_reg_3703;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg   [0:0] icmp_ln20_2_reg_3721;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln11_fu_806_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_conv_out_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    s_params_fwd_blk_n;
reg    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] first_iter_0_fu_835_p2;
wire   [4:0] trunc_ln20_fu_841_p1;
reg   [4:0] trunc_ln20_reg_3707;
reg   [4:0] trunc_ln20_reg_3707_pp0_iter1_reg;
reg   [4:0] trunc_ln20_reg_3707_pp0_iter2_reg;
reg   [4:0] trunc_ln20_reg_3707_pp0_iter3_reg;
reg   [4:0] trunc_ln20_reg_3707_pp0_iter4_reg;
wire   [2:0] trunc_ln20_2_fu_845_p1;
reg   [2:0] trunc_ln20_2_reg_3711;
reg   [2:0] trunc_ln20_2_reg_3711_pp0_iter1_reg;
reg   [2:0] trunc_ln20_2_reg_3711_pp0_iter2_reg;
reg   [2:0] trunc_ln20_2_reg_3711_pp0_iter3_reg;
reg   [2:0] trunc_ln20_2_reg_3711_pp0_iter4_reg;
reg   [2:0] trunc_ln20_2_reg_3711_pp0_iter5_reg;
wire   [0:0] icmp_ln23_fu_859_p2;
reg   [0:0] icmp_ln23_reg_3717;
reg   [0:0] icmp_ln23_reg_3717_pp0_iter1_reg;
reg   [0:0] icmp_ln23_reg_3717_pp0_iter2_reg;
reg   [0:0] icmp_ln23_reg_3717_pp0_iter3_reg;
reg   [0:0] icmp_ln23_reg_3717_pp0_iter4_reg;
reg   [0:0] icmp_ln23_reg_3717_pp0_iter5_reg;
wire   [0:0] icmp_ln20_2_fu_921_p2;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter1_reg;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter2_reg;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter3_reg;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter4_reg;
reg   [0:0] icmp_ln20_2_reg_3721_pp0_iter5_reg;
wire  signed [17:0] params_x_96_fu_2018_p19;
reg  signed [17:0] params_x_96_reg_3725;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [17:0] params_x_96_reg_3725_pp0_iter3_reg;
reg  signed [17:0] params_x_96_reg_3725_pp0_iter4_reg;
reg  signed [17:0] params_x_96_reg_3725_pp0_iter5_reg;
reg   [0:0] tmp_560_reg_3737;
reg   [15:0] val_reg_3743;
reg   [0:0] tmp_561_reg_3748;
wire  signed [17:0] val_6_fu_2168_p3;
reg  signed [17:0] val_6_reg_3753;
reg  signed [17:0] val_6_reg_3753_pp0_iter4_reg;
reg  signed [17:0] val_6_reg_3753_pp0_iter5_reg;
wire   [0:0] icmp_ln42_fu_2194_p2;
reg   [0:0] icmp_ln42_reg_3787;
reg   [0:0] icmp_ln42_reg_3787_pp0_iter4_reg;
reg   [0:0] icmp_ln42_reg_3787_pp0_iter5_reg;
wire   [12:0] trunc_ln42_2_fu_2200_p1;
reg   [12:0] trunc_ln42_2_reg_3793;
reg   [12:0] trunc_ln42_2_reg_3793_pp0_iter4_reg;
reg   [12:0] trunc_ln42_2_reg_3793_pp0_iter5_reg;
reg   [5:0] d_fu_228;
wire   [5:0] add_ln20_fu_915_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_d_load;
wire    ap_block_pp0_stage0;
reg   [9:0] indvar_flatten_fu_232;
wire   [9:0] add_ln11_fu_812_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [17:0] params_delta_fu_236;
wire   [17:0] params_delta_96_fu_1823_p17;
reg   [17:0] params_delta_65_fu_240;
reg   [17:0] params_delta_66_fu_244;
reg   [17:0] params_delta_67_fu_248;
reg   [17:0] params_delta_68_fu_252;
reg   [17:0] params_delta_69_fu_256;
reg   [17:0] params_delta_70_fu_260;
reg   [17:0] params_delta_71_fu_264;
wire   [17:0] params_delta_72_fu_268;
reg    ap_predicate_pred1341_state3;
wire   [17:0] params_delta_73_fu_272;
reg    ap_predicate_pred1350_state3;
wire   [17:0] params_delta_74_fu_276;
reg    ap_predicate_pred1359_state3;
wire   [17:0] params_delta_75_fu_280;
reg    ap_predicate_pred1368_state3;
wire   [17:0] params_delta_76_fu_284;
reg    ap_predicate_pred1377_state3;
wire   [17:0] params_delta_77_fu_288;
reg    ap_predicate_pred1386_state3;
wire   [17:0] params_delta_78_fu_292;
reg    ap_predicate_pred1395_state3;
wire   [17:0] params_delta_79_fu_296;
reg    ap_predicate_pred1404_state3;
wire   [17:0] params_delta_80_fu_300;
reg    ap_predicate_pred1413_state3;
wire   [17:0] params_delta_81_fu_304;
reg    ap_predicate_pred1422_state3;
wire   [17:0] params_delta_82_fu_308;
reg    ap_predicate_pred1431_state3;
wire   [17:0] params_delta_83_fu_312;
reg    ap_predicate_pred1440_state3;
wire   [17:0] params_delta_84_fu_316;
reg    ap_predicate_pred1449_state3;
wire   [17:0] params_delta_85_fu_320;
reg    ap_predicate_pred1458_state3;
wire   [17:0] params_delta_86_fu_324;
reg    ap_predicate_pred1467_state3;
wire   [17:0] params_delta_87_fu_328;
reg    ap_predicate_pred1476_state3;
wire   [17:0] params_delta_88_fu_332;
reg    ap_predicate_pred1485_state3;
wire   [17:0] params_delta_89_fu_336;
reg    ap_predicate_pred1494_state3;
wire   [17:0] params_delta_90_fu_340;
reg    ap_predicate_pred1503_state3;
wire   [17:0] params_delta_91_fu_344;
reg    ap_predicate_pred1512_state3;
wire   [17:0] params_delta_92_fu_348;
reg    ap_predicate_pred1521_state3;
wire   [17:0] params_delta_93_fu_352;
reg    ap_predicate_pred1530_state3;
wire   [17:0] params_delta_94_fu_356;
reg    ap_predicate_pred1539_state3;
wire   [17:0] params_delta_95_fu_360;
reg    ap_predicate_pred1591_state3;
reg   [17:0] params_B_fu_364;
reg   [17:0] params_B_70_fu_368;
reg   [17:0] params_B_71_fu_372;
reg   [17:0] params_B_72_fu_376;
reg   [17:0] params_B_73_fu_380;
reg   [17:0] params_B_74_fu_384;
reg   [17:0] params_B_75_fu_388;
reg   [17:0] params_B_76_fu_392;
wire   [17:0] params_B_77_fu_396;
wire   [17:0] params_B_78_fu_400;
wire   [17:0] params_B_79_fu_404;
wire   [17:0] params_B_80_fu_408;
wire   [17:0] params_B_81_fu_412;
wire   [17:0] params_B_82_fu_416;
wire   [17:0] params_B_83_fu_420;
wire   [17:0] params_B_84_fu_424;
wire   [17:0] params_B_85_fu_428;
wire   [17:0] params_B_86_fu_432;
wire   [17:0] params_B_87_fu_436;
wire   [17:0] params_B_88_fu_440;
wire   [17:0] params_B_89_fu_444;
wire   [17:0] params_B_90_fu_448;
wire   [17:0] params_B_91_fu_452;
wire   [17:0] params_B_92_fu_456;
wire   [17:0] params_B_93_fu_460;
wire   [17:0] params_B_94_fu_464;
wire   [17:0] params_B_95_fu_468;
wire   [17:0] params_B_96_fu_472;
wire   [17:0] params_B_97_fu_476;
wire   [17:0] params_B_98_fu_480;
wire   [17:0] params_B_99_fu_484;
wire   [17:0] params_B_100_fu_488;
reg   [17:0] params_C_fu_492;
reg   [17:0] params_C_70_fu_496;
reg   [17:0] params_C_71_fu_500;
reg   [17:0] params_C_72_fu_504;
reg   [17:0] params_C_73_fu_508;
reg   [17:0] params_C_74_fu_512;
reg   [17:0] params_C_75_fu_516;
reg   [17:0] params_C_76_fu_520;
wire   [17:0] params_C_77_fu_524;
wire   [17:0] params_C_78_fu_528;
wire   [17:0] params_C_79_fu_532;
wire   [17:0] params_C_80_fu_536;
wire   [17:0] params_C_81_fu_540;
wire   [17:0] params_C_82_fu_544;
wire   [17:0] params_C_83_fu_548;
wire   [17:0] params_C_84_fu_552;
wire   [17:0] params_C_85_fu_556;
wire   [17:0] params_C_86_fu_560;
wire   [17:0] params_C_87_fu_564;
wire   [17:0] params_C_88_fu_568;
wire   [17:0] params_C_89_fu_572;
wire   [17:0] params_C_90_fu_576;
wire   [17:0] params_C_91_fu_580;
wire   [17:0] params_C_92_fu_584;
wire   [17:0] params_C_93_fu_588;
wire   [17:0] params_C_94_fu_592;
wire   [17:0] params_C_95_fu_596;
wire   [17:0] params_C_96_fu_600;
wire   [17:0] params_C_97_fu_604;
wire   [17:0] params_C_98_fu_608;
wire   [17:0] params_C_99_fu_612;
wire   [17:0] params_C_100_fu_616;
reg   [17:0] params_x_fu_620;
reg   [17:0] params_x_65_fu_624;
reg   [17:0] params_x_66_fu_628;
reg   [17:0] params_x_67_fu_632;
reg   [17:0] params_x_68_fu_636;
reg   [17:0] params_x_69_fu_640;
reg   [17:0] params_x_70_fu_644;
reg   [17:0] params_x_71_fu_648;
wire   [17:0] params_x_72_fu_652;
wire   [17:0] params_x_73_fu_656;
wire   [17:0] params_x_74_fu_660;
wire   [17:0] params_x_75_fu_664;
wire   [17:0] params_x_76_fu_668;
wire   [17:0] params_x_77_fu_672;
wire   [17:0] params_x_78_fu_676;
wire   [17:0] params_x_79_fu_680;
wire   [17:0] params_x_80_fu_684;
wire   [17:0] params_x_81_fu_688;
wire   [17:0] params_x_82_fu_692;
wire   [17:0] params_x_83_fu_696;
wire   [17:0] params_x_84_fu_700;
wire   [17:0] params_x_85_fu_704;
wire   [17:0] params_x_86_fu_708;
wire   [17:0] params_x_87_fu_712;
wire   [17:0] params_x_88_fu_716;
wire   [17:0] params_x_89_fu_720;
wire   [17:0] params_x_90_fu_724;
wire   [17:0] params_x_91_fu_728;
wire   [17:0] params_x_92_fu_732;
wire   [17:0] params_x_93_fu_736;
wire   [17:0] params_x_94_fu_740;
wire   [17:0] params_x_95_fu_744;
reg   [17:0] p_711_fu_748;
reg   [17:0] p_703_fu_752;
reg   [17:0] p_695_fu_756;
reg   [17:0] p_687_fu_760;
reg   [17:0] p_679_fu_764;
reg   [17:0] p_6611_fu_768;
reg   [17:0] p_6513_fu_772;
reg   [17:0] p_6415_fu_776;
wire   [17:0] p_fu_937_p1;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [0:0] icmp_ln20_fu_821_p2;
wire   [5:0] select_ln11_fu_827_p3;
wire   [2:0] tmp_fu_849_p4;
wire  signed [18:0] grp_fu_2849_p3;
wire   [0:0] tmp_563_fu_1555_p3;
wire   [8:0] trunc_ln_fu_1546_p4;
wire   [8:0] zext_ln41_fu_1562_p1;
wire   [8:0] add_ln41_2_fu_1566_p2;
wire   [21:0] shl_ln_fu_1576_p3;
wire  signed [22:0] sext_ln42_fu_1583_p1;
wire   [22:0] add_ln42_fu_1587_p2;
wire   [12:0] trunc_ln9_fu_1601_p4;
wire   [0:0] tmp_566_fu_1615_p3;
wire  signed [13:0] sext_ln42_4_fu_1611_p1;
wire   [13:0] zext_ln42_fu_1623_p1;
wire  signed [13:0] add_ln42_2_fu_1627_p2;
wire   [0:0] tmp_565_fu_1593_p3;
wire   [0:0] tmp_567_fu_1637_p3;
wire   [0:0] xor_ln42_fu_1645_p2;
wire   [0:0] or_ln42_5_fu_1651_p2;
wire   [0:0] xor_ln42_7_fu_1657_p2;
wire   [0:0] xor_ln42_8_fu_1663_p2;
wire   [0:0] or_ln42_fu_1669_p2;
wire  signed [21:0] trunc_ln10_fu_1681_p1;
wire   [21:0] grp_fu_2859_p3;
wire  signed [21:0] tmp_568_fu_1690_p1;
wire   [0:0] tmp_568_fu_1690_p3;
wire   [11:0] trunc_ln10_fu_1681_p4;
wire   [11:0] zext_ln43_fu_1697_p1;
wire   [11:0] add_ln43_2_fu_1701_p2;
wire   [0:0] and_ln42_fu_1675_p2;
wire   [0:0] icmp_ln38_fu_1531_p2;
wire   [0:0] icmp_ln39_fu_1536_p2;
wire   [0:0] xor_ln38_fu_1719_p2;
wire   [0:0] or_ln39_fu_1731_p2;
wire   [0:0] icmp_ln41_fu_1541_p2;
wire   [0:0] xor_ln39_fu_1737_p2;
wire   [0:0] or_ln41_fu_1749_p2;
wire   [0:0] xor_ln41_fu_1755_p2;
wire   [0:0] and_ln42_5_fu_1761_p2;
wire   [0:0] xor_ln42_9_fu_1772_p2;
wire   [0:0] and_ln42_7_fu_1778_p2;
wire   [0:0] or_ln42_6_fu_1784_p2;
wire   [0:0] or_ln42_7_fu_1796_p2;
wire   [0:0] and_ln39_fu_1725_p2;
wire   [0:0] sel_tmp7_fu_1743_p2;
wire   [0:0] and_ln42_6_fu_1766_p2;
wire   [0:0] and_ln42_8_fu_1790_p2;
wire   [0:0] xor_ln42_10_fu_1801_p2;
wire   [17:0] params_delta_96_fu_1823_p6;
wire   [17:0] params_delta_96_fu_1823_p8;
wire  signed [17:0] params_delta_96_fu_1823_p10;
wire   [17:0] params_delta_96_fu_1823_p12;
wire   [17:0] params_delta_96_fu_1823_p15;
wire   [5:0] params_delta_96_fu_1823_p16;
wire   [17:0] params_x_96_fu_2018_p17;
wire   [7:0] mul_ln25_fu_2061_p1;
wire   [25:0] mul_ln25_fu_2061_p2;
wire  signed [16:0] sext_ln25_3_fu_2110_p1;
wire   [16:0] zext_ln25_fu_2113_p1;
wire  signed [16:0] val_4_fu_2116_p2;
wire   [0:0] tmp_562_fu_2126_p3;
wire   [0:0] xor_ln25_fu_2134_p2;
wire   [0:0] xor_ln25_3_fu_2145_p2;
wire   [0:0] or_ln25_2_fu_2139_p2;
wire   [0:0] xor_ln25_4_fu_2150_p2;
wire   [0:0] or_ln25_fu_2156_p2;
wire   [0:0] and_ln25_fu_2162_p2;
wire  signed [17:0] sext_ln25_4_fu_2122_p1;
wire   [7:0] tmp_564_fu_2184_p4;
wire   [7:0] grp_fu_2849_p1;
wire  signed [17:0] grp_fu_2849_p2;
wire   [9:0] grp_fu_2859_p1;
wire   [18:0] grp_fu_2859_p2;
reg    grp_fu_2849_ce;
reg    grp_fu_2859_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1259;
wire  signed [5:0] params_delta_96_fu_1823_p1;
wire   [5:0] params_delta_96_fu_1823_p3;
wire   [5:0] params_delta_96_fu_1823_p5;
wire   [5:0] params_delta_96_fu_1823_p7;
wire   [5:0] params_delta_96_fu_1823_p9;
wire   [5:0] params_delta_96_fu_1823_p11;
wire   [5:0] params_delta_96_fu_1823_p13;
wire   [2:0] params_x_96_fu_2018_p1;
wire   [2:0] params_x_96_fu_2018_p3;
wire   [2:0] params_x_96_fu_2018_p5;
wire   [2:0] params_x_96_fu_2018_p7;
wire  signed [2:0] params_x_96_fu_2018_p9;
wire  signed [2:0] params_x_96_fu_2018_p11;
wire  signed [2:0] params_x_96_fu_2018_p13;
wire  signed [2:0] params_x_96_fu_2018_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 d_fu_228 = 6'd0;
#0 indvar_flatten_fu_232 = 10'd0;
#0 params_delta_fu_236 = 18'd0;
#0 params_delta_65_fu_240 = 18'd0;
#0 params_delta_66_fu_244 = 18'd0;
#0 params_delta_67_fu_248 = 18'd0;
#0 params_delta_68_fu_252 = 18'd0;
#0 params_delta_69_fu_256 = 18'd0;
#0 params_delta_70_fu_260 = 18'd0;
#0 params_delta_71_fu_264 = 18'd0;
#0 params_B_fu_364 = 18'd0;
#0 params_B_70_fu_368 = 18'd0;
#0 params_B_71_fu_372 = 18'd0;
#0 params_B_72_fu_376 = 18'd0;
#0 params_B_73_fu_380 = 18'd0;
#0 params_B_74_fu_384 = 18'd0;
#0 params_B_75_fu_388 = 18'd0;
#0 params_B_76_fu_392 = 18'd0;
#0 params_C_fu_492 = 18'd0;
#0 params_C_70_fu_496 = 18'd0;
#0 params_C_71_fu_500 = 18'd0;
#0 params_C_72_fu_504 = 18'd0;
#0 params_C_73_fu_508 = 18'd0;
#0 params_C_74_fu_512 = 18'd0;
#0 params_C_75_fu_516 = 18'd0;
#0 params_C_76_fu_520 = 18'd0;
#0 params_x_fu_620 = 18'd0;
#0 params_x_65_fu_624 = 18'd0;
#0 params_x_66_fu_628 = 18'd0;
#0 params_x_67_fu_632 = 18'd0;
#0 params_x_68_fu_636 = 18'd0;
#0 params_x_69_fu_640 = 18'd0;
#0 params_x_70_fu_644 = 18'd0;
#0 params_x_71_fu_648 = 18'd0;
#0 p_711_fu_748 = 18'd0;
#0 p_703_fu_752 = 18'd0;
#0 p_695_fu_756 = 18'd0;
#0 p_687_fu_760 = 18'd0;
#0 p_679_fu_764 = 18'd0;
#0 p_6611_fu_768 = 18'd0;
#0 p_6513_fu_772 = 18'd0;
#0 p_6415_fu_776 = 18'd0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_15_6_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 18 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 18 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 18 ),
    .CASE3( 6'h4 ),
    .din3_WIDTH( 18 ),
    .CASE4( 6'h2 ),
    .din4_WIDTH( 18 ),
    .CASE5( 6'h1 ),
    .din5_WIDTH( 18 ),
    .CASE6( 6'h0 ),
    .din6_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 18 ))
sparsemux_15_6_18_1_1_U547(
    .din0(val_6_reg_3753_pp0_iter5_reg),
    .din1(18'd0),
    .din2(params_delta_96_fu_1823_p6),
    .din3(params_delta_96_fu_1823_p8),
    .din4(params_delta_96_fu_1823_p10),
    .din5(params_delta_96_fu_1823_p12),
    .din6(18'd131072),
    .def(params_delta_96_fu_1823_p15),
    .sel(params_delta_96_fu_1823_p16),
    .dout(params_delta_96_fu_1823_p17)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U548(
    .din0(p_6415_fu_776),
    .din1(p_6513_fu_772),
    .din2(p_6611_fu_768),
    .din3(p_679_fu_764),
    .din4(p_687_fu_760),
    .din5(p_695_fu_756),
    .din6(p_703_fu_752),
    .din7(p_711_fu_748),
    .def(params_x_96_fu_2018_p17),
    .sel(trunc_ln20_2_reg_3711_pp0_iter1_reg),
    .dout(params_x_96_fu_2018_p19)
);

unet_pvm_top_mul_18s_8ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 26 ))
mul_18s_8ns_26_1_1_U549(
    .din0(params_x_96_fu_2018_p19),
    .din1(mul_ln25_fu_2061_p1),
    .dout(mul_ln25_fu_2061_p2)
);

unet_pvm_top_mac_muladd_18s_8ns_18s_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
mac_muladd_18s_8ns_18s_19_4_1_U550(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(val_6_fu_2168_p3),
    .din1(grp_fu_2849_p1),
    .din2(grp_fu_2849_p2),
    .ce(grp_fu_2849_ce),
    .dout(grp_fu_2849_p3)
);

unet_pvm_top_mac_muladd_18s_10ns_19ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 22 ))
mac_muladd_18s_10ns_19ns_22_4_1_U551(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(val_6_fu_2168_p3),
    .din1(grp_fu_2859_p1),
    .din2(grp_fu_2859_p2),
    .ce(grp_fu_2859_ce),
    .dout(grp_fu_2859_p3)
);

unet_pvm_top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1259)) begin
        if ((icmp_ln11_fu_806_p2 == 1'd0)) begin
            d_fu_228 <= add_ln20_fu_915_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            d_fu_228 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1259)) begin
        if ((icmp_ln11_fu_806_p2 == 1'd0)) begin
            indvar_flatten_fu_232 <= add_ln11_fu_812_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_232 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        first_iter_0_reg_3703 <= first_iter_0_fu_835_p2;
        icmp_ln20_2_reg_3721 <= icmp_ln20_2_fu_921_p2;
        icmp_ln20_2_reg_3721_pp0_iter1_reg <= icmp_ln20_2_reg_3721;
        icmp_ln23_reg_3717 <= icmp_ln23_fu_859_p2;
        icmp_ln23_reg_3717_pp0_iter1_reg <= icmp_ln23_reg_3717;
        trunc_ln20_2_reg_3711 <= trunc_ln20_2_fu_845_p1;
        trunc_ln20_2_reg_3711_pp0_iter1_reg <= trunc_ln20_2_reg_3711;
        trunc_ln20_reg_3707 <= trunc_ln20_fu_841_p1;
        trunc_ln20_reg_3707_pp0_iter1_reg <= trunc_ln20_reg_3707;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_predicate_pred1341_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd8));
        ap_predicate_pred1350_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd9));
        ap_predicate_pred1359_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd10));
        ap_predicate_pred1368_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd11));
        ap_predicate_pred1377_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd12));
        ap_predicate_pred1386_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd13));
        ap_predicate_pred1395_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd14));
        ap_predicate_pred1404_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd15));
        ap_predicate_pred1413_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd16));
        ap_predicate_pred1422_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd17));
        ap_predicate_pred1431_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd18));
        ap_predicate_pred1440_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd19));
        ap_predicate_pred1449_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd20));
        ap_predicate_pred1458_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd21));
        ap_predicate_pred1467_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd22));
        ap_predicate_pred1476_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd23));
        ap_predicate_pred1485_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd24));
        ap_predicate_pred1494_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd25));
        ap_predicate_pred1503_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd26));
        ap_predicate_pred1512_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd27));
        ap_predicate_pred1521_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd28));
        ap_predicate_pred1530_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd29));
        ap_predicate_pred1539_state3 <= ((icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0) & (trunc_ln20_reg_3707_pp0_iter4_reg == 5'd30));
        ap_predicate_pred1591_state3 <= (~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd30) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd29) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd28) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd27) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd26) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd25) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd24) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd23) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd22) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd21) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd20) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd19) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd18) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd17) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd16) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd15) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd14) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd13) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd12) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd11) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd10) & ~(trunc_ln20_reg_3707_pp0_iter4_reg 
    == 5'd9) & ~(trunc_ln20_reg_3707_pp0_iter4_reg == 5'd8) & (icmp_ln23_reg_3717_pp0_iter4_reg == 1'd0));
        icmp_ln20_2_reg_3721_pp0_iter2_reg <= icmp_ln20_2_reg_3721_pp0_iter1_reg;
        icmp_ln20_2_reg_3721_pp0_iter3_reg <= icmp_ln20_2_reg_3721_pp0_iter2_reg;
        icmp_ln20_2_reg_3721_pp0_iter4_reg <= icmp_ln20_2_reg_3721_pp0_iter3_reg;
        icmp_ln20_2_reg_3721_pp0_iter5_reg <= icmp_ln20_2_reg_3721_pp0_iter4_reg;
        icmp_ln20_2_reg_3721_pp0_iter6_reg <= icmp_ln20_2_reg_3721_pp0_iter5_reg;
        icmp_ln23_reg_3717_pp0_iter2_reg <= icmp_ln23_reg_3717_pp0_iter1_reg;
        icmp_ln23_reg_3717_pp0_iter3_reg <= icmp_ln23_reg_3717_pp0_iter2_reg;
        icmp_ln23_reg_3717_pp0_iter4_reg <= icmp_ln23_reg_3717_pp0_iter3_reg;
        icmp_ln23_reg_3717_pp0_iter5_reg <= icmp_ln23_reg_3717_pp0_iter4_reg;
        trunc_ln20_2_reg_3711_pp0_iter2_reg <= trunc_ln20_2_reg_3711_pp0_iter1_reg;
        trunc_ln20_2_reg_3711_pp0_iter3_reg <= trunc_ln20_2_reg_3711_pp0_iter2_reg;
        trunc_ln20_2_reg_3711_pp0_iter4_reg <= trunc_ln20_2_reg_3711_pp0_iter3_reg;
        trunc_ln20_2_reg_3711_pp0_iter5_reg <= trunc_ln20_2_reg_3711_pp0_iter4_reg;
        trunc_ln20_reg_3707_pp0_iter2_reg <= trunc_ln20_reg_3707_pp0_iter1_reg;
        trunc_ln20_reg_3707_pp0_iter3_reg <= trunc_ln20_reg_3707_pp0_iter2_reg;
        trunc_ln20_reg_3707_pp0_iter4_reg <= trunc_ln20_reg_3707_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        icmp_ln42_reg_3787 <= icmp_ln42_fu_2194_p2;
        icmp_ln42_reg_3787_pp0_iter4_reg <= icmp_ln42_reg_3787;
        icmp_ln42_reg_3787_pp0_iter5_reg <= icmp_ln42_reg_3787_pp0_iter4_reg;
        params_x_96_reg_3725 <= params_x_96_fu_2018_p19;
        params_x_96_reg_3725_pp0_iter3_reg <= params_x_96_reg_3725;
        params_x_96_reg_3725_pp0_iter4_reg <= params_x_96_reg_3725_pp0_iter3_reg;
        params_x_96_reg_3725_pp0_iter5_reg <= params_x_96_reg_3725_pp0_iter4_reg;
        tmp_560_reg_3737 <= mul_ln25_fu_2061_p2[32'd25];
        tmp_561_reg_3748 <= mul_ln25_fu_2061_p2[32'd9];
        trunc_ln42_2_reg_3793 <= trunc_ln42_2_fu_2200_p1;
        trunc_ln42_2_reg_3793_pp0_iter4_reg <= trunc_ln42_2_reg_3793;
        trunc_ln42_2_reg_3793_pp0_iter5_reg <= trunc_ln42_2_reg_3793_pp0_iter4_reg;
        val_6_reg_3753 <= val_6_fu_2168_p3;
        val_6_reg_3753_pp0_iter4_reg <= val_6_reg_3753;
        val_6_reg_3753_pp0_iter5_reg <= val_6_reg_3753_pp0_iter4_reg;
        val_reg_3743 <= {{mul_ln25_fu_2061_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (first_iter_0_reg_3703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_6415_fu_776 <= p_fu_937_p1;
        p_6513_fu_772 <= {{s_conv_out_dout[35:18]}};
        p_6611_fu_768 <= {{s_conv_out_dout[53:36]}};
        p_679_fu_764 <= {{s_conv_out_dout[71:54]}};
        p_687_fu_760 <= {{s_conv_out_dout[89:72]}};
        p_695_fu_756 <= {{s_conv_out_dout[107:90]}};
        p_703_fu_752 <= {{s_conv_out_dout[125:108]}};
        p_711_fu_748 <= {{s_conv_out_dout[143:126]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd1))) begin
        params_B_70_fu_368 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_70_fu_496 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_65_fu_240 <= params_delta_96_fu_1823_p17;
        params_x_65_fu_624 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd2))) begin
        params_B_71_fu_372 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_71_fu_500 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_66_fu_244 <= params_delta_96_fu_1823_p17;
        params_x_66_fu_628 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd3))) begin
        params_B_72_fu_376 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_72_fu_504 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_67_fu_248 <= params_delta_96_fu_1823_p17;
        params_x_67_fu_632 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd4))) begin
        params_B_73_fu_380 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_73_fu_508 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_68_fu_252 <= params_delta_96_fu_1823_p17;
        params_x_68_fu_636 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd5))) begin
        params_B_74_fu_384 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_74_fu_512 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_69_fu_256 <= params_delta_96_fu_1823_p17;
        params_x_69_fu_640 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd6))) begin
        params_B_75_fu_388 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_75_fu_516 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_70_fu_260 <= params_delta_96_fu_1823_p17;
        params_x_70_fu_644 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd7))) begin
        params_B_76_fu_392 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_76_fu_520 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_71_fu_264 <= params_delta_96_fu_1823_p17;
        params_x_71_fu_648 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln23_reg_3717_pp0_iter5_reg == 1'd1) & (trunc_ln20_2_reg_3711_pp0_iter5_reg == 3'd0))) begin
        params_B_fu_364 <= val_6_reg_3753_pp0_iter5_reg;
        params_C_fu_492 <= val_6_reg_3753_pp0_iter5_reg;
        params_delta_fu_236 <= params_delta_96_fu_1823_p17;
        params_x_fu_620 <= params_x_96_reg_3725_pp0_iter5_reg;
    end
end

always @ (*) begin
    if (((icmp_ln11_fu_806_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_d_load = 6'd0;
    end else begin
        ap_sig_allocacmp_d_load = d_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_232;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2849_ce = 1'b1;
    end else begin
        grp_fu_2849_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2859_ce = 1'b1;
    end else begin
        grp_fu_2859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (first_iter_0_reg_3703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_conv_out_blk_n = s_conv_out_empty_n;
    end else begin
        s_conv_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (first_iter_0_reg_3703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_conv_out_read = 1'b1;
    end else begin
        s_conv_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln20_2_reg_3721_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        s_params_fwd_blk_n = s_params_fwd_full_n;
    end else begin
        s_params_fwd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln20_2_reg_3721_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        s_params_fwd_write = 1'b1;
    end else begin
        s_params_fwd_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_812_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln20_fu_915_p2 = (select_ln11_fu_827_p3 + 6'd1);

assign add_ln41_2_fu_1566_p2 = (trunc_ln_fu_1546_p4 + zext_ln41_fu_1562_p1);

assign add_ln42_2_fu_1627_p2 = ($signed(sext_ln42_4_fu_1611_p1) + $signed(zext_ln42_fu_1623_p1));

assign add_ln42_fu_1587_p2 = ($signed(sext_ln42_fu_1583_p1) + $signed(23'd723968));

assign add_ln43_2_fu_1701_p2 = (trunc_ln10_fu_1681_p4 + zext_ln43_fu_1697_p1);

assign and_ln25_fu_2162_p2 = (xor_ln25_fu_2134_p2 & or_ln25_fu_2156_p2);

assign and_ln39_fu_1725_p2 = (xor_ln38_fu_1719_p2 & icmp_ln39_fu_1536_p2);

assign and_ln42_5_fu_1761_p2 = (xor_ln41_fu_1755_p2 & icmp_ln42_reg_3787_pp0_iter5_reg);

assign and_ln42_6_fu_1766_p2 = (and_ln42_fu_1675_p2 & and_ln42_5_fu_1761_p2);

assign and_ln42_7_fu_1778_p2 = (xor_ln42_9_fu_1772_p2 & xor_ln42_7_fu_1657_p2);

assign and_ln42_8_fu_1790_p2 = (or_ln42_6_fu_1784_p2 & and_ln42_5_fu_1761_p2);

assign and_ln42_fu_1675_p2 = (xor_ln42_fu_1645_p2 & or_ln42_fu_1669_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = ((first_iter_0_reg_3703 == 1'd1) & (s_conv_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7_grp1 = ((icmp_ln20_2_reg_3721_pp0_iter6_reg == 1'd1) & (s_params_fwd_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1259 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign first_iter_0_fu_835_p2 = ((select_ln11_fu_827_p3 == 6'd0) ? 1'b1 : 1'b0);

assign grp_fu_2849_p1 = 19'd133;

assign grp_fu_2849_p2 = 19'd450560;

assign grp_fu_2859_p1 = 22'd891;

assign grp_fu_2859_p2 = 22'd335872;

assign icmp_ln11_fu_806_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln20_2_fu_921_p2 = ((add_ln20_fu_915_p2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_821_p2 = ((ap_sig_allocacmp_d_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_859_p2 = ((tmp_fu_849_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1531_p2 = (($signed(val_6_reg_3753_pp0_iter5_reg) > $signed(18'd3072)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1536_p2 = (($signed(val_6_reg_3753_pp0_iter5_reg) < $signed(18'd259072)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1541_p2 = (($signed(val_6_reg_3753_pp0_iter5_reg) < $signed(18'd261120)) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_2194_p2 = (($signed(tmp_564_fu_2184_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign mul_ln25_fu_2061_p1 = 26'd102;

assign or_ln25_2_fu_2139_p2 = (xor_ln25_fu_2134_p2 | tmp_562_fu_2126_p3);

assign or_ln25_fu_2156_p2 = (xor_ln25_4_fu_2150_p2 | tmp_562_fu_2126_p3);

assign or_ln39_fu_1731_p2 = (icmp_ln39_fu_1536_p2 | icmp_ln38_fu_1531_p2);

assign or_ln41_fu_1749_p2 = (or_ln39_fu_1731_p2 | icmp_ln41_fu_1541_p2);

assign or_ln42_5_fu_1651_p2 = (xor_ln42_fu_1645_p2 | tmp_567_fu_1637_p3);

assign or_ln42_6_fu_1784_p2 = (tmp_565_fu_1593_p3 | and_ln42_7_fu_1778_p2);

assign or_ln42_7_fu_1796_p2 = (or_ln41_fu_1749_p2 | icmp_ln42_reg_3787_pp0_iter5_reg);

assign or_ln42_fu_1669_p2 = (xor_ln42_8_fu_1663_p2 | tmp_567_fu_1637_p3);

assign p_fu_937_p1 = s_conv_out_dout[17:0];

assign params_B_100_fu_488 = 18'd0;

assign params_B_77_fu_396 = 18'd0;

assign params_B_78_fu_400 = 18'd0;

assign params_B_79_fu_404 = 18'd0;

assign params_B_80_fu_408 = 18'd0;

assign params_B_81_fu_412 = 18'd0;

assign params_B_82_fu_416 = 18'd0;

assign params_B_83_fu_420 = 18'd0;

assign params_B_84_fu_424 = 18'd0;

assign params_B_85_fu_428 = 18'd0;

assign params_B_86_fu_432 = 18'd0;

assign params_B_87_fu_436 = 18'd0;

assign params_B_88_fu_440 = 18'd0;

assign params_B_89_fu_444 = 18'd0;

assign params_B_90_fu_448 = 18'd0;

assign params_B_91_fu_452 = 18'd0;

assign params_B_92_fu_456 = 18'd0;

assign params_B_93_fu_460 = 18'd0;

assign params_B_94_fu_464 = 18'd0;

assign params_B_95_fu_468 = 18'd0;

assign params_B_96_fu_472 = 18'd0;

assign params_B_97_fu_476 = 18'd0;

assign params_B_98_fu_480 = 18'd0;

assign params_B_99_fu_484 = 18'd0;

assign params_C_100_fu_616 = 18'd0;

assign params_C_77_fu_524 = 18'd0;

assign params_C_78_fu_528 = 18'd0;

assign params_C_79_fu_532 = 18'd0;

assign params_C_80_fu_536 = 18'd0;

assign params_C_81_fu_540 = 18'd0;

assign params_C_82_fu_544 = 18'd0;

assign params_C_83_fu_548 = 18'd0;

assign params_C_84_fu_552 = 18'd0;

assign params_C_85_fu_556 = 18'd0;

assign params_C_86_fu_560 = 18'd0;

assign params_C_87_fu_564 = 18'd0;

assign params_C_88_fu_568 = 18'd0;

assign params_C_89_fu_572 = 18'd0;

assign params_C_90_fu_576 = 18'd0;

assign params_C_91_fu_580 = 18'd0;

assign params_C_92_fu_584 = 18'd0;

assign params_C_93_fu_588 = 18'd0;

assign params_C_94_fu_592 = 18'd0;

assign params_C_95_fu_596 = 18'd0;

assign params_C_96_fu_600 = 18'd0;

assign params_C_97_fu_604 = 18'd0;

assign params_C_98_fu_608 = 18'd0;

assign params_C_99_fu_612 = 18'd0;

assign params_delta_72_fu_268 = 18'd0;

assign params_delta_73_fu_272 = 18'd0;

assign params_delta_74_fu_276 = 18'd0;

assign params_delta_75_fu_280 = 18'd0;

assign params_delta_76_fu_284 = 18'd0;

assign params_delta_77_fu_288 = 18'd0;

assign params_delta_78_fu_292 = 18'd0;

assign params_delta_79_fu_296 = 18'd0;

assign params_delta_80_fu_300 = 18'd0;

assign params_delta_81_fu_304 = 18'd0;

assign params_delta_82_fu_308 = 18'd0;

assign params_delta_83_fu_312 = 18'd0;

assign params_delta_84_fu_316 = 18'd0;

assign params_delta_85_fu_320 = 18'd0;

assign params_delta_86_fu_324 = 18'd0;

assign params_delta_87_fu_328 = 18'd0;

assign params_delta_88_fu_332 = 18'd0;

assign params_delta_89_fu_336 = 18'd0;

assign params_delta_90_fu_340 = 18'd0;

assign params_delta_91_fu_344 = 18'd0;

assign params_delta_92_fu_348 = 18'd0;

assign params_delta_93_fu_352 = 18'd0;

assign params_delta_94_fu_356 = 18'd0;

assign params_delta_95_fu_360 = 18'd0;

assign params_delta_96_fu_1823_p10 = add_ln42_2_fu_1627_p2;

assign params_delta_96_fu_1823_p12 = add_ln43_2_fu_1701_p2;

assign params_delta_96_fu_1823_p15 = 'bx;

assign params_delta_96_fu_1823_p16 = {{{{{{icmp_ln38_fu_1531_p2}, {and_ln39_fu_1725_p2}}, {sel_tmp7_fu_1743_p2}}, {and_ln42_6_fu_1766_p2}}, {and_ln42_8_fu_1790_p2}}, {xor_ln42_10_fu_1801_p2}};

assign params_delta_96_fu_1823_p6 = add_ln41_2_fu_1566_p2;

assign params_delta_96_fu_1823_p8 = ((and_ln42_fu_1675_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign params_x_72_fu_652 = 18'd0;

assign params_x_73_fu_656 = 18'd0;

assign params_x_74_fu_660 = 18'd0;

assign params_x_75_fu_664 = 18'd0;

assign params_x_76_fu_668 = 18'd0;

assign params_x_77_fu_672 = 18'd0;

assign params_x_78_fu_676 = 18'd0;

assign params_x_79_fu_680 = 18'd0;

assign params_x_80_fu_684 = 18'd0;

assign params_x_81_fu_688 = 18'd0;

assign params_x_82_fu_692 = 18'd0;

assign params_x_83_fu_696 = 18'd0;

assign params_x_84_fu_700 = 18'd0;

assign params_x_85_fu_704 = 18'd0;

assign params_x_86_fu_708 = 18'd0;

assign params_x_87_fu_712 = 18'd0;

assign params_x_88_fu_716 = 18'd0;

assign params_x_89_fu_720 = 18'd0;

assign params_x_90_fu_724 = 18'd0;

assign params_x_91_fu_728 = 18'd0;

assign params_x_92_fu_732 = 18'd0;

assign params_x_93_fu_736 = 18'd0;

assign params_x_94_fu_740 = 18'd0;

assign params_x_95_fu_744 = 18'd0;

assign params_x_96_fu_2018_p17 = 'bx;

assign s_params_fwd_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{params_x_95_fu_744}, {params_x_94_fu_740}}, {params_x_93_fu_736}}, {params_x_92_fu_732}}, {params_x_91_fu_728}}, {params_x_90_fu_724}}, {params_x_89_fu_720}}, {params_x_88_fu_716}}, {params_x_87_fu_712}}, {params_x_86_fu_708}}, {params_x_85_fu_704}}, {params_x_84_fu_700}}, {params_x_83_fu_696}}, {params_x_82_fu_692}}, {params_x_81_fu_688}}, {params_x_80_fu_684}}, {params_x_79_fu_680}}, {params_x_78_fu_676}}, {params_x_77_fu_672}}, {params_x_76_fu_668}}, {params_x_75_fu_664}}, {params_x_74_fu_660}}, {params_x_73_fu_656}}, {params_x_72_fu_652}}, {params_x_71_fu_648}}, {params_x_70_fu_644}}, {params_x_69_fu_640}}, {params_x_68_fu_636}}, {params_x_67_fu_632}}, {params_x_66_fu_628}}, {params_x_65_fu_624}}, {params_x_fu_620}}, {params_C_100_fu_616}}, {params_C_99_fu_612}}, {params_C_98_fu_608}}, {params_C_97_fu_604}}, {params_C_96_fu_600}}, {params_C_95_fu_596}}, {params_C_94_fu_592}}, {params_C_93_fu_588}}, 
    {params_C_92_fu_584}}, {params_C_91_fu_580}}, {params_C_90_fu_576}}, {params_C_89_fu_572}}, {params_C_88_fu_568}}, {params_C_87_fu_564}}, {params_C_86_fu_560}}, {params_C_85_fu_556}}, {params_C_84_fu_552}}, {params_C_83_fu_548}}, {params_C_82_fu_544}}, {params_C_81_fu_540}}, {params_C_80_fu_536}}, {params_C_79_fu_532}}, {params_C_78_fu_528}}, {params_C_77_fu_524}}, {params_C_76_fu_520}}, {params_C_75_fu_516}}, {params_C_74_fu_512}}, {params_C_73_fu_508}}, {params_C_72_fu_504}}, {params_C_71_fu_500}}, {params_C_70_fu_496}}, {params_C_fu_492}}, {params_B_100_fu_488}}, {params_B_99_fu_484}}, {params_B_98_fu_480}}, {params_B_97_fu_476}}, {params_B_96_fu_472}}, {params_B_95_fu_468}}, {params_B_94_fu_464}}, {params_B_93_fu_460}}, {params_B_92_fu_456}}, {params_B_91_fu_452}}, {params_B_90_fu_448}}, {params_B_89_fu_444}}, {params_B_88_fu_440}}, {params_B_87_fu_436}}, {params_B_86_fu_432}}, {params_B_85_fu_428}}, {params_B_84_fu_424}}, {params_B_83_fu_420}}, {params_B_82_fu_416}}, {params_B_81_fu_412}}, {params_B_80_fu_408}}, 
    {params_B_79_fu_404}}, {params_B_78_fu_400}}, {params_B_77_fu_396}}, {params_B_76_fu_392}}, {params_B_75_fu_388}}, {params_B_74_fu_384}}, {params_B_73_fu_380}}, {params_B_72_fu_376}}, {params_B_71_fu_372}}, {params_B_70_fu_368}}, {params_B_fu_364}}, {params_delta_95_fu_360}}, {params_delta_94_fu_356}}, {params_delta_93_fu_352}}, {params_delta_92_fu_348}}, {params_delta_91_fu_344}}, {params_delta_90_fu_340}}, {params_delta_89_fu_336}}, {params_delta_88_fu_332}}, {params_delta_87_fu_328}}, {params_delta_86_fu_324}}, {params_delta_85_fu_320}}, {params_delta_84_fu_316}}, {params_delta_83_fu_312}}, {params_delta_82_fu_308}}, {params_delta_81_fu_304}}, {params_delta_80_fu_300}}, {params_delta_79_fu_296}}, {params_delta_78_fu_292}}, {params_delta_77_fu_288}}, {params_delta_76_fu_284}}, {params_delta_75_fu_280}}, {params_delta_74_fu_276}}, {params_delta_73_fu_272}}, {params_delta_72_fu_268}}, {params_delta_71_fu_264}}, {params_delta_70_fu_260}}, {params_delta_69_fu_256}}, {params_delta_68_fu_252}}, {params_delta_67_fu_248}}, 
    {params_delta_66_fu_244}}, {params_delta_65_fu_240}}, {params_delta_fu_236}};

assign sel_tmp7_fu_1743_p2 = (xor_ln39_fu_1737_p2 & icmp_ln41_fu_1541_p2);

assign select_ln11_fu_827_p3 = ((icmp_ln20_fu_821_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_d_load);

assign sext_ln25_3_fu_2110_p1 = $signed(val_reg_3743);

assign sext_ln25_4_fu_2122_p1 = val_4_fu_2116_p2;

assign sext_ln42_4_fu_1611_p1 = $signed(trunc_ln9_fu_1601_p4);

assign sext_ln42_fu_1583_p1 = $signed(shl_ln_fu_1576_p3);

assign shl_ln_fu_1576_p3 = {{trunc_ln42_2_reg_3793_pp0_iter5_reg}, {9'd0}};

assign tmp_562_fu_2126_p3 = val_4_fu_2116_p2[32'd16];

assign tmp_563_fu_1555_p3 = grp_fu_2849_p3[32'd9];

assign tmp_564_fu_2184_p4 = {{val_6_fu_2168_p3[17:10]}};

assign tmp_565_fu_1593_p3 = add_ln42_fu_1587_p2[32'd22];

assign tmp_566_fu_1615_p3 = add_ln42_fu_1587_p2[32'd9];

assign tmp_567_fu_1637_p3 = add_ln42_2_fu_1627_p2[32'd13];

assign tmp_568_fu_1690_p1 = grp_fu_2859_p3;

assign tmp_568_fu_1690_p3 = tmp_568_fu_1690_p1[32'd9];

assign tmp_fu_849_p4 = {{select_ln11_fu_827_p3[5:3]}};

assign trunc_ln10_fu_1681_p1 = grp_fu_2859_p3;

assign trunc_ln10_fu_1681_p4 = {{trunc_ln10_fu_1681_p1[21:10]}};

assign trunc_ln20_2_fu_845_p1 = select_ln11_fu_827_p3[2:0];

assign trunc_ln20_fu_841_p1 = select_ln11_fu_827_p3[4:0];

assign trunc_ln42_2_fu_2200_p1 = val_6_fu_2168_p3[12:0];

assign trunc_ln9_fu_1601_p4 = {{add_ln42_fu_1587_p2[22:10]}};

assign trunc_ln_fu_1546_p4 = {{grp_fu_2849_p3[18:10]}};

assign val_4_fu_2116_p2 = ($signed(sext_ln25_3_fu_2110_p1) + $signed(zext_ln25_fu_2113_p1));

assign val_6_fu_2168_p3 = ((and_ln25_fu_2162_p2[0:0] == 1'b1) ? 18'd131071 : sext_ln25_4_fu_2122_p1);

assign xor_ln25_3_fu_2145_p2 = (tmp_560_reg_3737 ^ 1'd1);

assign xor_ln25_4_fu_2150_p2 = (xor_ln25_3_fu_2145_p2 ^ or_ln25_2_fu_2139_p2);

assign xor_ln25_fu_2134_p2 = (tmp_560_reg_3737 ^ 1'd1);

assign xor_ln38_fu_1719_p2 = (icmp_ln38_fu_1531_p2 ^ 1'd1);

assign xor_ln39_fu_1737_p2 = (or_ln39_fu_1731_p2 ^ 1'd1);

assign xor_ln41_fu_1755_p2 = (or_ln41_fu_1749_p2 ^ 1'd1);

assign xor_ln42_10_fu_1801_p2 = (or_ln42_7_fu_1796_p2 ^ 1'd1);

assign xor_ln42_7_fu_1657_p2 = (tmp_565_fu_1593_p3 ^ or_ln42_5_fu_1651_p2);

assign xor_ln42_8_fu_1663_p2 = (xor_ln42_7_fu_1657_p2 ^ 1'd1);

assign xor_ln42_9_fu_1772_p2 = (tmp_567_fu_1637_p3 ^ 1'd1);

assign xor_ln42_fu_1645_p2 = (tmp_565_fu_1593_p3 ^ 1'd1);

assign zext_ln25_fu_2113_p1 = tmp_561_reg_3748;

assign zext_ln41_fu_1562_p1 = tmp_563_fu_1555_p3;

assign zext_ln42_fu_1623_p1 = tmp_566_fu_1615_p3;

assign zext_ln43_fu_1697_p1 = tmp_568_fu_1690_p3;

endmodule //unet_pvm_top_forward_16
