{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529164932548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529164932563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 16 13:02:12 2018 " "Processing started: Sat Jun 16 13:02:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529164932563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164932563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164932563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529164934215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529164934215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TopDE.v(358) " "Verilog HDL Module Instantiation warning at TopDE.v(358): ignored dangling comma in List of Port Connections" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529164952592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952608 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(142) " "Verilog HDL Module Instantiation warning at CPU.v(142): ignored dangling comma in List of Port Connections" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529164952608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952624 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_MULTI.v(136) " "Verilog HDL Module Instantiation warning at Datapath_MULTI.v(136): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529164952624 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_MULTI.v(165) " "Verilog HDL Module Instantiation warning at Datapath_MULTI.v(165): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529164952624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(52) " "Verilog HDL warning at Registers.v(52): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529164952655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(30) " "Verilog HDL warning at Break_Interface.v(30): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529164952686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(32) " "Verilog HDL warning at Break_Interface.v(32): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529164952686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_kva " "Found entity 1: breaker_lpm_constant_kva" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952717 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952858 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529164952905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952905 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952936 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952936 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529164952952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952967 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164952998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164952998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529164953092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529164953108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529164953123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529164953139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164953315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOpCode Datapath_MULTI.v(85) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(85): created implicit net for \"wOpCode\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOpcode Datapath_MULTI.v(116) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(116): created implicit net for \"wOpcode\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFunct3 Datapath_MULTI.v(117) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(117): created implicit net for \"wFunct3\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFunct7 Datapath_MULTI.v(118) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(118): created implicit net for \"wFunct7\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRWrite Datapath_MULTI.v(119) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(119): created implicit net for \"IRWrite\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg Datapath_MULTI.v(120) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(120): created implicit net for \"MemtoReg\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IorD Datapath_MULTI.v(123) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(123): created implicit net for \"IorD\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSource Datapath_MULTI.v(127) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(127): created implicit net for \"PCSource\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcB Datapath_MULTI.v(129) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(129): created implicit net for \"ALUSrcB\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcA Datapath_MULTI.v(130) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(130): created implicit net for \"ALUSrcA\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Store Datapath_MULTI.v(133) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(133): created implicit net for \"Store\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wLoadCase Datapath_MULTI.v(134) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(134): created implicit net for \"wLoadCase\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wWriteCase Datapath_MULTI.v(135) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(135): created implicit net for \"wWriteCase\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wRs1 Datapath_MULTI.v(142) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(142): created implicit net for \"wRs1\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wRs2 Datapath_MULTI.v(143) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(143): created implicit net for \"wRs2\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wWriteRegister Datapath_MULTI.v(144) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(144): created implicit net for \"wWriteRegister\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wTreatedToRegister Datapath_MULTI.v(145) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(145): created implicit net for \"wTreatedToRegister\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wTreatedToMemory Datapath_MULTI.v(184) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(184): created implicit net for \"wTreatedToMemory\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wByteEnabler Datapath_MULTI.v(185) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(185): created implicit net for \"wByteEnabler\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wLigaULA_PASSADA Datapath_MULTI.v(201) " "Verilog HDL Implicit Net warning at Datapath_MULTI.v(201): created implicit net for \"wLigaULA_PASSADA\"" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529164953628 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR TopDE.v(74) " "Output port \"DRAM_ADDR\" at TopDE.v(74) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA TopDE.v(75) " "Output port \"DRAM_BA\" at TopDE.v(75) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 TopDE.v(99) " "Output port \"HEX0\" at TopDE.v(99) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 TopDE.v(102) " "Output port \"HEX1\" at TopDE.v(102) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 TopDE.v(105) " "Output port \"HEX2\" at TopDE.v(105) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 TopDE.v(108) " "Output port \"HEX3\" at TopDE.v(108) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 TopDE.v(111) " "Output port \"HEX4\" at TopDE.v(111) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 TopDE.v(114) " "Output port \"HEX5\" at TopDE.v(114) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B TopDE.v(203) " "Output port \"VGA_B\" at TopDE.v(203) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G TopDE.v(206) " "Output port \"VGA_G\" at TopDE.v(206) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R TopDE.v(208) " "Output port \"VGA_R\" at TopDE.v(208) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN TopDE.v(42) " "Output port \"ADC_DIN\" at TopDE.v(42) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK TopDE.v(44) " "Output port \"ADC_SCLK\" at TopDE.v(44) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT TopDE.v(50) " "Output port \"AUD_DACDAT\" at TopDE.v(50) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK TopDE.v(52) " "Output port \"AUD_XCK\" at TopDE.v(52) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N TopDE.v(76) " "Output port \"DRAM_CAS_N\" at TopDE.v(76) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE TopDE.v(77) " "Output port \"DRAM_CKE\" at TopDE.v(77) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK TopDE.v(78) " "Output port \"DRAM_CLK\" at TopDE.v(78) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N TopDE.v(79) " "Output port \"DRAM_CS_N\" at TopDE.v(79) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM TopDE.v(81) " "Output port \"DRAM_LDQM\" at TopDE.v(81) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N TopDE.v(82) " "Output port \"DRAM_RAS_N\" at TopDE.v(82) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM TopDE.v(83) " "Output port \"DRAM_UDQM\" at TopDE.v(83) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N TopDE.v(84) " "Output port \"DRAM_WE_N\" at TopDE.v(84) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL TopDE.v(87) " "Output port \"FAN_CTRL\" at TopDE.v(87) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK TopDE.v(90) " "Output port \"FPGA_I2C_SCLK\" at TopDE.v(90) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD TopDE.v(178) " "Output port \"IRDA_TXD\" at TopDE.v(178) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N TopDE.v(199) " "Output port \"TD_RESET_N\" at TopDE.v(199) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N TopDE.v(204) " "Output port \"VGA_BLANK_N\" at TopDE.v(204) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK TopDE.v(205) " "Output port \"VGA_CLK\" at TopDE.v(205) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS TopDE.v(207) " "Output port \"VGA_HS\" at TopDE.v(207) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N TopDE.v(209) " "Output port \"VGA_SYNC_N\" at TopDE.v(209) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS TopDE.v(214) " "Output port \"VGA_VS\" at TopDE.v(214) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164953643 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_Interface CLOCK_Interface:CLOCK0 " "Elaborating entity \"CLOCK_Interface\" for hierarchy \"CLOCK_Interface:CLOCK0\"" {  } { { "TopDE.v" "CLOCK0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main CLOCK_Interface:CLOCK0\|PLL_Main:PLL1 " "Elaborating entity \"PLL_Main\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\"" {  } { { "Tempo/CLOCK_Interface.v" "PLL1" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main_0002 CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst " "Elaborating entity \"PLL_Main_0002\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\"" {  } { { "Tempo/PLL_Main.v" "pll_main_inst" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "altera_pll_i" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164953893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1529164953976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 200.000000 MHz " "Parameter \"output_clock_frequency3\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 18.461538 MHz " "Parameter \"output_clock_frequency4\" = \"18.461538 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 27.272727 MHz " "Parameter \"output_clock_frequency5\" = \"27.272727 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164954147 ""}  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529164954147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mono CLOCK_Interface:CLOCK0\|mono:Timer10 " "Elaborating entity \"mono\" for hierarchy \"CLOCK_Interface:CLOCK0\|mono:Timer10\"" {  } { { "Tempo/CLOCK_Interface.v" "Timer10" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU0\"" {  } { { "TopDE.v" "CPU0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954179 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RegDst CPU.v(97) " "Verilog HDL warning at CPU.v(97): object RegDst used but never assigned" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529164954179 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegDst 0 CPU.v(97) " "Net \"RegDst\" at CPU.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1529164954194 "|TopDE|CPU:CPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_MULTI CPU:CPU0\|Datapath_MULTI:Processor " "Elaborating entity \"Datapath_MULTI\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\"" {  } { { "CPU/CPU.v" "Processor" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wOpCode Datapath_MULTI.v(85) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(85): object \"wOpCode\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MDR Datapath_MULTI.v(45) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(45): object \"MDR\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRS1 Datapath_MULTI.v(48) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object \"wRS1\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRS2 Datapath_MULTI.v(48) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object \"wRS2\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRD Datapath_MULTI.v(48) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object \"wRD\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wImmediateMux Datapath_MULTI.v(53) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(53): object \"wImmediateMux\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wMemorALU Datapath_MULTI.v(54) " "Verilog HDL warning at Datapath_MULTI.v(54): object wMemorALU used but never assigned" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wJalAddress Datapath_MULTI.v(55) " "Verilog HDL warning at Datapath_MULTI.v(55): object wJalAddress used but never assigned" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wControlULA Datapath_MULTI.v(56) " "Verilog HDL or VHDL warning at Datapath_MULTI.v(56): object \"wControlULA\" assigned a value but never read" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 Datapath_MULTI.v(85) " "Verilog HDL assignment warning at Datapath_MULTI.v(85): truncated value with size 7 to match size of target (1)" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Datapath_MULTI.v(240) " "Verilog HDL Case Statement warning at Datapath_MULTI.v(240): case item expression never matches the case expression" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 240 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Datapath_MULTI.v(241) " "Verilog HDL Case Statement warning at Datapath_MULTI.v(241): case item expression never matches the case expression" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 241 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Datapath_MULTI.v(252) " "Verilog HDL Case Statement warning at Datapath_MULTI.v(252): case item expression never matches the case expression" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 252 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Datapath_MULTI.v(253) " "Verilog HDL Case Statement warning at Datapath_MULTI.v(253): case item expression never matches the case expression" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 253 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1529164954226 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wMemorALU 0 Datapath_MULTI.v(54) " "Net \"wMemorALU\" at Datapath_MULTI.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1529164954241 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wMemAddress\[31..2\] 0 Datapath_MULTI.v(55) " "Net \"wMemAddress\[31..2\]\" at Datapath_MULTI.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1529164954241 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDebug Datapath_MULTI.v(18) " "Output port \"oDebug\" at Datapath_MULTI.v(18) has no driver" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529164954241 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MULTI CPU:CPU0\|Datapath_MULTI:Processor\|Control_MULTI:CrlMULTI " "Elaborating entity \"Control_MULTI\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|Control_MULTI:CrlMULTI\"" {  } { { "CPU/Datapath_MULTI.v" "CrlMULTI" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers CPU:CPU0\|Datapath_MULTI:Processor\|Registers:RegsMULTI " "Elaborating entity \"Registers\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|Registers:RegsMULTI\"" {  } { { "CPU/Datapath_MULTI.v" "RegsMULTI" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU0\|Datapath_MULTI:Processor\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|ALU:ALU0\"" {  } { { "CPU/Datapath_MULTI.v" "ALU0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl CPU:CPU0\|Datapath_MULTI:Processor\|ALUControl:ALUcont0 " "Elaborating entity \"ALUControl\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|ALUControl:ALUcont0\"" {  } { { "CPU/Datapath_MULTI.v" "ALUcont0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(65) " "Verilog HDL Case Statement warning at ALUControl.v(65): case item expression covers a value already covered by a previous case item" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(67) " "Verilog HDL Case Statement warning at ALUControl.v(67): case item expression covers a value already covered by a previous case item" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 67 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(69) " "Verilog HDL Case Statement warning at ALUControl.v(69): case item expression covers a value already covered by a previous case item" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(71) " "Verilog HDL Case Statement warning at ALUControl.v(71): case item expression covers a value already covered by a previous case item" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(73) " "Verilog HDL Case Statement warning at ALUControl.v(73): case item expression covers a value already covered by a previous case item" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v" 73 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954776 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStore CPU:CPU0\|Datapath_MULTI:Processor\|MemStore:MemStore0 " "Elaborating entity \"MemStore\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|MemStore:MemStore0\"" {  } { { "CPU/Datapath_MULTI.v" "MemStore0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954823 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemStore.v(26) " "Verilog HDL Case Statement warning at MemStore.v(26): case item expression covers a value already covered by a previous case item" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954823 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemStore:MemStore0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLoad CPU:CPU0\|Datapath_MULTI:Processor\|MemLoad:MemLoad0 " "Elaborating entity \"MemLoad\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:Processor\|MemLoad:MemLoad0\"" {  } { { "CPU/Datapath_MULTI.v" "MemLoad0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954854 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemLoad.v(24) " "Verilog HDL Case Statement warning at MemLoad.v(24): case item expression covers a value already covered by a previous case item" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954854 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemLoad.v(25) " "Verilog HDL Case Statement warning at MemLoad.v(25): case item expression covers a value already covered by a previous case item" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954854 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemLoad.v(26) " "Verilog HDL Case Statement warning at MemLoad.v(26): case item expression covers a value already covered by a previous case item" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954854 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemLoad.v(27) " "Verilog HDL Case Statement warning at MemLoad.v(27): case item expression covers a value already covered by a previous case item" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529164954854 "|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Interface Memory_Interface:MEMORY " "Elaborating entity \"Memory_Interface\" for hierarchy \"Memory_Interface:MEMORY\"" {  } { { "TopDE.v" "MEMORY" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem " "Elaborating entity \"UserCodeBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\"" {  } { { "Memoria/Memory_Interface.v" "UCodeMem" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164954932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164955076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164955203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164955203 ""}  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529164955203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ups1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ups1 " "Found entity 1: altsyncram_ups1" {  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164955329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164955329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ups1 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated " "Elaborating entity \"altsyncram_ups1\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164955329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53j2 " "Found entity 1: altsyncram_53j2" {  } { { "db/altsyncram_53j2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_53j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164955504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164955504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53j2 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1 " "Elaborating entity \"altsyncram_53j2\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1\"" {  } { { "db/altsyncram_ups1.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164955504 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4065 4096 0 1 1 " "4065 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "31 4095 " "Addresses ranging from 31 to 4095 are not initialized" {  } { { "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1529164955676 ""}  } { { "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1529164955676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "mgl_prim2" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164956786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164956849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164956849 ""}  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529164956849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock Memory_Interface:MEMORY\|UserDataBlock:UDataMem " "Elaborating entity \"UserDataBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\"" {  } { { "Memoria/Memory_Interface.v" "UDataMem" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164957939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164957939 ""}  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529164957939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ns1 " "Found entity 1: altsyncram_2ns1" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164958033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164958033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ns1 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated " "Elaborating entity \"altsyncram_2ns1\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1j2 " "Found entity 1: altsyncram_e1j2" {  } { { "db/altsyncram_e1j2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_e1j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164958192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164958192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1j2 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1 " "Elaborating entity \"altsyncram_e1j2\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1\"" {  } { { "db/altsyncram_2ns1.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958192 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 2048 0 1 1 " "1024 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1024 2047 " "Addresses ranging from 1024 to 2047 are not initialized" {  } { { "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1529164958207 ""}  } { { "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1529164958207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "mgl_prim2" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164958455 ""}  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529164958455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_Interface STOPWATCH_Interface:stopwatch0 " "Elaborating entity \"STOPWATCH_Interface\" for hierarchy \"STOPWATCH_Interface:stopwatch0\"" {  } { { "TopDE.v" "stopwatch0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch_divider_clk STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider " "Elaborating entity \"Stopwatch_divider_clk\" for hierarchy \"STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "divider" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_interface LFSR_interface:lfsr0 " "Elaborating entity \"LFSR_interface\" for hierarchy \"LFSR_interface:lfsr0\"" {  } { { "TopDE.v" "lfsr0" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_word LFSR_interface:lfsr0\|LFSR_word:lfsr " "Elaborating entity \"LFSR_word\" for hierarchy \"LFSR_interface:lfsr0\|LFSR_word:lfsr\"" {  } { { "lfsr/lfsr_interface.v" "lfsr" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164958661 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU0\|Datapath_MULTI:Processor\|wOpcode " "Net \"CPU:CPU0\|Datapath_MULTI:Processor\|wOpcode\" is missing source, defaulting to GND" {  } { { "CPU/Datapath_MULTI.v" "wOpcode" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 116 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1529164959040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU0\|Datapath_MULTI:Processor\|wFunct3 " "Net \"CPU:CPU0\|Datapath_MULTI:Processor\|wFunct3\" is missing source, defaulting to GND" {  } { { "CPU/Datapath_MULTI.v" "wFunct3" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1529164959040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU0\|Datapath_MULTI:Processor\|wFunct7 " "Net \"CPU:CPU0\|Datapath_MULTI:Processor\|wFunct7\" is missing source, defaulting to GND" {  } { { "CPU/Datapath_MULTI.v" "wFunct7" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 118 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1529164959040 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1529164959040 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529164959370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.16.13:02:47 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl " "2018.06.16.13:02:47 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164967743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164972596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164972908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164976225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164976473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164976725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164977021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164977084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164977084 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529164977846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8245b184/alt_sld_fab.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529164978869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164978869 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 316 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164981548 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 316 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164981548 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 316 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164981548 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[4].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 316 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164981548 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529164981548 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1529164981548 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|oCLK_50 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|oCLK_50" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1529164981829 "|TopDE|CLOCK_Interface:CLOCK0|oCLK_50"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1529164981829 "|TopDE|CLOCK_Interface:CLOCK0|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK~0 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK~0" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1529164981829 "|TopDE|CLOCK_Interface:CLOCK0|CLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1529164981829 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529164982583 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 188 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 189 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 190 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1529164982726 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1529164982726 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[0\] MemD_DadoLeitura\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[0\]\" to the node \"MemD_DadoLeitura\[0\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[0\] MemD_DadoLeitura\[0\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[0\]\" to the node \"MemD_DadoLeitura\[0\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[1\] MemD_DadoLeitura\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[1\]\" to the node \"MemD_DadoLeitura\[1\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[1\] MemD_DadoLeitura\[1\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[1\]\" to the node \"MemD_DadoLeitura\[1\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[2\] MemD_DadoLeitura\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[2\]\" to the node \"MemD_DadoLeitura\[2\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[2\] MemD_DadoLeitura\[2\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[2\]\" to the node \"MemD_DadoLeitura\[2\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[3\] MemD_DadoLeitura\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[3\]\" to the node \"MemD_DadoLeitura\[3\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[3\] MemD_DadoLeitura\[3\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[3\]\" to the node \"MemD_DadoLeitura\[3\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[4\] MemD_DadoLeitura\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[4\]\" to the node \"MemD_DadoLeitura\[4\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[4\] MemD_DadoLeitura\[4\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[4\]\" to the node \"MemD_DadoLeitura\[4\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[5\] MemD_DadoLeitura\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[5\]\" to the node \"MemD_DadoLeitura\[5\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[5\] MemD_DadoLeitura\[5\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[5\]\" to the node \"MemD_DadoLeitura\[5\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[6\] MemD_DadoLeitura\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[6\]\" to the node \"MemD_DadoLeitura\[6\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[6\] MemD_DadoLeitura\[6\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[6\]\" to the node \"MemD_DadoLeitura\[6\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[7\] MemD_DadoLeitura\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[7\]\" to the node \"MemD_DadoLeitura\[7\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[7\] MemD_DadoLeitura\[7\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[7\]\" to the node \"MemD_DadoLeitura\[7\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[8\] MemD_DadoLeitura\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[8\]\" to the node \"MemD_DadoLeitura\[8\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[8\] MemD_DadoLeitura\[8\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[8\]\" to the node \"MemD_DadoLeitura\[8\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[9\] MemD_DadoLeitura\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[9\]\" to the node \"MemD_DadoLeitura\[9\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[9\] MemD_DadoLeitura\[9\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[9\]\" to the node \"MemD_DadoLeitura\[9\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[10\] MemD_DadoLeitura\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[10\]\" to the node \"MemD_DadoLeitura\[10\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[10\] MemD_DadoLeitura\[10\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[10\]\" to the node \"MemD_DadoLeitura\[10\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[11\] MemD_DadoLeitura\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[11\]\" to the node \"MemD_DadoLeitura\[11\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[11\] MemD_DadoLeitura\[11\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[11\]\" to the node \"MemD_DadoLeitura\[11\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[12\] MemD_DadoLeitura\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[12\]\" to the node \"MemD_DadoLeitura\[12\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[12\] MemD_DadoLeitura\[12\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[12\]\" to the node \"MemD_DadoLeitura\[12\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[13\] MemD_DadoLeitura\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[13\]\" to the node \"MemD_DadoLeitura\[13\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[13\] MemD_DadoLeitura\[13\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[13\]\" to the node \"MemD_DadoLeitura\[13\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[14\] MemD_DadoLeitura\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[14\]\" to the node \"MemD_DadoLeitura\[14\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[14\] MemD_DadoLeitura\[14\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[14\]\" to the node \"MemD_DadoLeitura\[14\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[15\] MemD_DadoLeitura\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[15\]\" to the node \"MemD_DadoLeitura\[15\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[15\] MemD_DadoLeitura\[15\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[15\]\" to the node \"MemD_DadoLeitura\[15\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[16\] MemD_DadoLeitura\[16\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[16\]\" to the node \"MemD_DadoLeitura\[16\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[16\] MemD_DadoLeitura\[16\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[16\]\" to the node \"MemD_DadoLeitura\[16\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[17\] MemD_DadoLeitura\[17\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[17\]\" to the node \"MemD_DadoLeitura\[17\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[17\] MemD_DadoLeitura\[17\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[17\]\" to the node \"MemD_DadoLeitura\[17\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[18\] MemD_DadoLeitura\[18\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[18\]\" to the node \"MemD_DadoLeitura\[18\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[18\] MemD_DadoLeitura\[18\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[18\]\" to the node \"MemD_DadoLeitura\[18\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[19\] MemD_DadoLeitura\[19\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[19\]\" to the node \"MemD_DadoLeitura\[19\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[19\] MemD_DadoLeitura\[19\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[19\]\" to the node \"MemD_DadoLeitura\[19\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[20\] MemD_DadoLeitura\[20\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[20\]\" to the node \"MemD_DadoLeitura\[20\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[20\] MemD_DadoLeitura\[20\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[20\]\" to the node \"MemD_DadoLeitura\[20\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[21\] MemD_DadoLeitura\[21\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[21\]\" to the node \"MemD_DadoLeitura\[21\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[21\] MemD_DadoLeitura\[21\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[21\]\" to the node \"MemD_DadoLeitura\[21\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[22\] MemD_DadoLeitura\[22\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[22\]\" to the node \"MemD_DadoLeitura\[22\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[22\] MemD_DadoLeitura\[22\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[22\]\" to the node \"MemD_DadoLeitura\[22\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[23\] MemD_DadoLeitura\[23\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[23\]\" to the node \"MemD_DadoLeitura\[23\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[23\] MemD_DadoLeitura\[23\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[23\]\" to the node \"MemD_DadoLeitura\[23\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[24\] MemD_DadoLeitura\[24\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[24\]\" to the node \"MemD_DadoLeitura\[24\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[24\] MemD_DadoLeitura\[24\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[24\]\" to the node \"MemD_DadoLeitura\[24\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[25\] MemD_DadoLeitura\[25\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[25\]\" to the node \"MemD_DadoLeitura\[25\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[25\] MemD_DadoLeitura\[25\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[25\]\" to the node \"MemD_DadoLeitura\[25\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[26\] MemD_DadoLeitura\[26\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[26\]\" to the node \"MemD_DadoLeitura\[26\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[26\] MemD_DadoLeitura\[26\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[26\]\" to the node \"MemD_DadoLeitura\[26\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[27\] MemD_DadoLeitura\[27\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[27\]\" to the node \"MemD_DadoLeitura\[27\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[27\] MemD_DadoLeitura\[27\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[27\]\" to the node \"MemD_DadoLeitura\[27\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[28\] MemD_DadoLeitura\[28\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[28\]\" to the node \"MemD_DadoLeitura\[28\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[28\] MemD_DadoLeitura\[28\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[28\]\" to the node \"MemD_DadoLeitura\[28\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[29\] MemD_DadoLeitura\[29\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[29\]\" to the node \"MemD_DadoLeitura\[29\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[29\] MemD_DadoLeitura\[29\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[29\]\" to the node \"MemD_DadoLeitura\[29\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[30\] MemD_DadoLeitura\[30\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[30\]\" to the node \"MemD_DadoLeitura\[30\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[30\] MemD_DadoLeitura\[30\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[30\]\" to the node \"MemD_DadoLeitura\[30\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Memory_Interface:MEMORY\|wReadData\[31\] MemD_DadoLeitura\[31\] " "Removed fan-out from the always-disabled I/O buffer \"Memory_Interface:MEMORY\|wReadData\[31\]\" to the node \"MemD_DadoLeitura\[31\]\"" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "STOPWATCH_Interface:stopwatch0\|wReadData\[31\] MemD_DadoLeitura\[31\] " "Removed fan-out from the always-disabled I/O buffer \"STOPWATCH_Interface:stopwatch0\|wReadData\[31\]\" to the node \"MemD_DadoLeitura\[31\]\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1529164982741 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1529164982741 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[0\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[0\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[0\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[0\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[1\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[1\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[1\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[1\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[2\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[2\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[2\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[2\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[3\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[3\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[3\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[3\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[4\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[4\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[4\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[4\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[5\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[5\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[5\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[5\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[6\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[6\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[6\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[6\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[7\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[7\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[7\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[7\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[8\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[8\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[8\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[8\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[9\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[9\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[9\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[9\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[10\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[10\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[10\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[10\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[11\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[11\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[11\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[11\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[12\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[12\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[12\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[12\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[13\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[13\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[13\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[13\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[14\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[14\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[14\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[14\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[15\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[15\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[15\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[15\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[16\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[16\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[16\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[16\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[17\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[17\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[17\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[17\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[18\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[18\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[18\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[18\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[19\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[19\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[19\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[19\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[20\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[20\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[20\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[20\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[21\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[21\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[21\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[21\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[22\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[22\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[22\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[22\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[23\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[23\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[23\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[23\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[24\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[24\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[24\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[24\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[25\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[25\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[25\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[25\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[26\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[26\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[26\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[26\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[27\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[27\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[27\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[27\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[28\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[28\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[28\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[28\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[29\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[29\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[29\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[29\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[30\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[30\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[30\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[30\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LFSR_interface:lfsr0\|wReadData\[31\] CPU:CPU0\|Datapath_MULTI:Processor\|IR\[31\] " "Converted the fan-out from the tri-state buffer \"LFSR_interface:lfsr0\|wReadData\[31\]\" to the node \"CPU:CPU0\|Datapath_MULTI:Processor\|IR\[31\]\" into an OR gate" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1529164982741 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1529164982741 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v" 277 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529164982757 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529164982757 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[0\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[0\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[1\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[1\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[2\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[2\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[3\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[3\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[4\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[4\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[5\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[5\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[6\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[6\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[7\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[7\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[8\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[8\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[9\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[9\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[10\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[10\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[11\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[11\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[12\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[12\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[13\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[13\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[14\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[14\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[15\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[15\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[16\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[16\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[17\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[17\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[18\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[18\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[19\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[19\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[20\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[20\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[21\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[21\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[22\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[22\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[23\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[23\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[24\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[24\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[25\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[25\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[26\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[26\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[27\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[27\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[28\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[28\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[29\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[29\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[30\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[30\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LFSR_interface:lfsr0\|wReadData\[31\]~synth " "Node \"LFSR_interface:lfsr0\|wReadData\[31\]~synth\"" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164982991 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1529164982991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[0\] GND " "Pin \"BR_Leitura1\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[1\] GND " "Pin \"BR_Leitura1\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[2\] GND " "Pin \"BR_Leitura1\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[3\] GND " "Pin \"BR_Leitura1\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[4\] GND " "Pin \"BR_Leitura1\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[5\] GND " "Pin \"BR_Leitura1\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[6\] GND " "Pin \"BR_Leitura1\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[7\] GND " "Pin \"BR_Leitura1\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[8\] GND " "Pin \"BR_Leitura1\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[9\] GND " "Pin \"BR_Leitura1\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[10\] GND " "Pin \"BR_Leitura1\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[11\] GND " "Pin \"BR_Leitura1\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[12\] GND " "Pin \"BR_Leitura1\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[13\] GND " "Pin \"BR_Leitura1\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[14\] GND " "Pin \"BR_Leitura1\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[15\] GND " "Pin \"BR_Leitura1\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[16\] GND " "Pin \"BR_Leitura1\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[17\] GND " "Pin \"BR_Leitura1\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[18\] GND " "Pin \"BR_Leitura1\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[19\] GND " "Pin \"BR_Leitura1\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[20\] GND " "Pin \"BR_Leitura1\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[21\] GND " "Pin \"BR_Leitura1\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[22\] GND " "Pin \"BR_Leitura1\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[23\] GND " "Pin \"BR_Leitura1\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[24\] GND " "Pin \"BR_Leitura1\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[25\] GND " "Pin \"BR_Leitura1\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[26\] GND " "Pin \"BR_Leitura1\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[27\] GND " "Pin \"BR_Leitura1\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[28\] GND " "Pin \"BR_Leitura1\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[29\] GND " "Pin \"BR_Leitura1\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[30\] GND " "Pin \"BR_Leitura1\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura1\[31\] GND " "Pin \"BR_Leitura1\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[0\] GND " "Pin \"BR_Leitura2\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[1\] GND " "Pin \"BR_Leitura2\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[2\] GND " "Pin \"BR_Leitura2\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[3\] GND " "Pin \"BR_Leitura2\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[4\] GND " "Pin \"BR_Leitura2\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[5\] GND " "Pin \"BR_Leitura2\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[6\] GND " "Pin \"BR_Leitura2\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[7\] GND " "Pin \"BR_Leitura2\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[8\] GND " "Pin \"BR_Leitura2\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[9\] GND " "Pin \"BR_Leitura2\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[10\] GND " "Pin \"BR_Leitura2\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[11\] GND " "Pin \"BR_Leitura2\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[12\] GND " "Pin \"BR_Leitura2\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[13\] GND " "Pin \"BR_Leitura2\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[14\] GND " "Pin \"BR_Leitura2\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[15\] GND " "Pin \"BR_Leitura2\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[16\] GND " "Pin \"BR_Leitura2\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[17\] GND " "Pin \"BR_Leitura2\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[18\] GND " "Pin \"BR_Leitura2\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[19\] GND " "Pin \"BR_Leitura2\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[20\] GND " "Pin \"BR_Leitura2\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[21\] GND " "Pin \"BR_Leitura2\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[22\] GND " "Pin \"BR_Leitura2\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[23\] GND " "Pin \"BR_Leitura2\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[24\] GND " "Pin \"BR_Leitura2\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[25\] GND " "Pin \"BR_Leitura2\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[26\] GND " "Pin \"BR_Leitura2\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[27\] GND " "Pin \"BR_Leitura2\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[28\] GND " "Pin \"BR_Leitura2\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[29\] GND " "Pin \"BR_Leitura2\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[30\] GND " "Pin \"BR_Leitura2\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Leitura2\[31\] GND " "Pin \"BR_Leitura2\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Leitura2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[0\] GND " "Pin \"BR_Escrita\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[1\] GND " "Pin \"BR_Escrita\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[2\] GND " "Pin \"BR_Escrita\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[3\] GND " "Pin \"BR_Escrita\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[4\] GND " "Pin \"BR_Escrita\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[5\] GND " "Pin \"BR_Escrita\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[6\] GND " "Pin \"BR_Escrita\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[7\] GND " "Pin \"BR_Escrita\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[8\] GND " "Pin \"BR_Escrita\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[9\] GND " "Pin \"BR_Escrita\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[10\] GND " "Pin \"BR_Escrita\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[11\] GND " "Pin \"BR_Escrita\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[12\] GND " "Pin \"BR_Escrita\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[13\] GND " "Pin \"BR_Escrita\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[14\] GND " "Pin \"BR_Escrita\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[15\] GND " "Pin \"BR_Escrita\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[16\] GND " "Pin \"BR_Escrita\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[17\] GND " "Pin \"BR_Escrita\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[18\] GND " "Pin \"BR_Escrita\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[19\] GND " "Pin \"BR_Escrita\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[20\] GND " "Pin \"BR_Escrita\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[21\] GND " "Pin \"BR_Escrita\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[22\] GND " "Pin \"BR_Escrita\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[23\] GND " "Pin \"BR_Escrita\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[24\] GND " "Pin \"BR_Escrita\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[25\] GND " "Pin \"BR_Escrita\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[26\] GND " "Pin \"BR_Escrita\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[27\] GND " "Pin \"BR_Escrita\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[28\] GND " "Pin \"BR_Escrita\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[29\] GND " "Pin \"BR_Escrita\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[30\] GND " "Pin \"BR_Escrita\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR_Escrita\[31\] GND " "Pin \"BR_Escrita\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|BR_Escrita[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA\[0\] GND " "Pin \"Saida_ULA\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Saida_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA\[1\] GND " "Pin \"Saida_ULA\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Saida_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[0\] GND " "Pin \"RegDisp\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[1\] GND " "Pin \"RegDisp\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[13\] GND " "Pin \"RegDisp\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[14\] GND " "Pin \"RegDisp\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[15\] GND " "Pin \"RegDisp\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[17\] GND " "Pin \"RegDisp\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[18\] GND " "Pin \"RegDisp\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[19\] GND " "Pin \"RegDisp\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[20\] GND " "Pin \"RegDisp\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[21\] GND " "Pin \"RegDisp\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[22\] GND " "Pin \"RegDisp\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[23\] GND " "Pin \"RegDisp\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[24\] GND " "Pin \"RegDisp\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[25\] GND " "Pin \"RegDisp\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[26\] GND " "Pin \"RegDisp\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[27\] GND " "Pin \"RegDisp\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[29\] GND " "Pin \"RegDisp\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[30\] GND " "Pin \"RegDisp\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDisp\[31\] GND " "Pin \"RegDisp\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|RegDisp[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscreveMem GND " "Pin \"EscreveMem\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|EscreveMem"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[0\] GND " "Pin \"MemD_Endereco\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[1\] GND " "Pin \"MemD_Endereco\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[2\] GND " "Pin \"MemD_Endereco\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[3\] GND " "Pin \"MemD_Endereco\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[4\] GND " "Pin \"MemD_Endereco\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[5\] GND " "Pin \"MemD_Endereco\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[6\] GND " "Pin \"MemD_Endereco\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[7\] GND " "Pin \"MemD_Endereco\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[8\] GND " "Pin \"MemD_Endereco\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[9\] GND " "Pin \"MemD_Endereco\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[10\] GND " "Pin \"MemD_Endereco\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[11\] GND " "Pin \"MemD_Endereco\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[12\] GND " "Pin \"MemD_Endereco\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[13\] GND " "Pin \"MemD_Endereco\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[14\] GND " "Pin \"MemD_Endereco\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[15\] GND " "Pin \"MemD_Endereco\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[16\] GND " "Pin \"MemD_Endereco\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[17\] GND " "Pin \"MemD_Endereco\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[18\] GND " "Pin \"MemD_Endereco\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[19\] GND " "Pin \"MemD_Endereco\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[20\] GND " "Pin \"MemD_Endereco\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[21\] GND " "Pin \"MemD_Endereco\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[22\] GND " "Pin \"MemD_Endereco\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[23\] GND " "Pin \"MemD_Endereco\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[24\] GND " "Pin \"MemD_Endereco\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[25\] GND " "Pin \"MemD_Endereco\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[26\] GND " "Pin \"MemD_Endereco\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[27\] GND " "Pin \"MemD_Endereco\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[28\] GND " "Pin \"MemD_Endereco\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[29\] GND " "Pin \"MemD_Endereco\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[30\] GND " "Pin \"MemD_Endereco\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_Endereco\[31\] GND " "Pin \"MemD_Endereco\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_Endereco[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[0\] GND " "Pin \"MemD_DadoEscrita\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[1\] GND " "Pin \"MemD_DadoEscrita\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[2\] GND " "Pin \"MemD_DadoEscrita\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[3\] GND " "Pin \"MemD_DadoEscrita\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[4\] GND " "Pin \"MemD_DadoEscrita\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[5\] GND " "Pin \"MemD_DadoEscrita\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[6\] GND " "Pin \"MemD_DadoEscrita\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[7\] GND " "Pin \"MemD_DadoEscrita\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[8\] GND " "Pin \"MemD_DadoEscrita\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[9\] GND " "Pin \"MemD_DadoEscrita\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[10\] GND " "Pin \"MemD_DadoEscrita\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[11\] GND " "Pin \"MemD_DadoEscrita\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[12\] GND " "Pin \"MemD_DadoEscrita\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[13\] GND " "Pin \"MemD_DadoEscrita\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[14\] GND " "Pin \"MemD_DadoEscrita\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[15\] GND " "Pin \"MemD_DadoEscrita\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[16\] GND " "Pin \"MemD_DadoEscrita\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[17\] GND " "Pin \"MemD_DadoEscrita\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[18\] GND " "Pin \"MemD_DadoEscrita\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[19\] GND " "Pin \"MemD_DadoEscrita\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[20\] GND " "Pin \"MemD_DadoEscrita\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[21\] GND " "Pin \"MemD_DadoEscrita\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[22\] GND " "Pin \"MemD_DadoEscrita\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[23\] GND " "Pin \"MemD_DadoEscrita\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[24\] GND " "Pin \"MemD_DadoEscrita\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[25\] GND " "Pin \"MemD_DadoEscrita\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[26\] GND " "Pin \"MemD_DadoEscrita\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[27\] GND " "Pin \"MemD_DadoEscrita\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[28\] GND " "Pin \"MemD_DadoEscrita\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[29\] GND " "Pin \"MemD_DadoEscrita\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[30\] GND " "Pin \"MemD_DadoEscrita\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_DadoEscrita\[31\] GND " "Pin \"MemD_DadoEscrita\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_DadoEscrita[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_ByteEnable\[0\] VCC " "Pin \"MemD_ByteEnable\[0\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_ByteEnable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_ByteEnable\[1\] GND " "Pin \"MemD_ByteEnable\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_ByteEnable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_ByteEnable\[2\] GND " "Pin \"MemD_ByteEnable\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_ByteEnable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_ByteEnable\[3\] GND " "Pin \"MemD_ByteEnable\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|MemD_ByteEnable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[1\] GND " "Pin \"Estado\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[2\] GND " "Pin \"Estado\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[4\] GND " "Pin \"Estado\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[5\] GND " "Pin \"Estado\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[6\] GND " "Pin \"Estado\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Estado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[0\] GND " "Pin \"Debug\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[1\] GND " "Pin \"Debug\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[2\] GND " "Pin \"Debug\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[3\] GND " "Pin \"Debug\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[4\] GND " "Pin \"Debug\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[5\] GND " "Pin \"Debug\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[6\] GND " "Pin \"Debug\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[7\] GND " "Pin \"Debug\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[8\] GND " "Pin \"Debug\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[9\] GND " "Pin \"Debug\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[10\] GND " "Pin \"Debug\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[11\] GND " "Pin \"Debug\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[12\] GND " "Pin \"Debug\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[13\] GND " "Pin \"Debug\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[14\] GND " "Pin \"Debug\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[15\] GND " "Pin \"Debug\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[16\] GND " "Pin \"Debug\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[17\] GND " "Pin \"Debug\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[18\] GND " "Pin \"Debug\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[19\] GND " "Pin \"Debug\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[20\] GND " "Pin \"Debug\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[21\] GND " "Pin \"Debug\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[22\] GND " "Pin \"Debug\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[23\] GND " "Pin \"Debug\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[24\] GND " "Pin \"Debug\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[25\] GND " "Pin \"Debug\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[26\] GND " "Pin \"Debug\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[27\] GND " "Pin \"Debug\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[28\] GND " "Pin \"Debug\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[29\] GND " "Pin \"Debug\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[30\] GND " "Pin \"Debug\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[31\] GND " "Pin \"Debug\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529164982991 "|TopDE|Debug[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529164982991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164983194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529164983630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll 13 " "Ignored 13 assignments for entity \"VgaPll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529164983744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll_0002 317 " "Ignored 317 assignments for entity \"VgaPll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529164983744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164984231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529164986707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529164986707 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529164986910 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1529164986910 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "339 " "Design contains 339 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MClock " "Pin \"MClock\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 215 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[12\] " "Pin \"PC\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[13\] " "Pin \"PC\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[14\] " "Pin \"PC\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[15\] " "Pin \"PC\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[16\] " "Pin \"PC\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[17\] " "Pin \"PC\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[18\] " "Pin \"PC\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[19\] " "Pin \"PC\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[20\] " "Pin \"PC\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[21\] " "Pin \"PC\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[22\] " "Pin \"PC\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[23\] " "Pin \"PC\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[24\] " "Pin \"PC\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[25\] " "Pin \"PC\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[26\] " "Pin \"PC\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[27\] " "Pin \"PC\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[28\] " "Pin \"PC\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[29\] " "Pin \"PC\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[30\] " "Pin \"PC\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[31\] " "Pin \"PC\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 216 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[0\] " "Pin \"Instrucao\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[1\] " "Pin \"Instrucao\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[2\] " "Pin \"Instrucao\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[3\] " "Pin \"Instrucao\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[4\] " "Pin \"Instrucao\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[5\] " "Pin \"Instrucao\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[6\] " "Pin \"Instrucao\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[7\] " "Pin \"Instrucao\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[8\] " "Pin \"Instrucao\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[9\] " "Pin \"Instrucao\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[10\] " "Pin \"Instrucao\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[11\] " "Pin \"Instrucao\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[12\] " "Pin \"Instrucao\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[13\] " "Pin \"Instrucao\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[14\] " "Pin \"Instrucao\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[15\] " "Pin \"Instrucao\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[16\] " "Pin \"Instrucao\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[17\] " "Pin \"Instrucao\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[18\] " "Pin \"Instrucao\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[19\] " "Pin \"Instrucao\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[20\] " "Pin \"Instrucao\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[21\] " "Pin \"Instrucao\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[22\] " "Pin \"Instrucao\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[23\] " "Pin \"Instrucao\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[24\] " "Pin \"Instrucao\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[25\] " "Pin \"Instrucao\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[26\] " "Pin \"Instrucao\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[27\] " "Pin \"Instrucao\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[28\] " "Pin \"Instrucao\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[29\] " "Pin \"Instrucao\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[30\] " "Pin \"Instrucao\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[31\] " "Pin \"Instrucao\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 217 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[0\] " "Pin \"BR_Leitura1\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[1\] " "Pin \"BR_Leitura1\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[2\] " "Pin \"BR_Leitura1\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[3\] " "Pin \"BR_Leitura1\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[4\] " "Pin \"BR_Leitura1\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[5\] " "Pin \"BR_Leitura1\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[6\] " "Pin \"BR_Leitura1\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[7\] " "Pin \"BR_Leitura1\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[8\] " "Pin \"BR_Leitura1\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[9\] " "Pin \"BR_Leitura1\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[10\] " "Pin \"BR_Leitura1\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[11\] " "Pin \"BR_Leitura1\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[12\] " "Pin \"BR_Leitura1\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[13\] " "Pin \"BR_Leitura1\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[14\] " "Pin \"BR_Leitura1\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[15\] " "Pin \"BR_Leitura1\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[16\] " "Pin \"BR_Leitura1\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[17\] " "Pin \"BR_Leitura1\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[18\] " "Pin \"BR_Leitura1\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[19\] " "Pin \"BR_Leitura1\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[20\] " "Pin \"BR_Leitura1\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[21\] " "Pin \"BR_Leitura1\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[22\] " "Pin \"BR_Leitura1\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[23\] " "Pin \"BR_Leitura1\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[24\] " "Pin \"BR_Leitura1\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[25\] " "Pin \"BR_Leitura1\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[26\] " "Pin \"BR_Leitura1\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[27\] " "Pin \"BR_Leitura1\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[28\] " "Pin \"BR_Leitura1\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[29\] " "Pin \"BR_Leitura1\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[30\] " "Pin \"BR_Leitura1\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[31\] " "Pin \"BR_Leitura1\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 218 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[0\] " "Pin \"BR_Leitura2\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[1\] " "Pin \"BR_Leitura2\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[2\] " "Pin \"BR_Leitura2\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[3\] " "Pin \"BR_Leitura2\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[4\] " "Pin \"BR_Leitura2\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[5\] " "Pin \"BR_Leitura2\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[6\] " "Pin \"BR_Leitura2\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[7\] " "Pin \"BR_Leitura2\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[8\] " "Pin \"BR_Leitura2\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[9\] " "Pin \"BR_Leitura2\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[10\] " "Pin \"BR_Leitura2\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[11\] " "Pin \"BR_Leitura2\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[12\] " "Pin \"BR_Leitura2\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[13\] " "Pin \"BR_Leitura2\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[14\] " "Pin \"BR_Leitura2\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[15\] " "Pin \"BR_Leitura2\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[16\] " "Pin \"BR_Leitura2\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[17\] " "Pin \"BR_Leitura2\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[18\] " "Pin \"BR_Leitura2\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[19\] " "Pin \"BR_Leitura2\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[20\] " "Pin \"BR_Leitura2\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[21\] " "Pin \"BR_Leitura2\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[22\] " "Pin \"BR_Leitura2\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[23\] " "Pin \"BR_Leitura2\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[24\] " "Pin \"BR_Leitura2\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[25\] " "Pin \"BR_Leitura2\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[26\] " "Pin \"BR_Leitura2\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[27\] " "Pin \"BR_Leitura2\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[28\] " "Pin \"BR_Leitura2\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[29\] " "Pin \"BR_Leitura2\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[30\] " "Pin \"BR_Leitura2\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[31\] " "Pin \"BR_Leitura2\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 219 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[0\] " "Pin \"BR_Escrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[1\] " "Pin \"BR_Escrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[2\] " "Pin \"BR_Escrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[3\] " "Pin \"BR_Escrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[4\] " "Pin \"BR_Escrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[5\] " "Pin \"BR_Escrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[6\] " "Pin \"BR_Escrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[7\] " "Pin \"BR_Escrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[8\] " "Pin \"BR_Escrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[9\] " "Pin \"BR_Escrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[10\] " "Pin \"BR_Escrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[11\] " "Pin \"BR_Escrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[12\] " "Pin \"BR_Escrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[13\] " "Pin \"BR_Escrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[14\] " "Pin \"BR_Escrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[15\] " "Pin \"BR_Escrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[16\] " "Pin \"BR_Escrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[17\] " "Pin \"BR_Escrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[18\] " "Pin \"BR_Escrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[19\] " "Pin \"BR_Escrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[20\] " "Pin \"BR_Escrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[21\] " "Pin \"BR_Escrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[22\] " "Pin \"BR_Escrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[23\] " "Pin \"BR_Escrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[24\] " "Pin \"BR_Escrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[25\] " "Pin \"BR_Escrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[26\] " "Pin \"BR_Escrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[27\] " "Pin \"BR_Escrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[28\] " "Pin \"BR_Escrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[29\] " "Pin \"BR_Escrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[30\] " "Pin \"BR_Escrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[31\] " "Pin \"BR_Escrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[0\] " "Pin \"Saida_ULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[1\] " "Pin \"Saida_ULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[2\] " "Pin \"Saida_ULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[3\] " "Pin \"Saida_ULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[4\] " "Pin \"Saida_ULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[5\] " "Pin \"Saida_ULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[6\] " "Pin \"Saida_ULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[7\] " "Pin \"Saida_ULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[8\] " "Pin \"Saida_ULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[9\] " "Pin \"Saida_ULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[10\] " "Pin \"Saida_ULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[11\] " "Pin \"Saida_ULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[12\] " "Pin \"Saida_ULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[13\] " "Pin \"Saida_ULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[14\] " "Pin \"Saida_ULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[15\] " "Pin \"Saida_ULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[16\] " "Pin \"Saida_ULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[17\] " "Pin \"Saida_ULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[18\] " "Pin \"Saida_ULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[19\] " "Pin \"Saida_ULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[20\] " "Pin \"Saida_ULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[21\] " "Pin \"Saida_ULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[22\] " "Pin \"Saida_ULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[23\] " "Pin \"Saida_ULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[24\] " "Pin \"Saida_ULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[25\] " "Pin \"Saida_ULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[26\] " "Pin \"Saida_ULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[27\] " "Pin \"Saida_ULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[28\] " "Pin \"Saida_ULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[29\] " "Pin \"Saida_ULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[30\] " "Pin \"Saida_ULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[31\] " "Pin \"Saida_ULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 221 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[0\] " "Pin \"RegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[1\] " "Pin \"RegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[2\] " "Pin \"RegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[3\] " "Pin \"RegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[4\] " "Pin \"RegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[5\] " "Pin \"RegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[6\] " "Pin \"RegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[7\] " "Pin \"RegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[8\] " "Pin \"RegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[9\] " "Pin \"RegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[10\] " "Pin \"RegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[11\] " "Pin \"RegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[12\] " "Pin \"RegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[13\] " "Pin \"RegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[14\] " "Pin \"RegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[15\] " "Pin \"RegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[16\] " "Pin \"RegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[17\] " "Pin \"RegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[18\] " "Pin \"RegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[19\] " "Pin \"RegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[20\] " "Pin \"RegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[21\] " "Pin \"RegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[22\] " "Pin \"RegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[23\] " "Pin \"RegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[24\] " "Pin \"RegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[25\] " "Pin \"RegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[26\] " "Pin \"RegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[27\] " "Pin \"RegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[28\] " "Pin \"RegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[29\] " "Pin \"RegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[30\] " "Pin \"RegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[31\] " "Pin \"RegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 223 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "LeMem " "Pin \"LeMem\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 224 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "EscreveMem " "Pin \"EscreveMem\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 225 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[0\] " "Pin \"MemD_Endereco\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[1\] " "Pin \"MemD_Endereco\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[2\] " "Pin \"MemD_Endereco\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[3\] " "Pin \"MemD_Endereco\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[4\] " "Pin \"MemD_Endereco\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[5\] " "Pin \"MemD_Endereco\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[6\] " "Pin \"MemD_Endereco\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[7\] " "Pin \"MemD_Endereco\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[8\] " "Pin \"MemD_Endereco\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[9\] " "Pin \"MemD_Endereco\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[10\] " "Pin \"MemD_Endereco\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[11\] " "Pin \"MemD_Endereco\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[12\] " "Pin \"MemD_Endereco\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[13\] " "Pin \"MemD_Endereco\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[14\] " "Pin \"MemD_Endereco\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[15\] " "Pin \"MemD_Endereco\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[16\] " "Pin \"MemD_Endereco\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[17\] " "Pin \"MemD_Endereco\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[18\] " "Pin \"MemD_Endereco\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[19\] " "Pin \"MemD_Endereco\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[20\] " "Pin \"MemD_Endereco\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[21\] " "Pin \"MemD_Endereco\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[22\] " "Pin \"MemD_Endereco\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[23\] " "Pin \"MemD_Endereco\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[24\] " "Pin \"MemD_Endereco\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[25\] " "Pin \"MemD_Endereco\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[26\] " "Pin \"MemD_Endereco\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[27\] " "Pin \"MemD_Endereco\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[28\] " "Pin \"MemD_Endereco\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[29\] " "Pin \"MemD_Endereco\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[30\] " "Pin \"MemD_Endereco\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[31\] " "Pin \"MemD_Endereco\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 226 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[0\] " "Pin \"MemD_DadoEscrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[1\] " "Pin \"MemD_DadoEscrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[2\] " "Pin \"MemD_DadoEscrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[3\] " "Pin \"MemD_DadoEscrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[4\] " "Pin \"MemD_DadoEscrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[5\] " "Pin \"MemD_DadoEscrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[6\] " "Pin \"MemD_DadoEscrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[7\] " "Pin \"MemD_DadoEscrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[8\] " "Pin \"MemD_DadoEscrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[9\] " "Pin \"MemD_DadoEscrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[10\] " "Pin \"MemD_DadoEscrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[11\] " "Pin \"MemD_DadoEscrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[12\] " "Pin \"MemD_DadoEscrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[13\] " "Pin \"MemD_DadoEscrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[14\] " "Pin \"MemD_DadoEscrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[15\] " "Pin \"MemD_DadoEscrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[16\] " "Pin \"MemD_DadoEscrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[17\] " "Pin \"MemD_DadoEscrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[18\] " "Pin \"MemD_DadoEscrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[19\] " "Pin \"MemD_DadoEscrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[20\] " "Pin \"MemD_DadoEscrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[21\] " "Pin \"MemD_DadoEscrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[22\] " "Pin \"MemD_DadoEscrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[23\] " "Pin \"MemD_DadoEscrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[24\] " "Pin \"MemD_DadoEscrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[25\] " "Pin \"MemD_DadoEscrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[26\] " "Pin \"MemD_DadoEscrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[27\] " "Pin \"MemD_DadoEscrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[28\] " "Pin \"MemD_DadoEscrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[29\] " "Pin \"MemD_DadoEscrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[30\] " "Pin \"MemD_DadoEscrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[31\] " "Pin \"MemD_DadoEscrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 227 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[0\] " "Pin \"MemD_ByteEnable\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[1\] " "Pin \"MemD_ByteEnable\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[2\] " "Pin \"MemD_ByteEnable\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[3\] " "Pin \"MemD_ByteEnable\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 229 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[0\] " "Pin \"Estado\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[1\] " "Pin \"Estado\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[2\] " "Pin \"Estado\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[3\] " "Pin \"Estado\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[4\] " "Pin \"Estado\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[5\] " "Pin \"Estado\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[6\] " "Pin \"Estado\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 230 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[0\] " "Pin \"Debug\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[1\] " "Pin \"Debug\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[2\] " "Pin \"Debug\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[3\] " "Pin \"Debug\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[4\] " "Pin \"Debug\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[5\] " "Pin \"Debug\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[6\] " "Pin \"Debug\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[7\] " "Pin \"Debug\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[8\] " "Pin \"Debug\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[9\] " "Pin \"Debug\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[10\] " "Pin \"Debug\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[11\] " "Pin \"Debug\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[12\] " "Pin \"Debug\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[13\] " "Pin \"Debug\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[14\] " "Pin \"Debug\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[15\] " "Pin \"Debug\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[16\] " "Pin \"Debug\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[17\] " "Pin \"Debug\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[18\] " "Pin \"Debug\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[19\] " "Pin \"Debug\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[20\] " "Pin \"Debug\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[21\] " "Pin \"Debug\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[22\] " "Pin \"Debug\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[23\] " "Pin \"Debug\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[24\] " "Pin \"Debug\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[25\] " "Pin \"Debug\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[26\] " "Pin \"Debug\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[27\] " "Pin \"Debug\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[28\] " "Pin \"Debug\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[29\] " "Pin \"Debug\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[30\] " "Pin \"Debug\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[31\] " "Pin \"Debug\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 234 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[0\] " "Pin \"RegDispSelect\[0\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 222 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[1\] " "Pin \"RegDispSelect\[1\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 222 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[2\] " "Pin \"RegDispSelect\[2\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 222 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[3\] " "Pin \"RegDispSelect\[3\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 222 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1529164986960 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[4\] " "Pin \"RegDispSelect\[4\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 222 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1529164986960 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1529164986960 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "72 " "Ignored 72 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[0\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[0\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[1\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[1\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[2\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[2\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[3\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[3\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[4\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[4\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[5\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[5\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[6\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[6\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[7\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[7\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[8\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[8\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[9\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[9\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[10\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[10\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[11\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[11\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[12\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[12\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[13\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[13\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[14\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[14\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[15\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[15\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[16\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[16\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[17\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[17\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[18\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[18\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[19\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[19\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[20\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[20\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[21\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[21\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[22\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[22\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[23\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[23\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[24\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[24\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[25\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[25\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[26\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[26\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[27\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[27\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[28\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[28\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[29\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[29\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[30\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[30\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[31\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[31\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[7\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[11\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[2\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[30\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[31\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[14\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[3\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[24\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[0\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[0\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[21\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[4\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[2\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[22\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[10\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[1\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[19\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[5\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[23\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[29\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[18\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[16\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[27\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[25\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[15\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[7\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[28\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[4\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[3\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[8\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[6\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[17\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[13\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[1\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[12\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[9\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[26\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[20\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispFPU\[6\] " "Ignored Virtual Pin assignment to \"RegDispFPU\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FlagsFPU\[5\] " "Ignored Virtual Pin assignment to \"FlagsFPU\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1529164986991 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1529164986991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529164987163 "|TopDE|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529164987163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1254 " "Implemented 1254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529164987163 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529164987163 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1529164987163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Implemented 910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529164987163 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529164987163 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529164987163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529164987163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 767 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 767 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529164987345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 16 13:03:07 2018 " "Processing ended: Sat Jun 16 13:03:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529164987345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529164987345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529164987345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529164987345 ""}
