

================================================================
== Vitis HLS Report for 'mp_mul_1107_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:35:37 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1242|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1181|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1181|   1406|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_424_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_354_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_205_fu_400_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_206_fu_410_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_396_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_474_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_230_p2      |         +|   0|  0|  13|           4|           1|
    |t_fu_640_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_545_p2        |         +|   0|  0|  71|          64|          64|
    |temp_87_fu_430_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_364_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_560_p2              |         +|   0|  0|  71|          64|          64|
    |v_205_fu_486_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_219_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln160_fu_612_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_204_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_13_fu_504_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_25_fu_582_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_622_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_63_fu_492_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_64_fu_498_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_65_fu_510_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_37_fu_578_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_39_fu_617_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_52_fu_595_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_574_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1242|        1143|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_19_fu_88               |   9|          2|    4|          8|
    |t_33_fu_80               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_84               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_793                      |  32|   0|   32|          0|
    |add_ln133_reg_803                      |  32|   0|   64|         32|
    |add_ln133_reg_803_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_706                             |  32|   0|   32|          0|
    |al_reg_696                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_711                             |  32|   0|   32|          0|
    |bl_reg_701                             |  32|   0|   32|          0|
    |icmp_ln157_reg_682                     |   1|   0|    1|          0|
    |j_19_fu_88                             |   4|   0|    4|          0|
    |t_33_fu_80                             |   3|   0|    3|          0|
    |tempReg_reg_808                        |  64|   0|   64|          0|
    |tempReg_reg_808_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_486_reg_782                        |   2|   0|    2|          0|
    |tmp_487_reg_766                        |  32|   0|   32|          0|
    |tmp_487_reg_766_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_488_reg_772                        |  32|   0|   32|          0|
    |tmp_488_reg_772_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_489_reg_777                        |  32|   0|   32|          0|
    |tmp_490_reg_798                        |   2|   0|    2|          0|
    |tmp_s_reg_761                          |  32|   0|   32|          0|
    |trunc_ln106_264_reg_745                |  32|   0|   32|          0|
    |trunc_ln106_265_reg_750                |  32|   0|   32|          0|
    |trunc_ln106_266_reg_755                |  32|   0|   32|          0|
    |trunc_ln106_266_reg_755_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_740                    |  32|   0|   32|          0|
    |trunc_ln125_reg_787                    |  32|   0|   32|          0|
    |trunc_ln125_reg_787_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_817                  |  64|   0|   64|          0|
    |u_reg_822                              |  64|   0|   64|          0|
    |v_35_fu_84                             |  64|   0|   64|          0|
    |icmp_ln157_reg_682                     |  64|  32|    1|          0|
    |tmp_489_reg_777                        |  64|  32|   32|          0|
    |trunc_ln106_reg_740                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1181|  96| 1118|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.1107_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                             indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                      v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                             zext_ln156|        scalar|
|a_address0          |  out|    3|   ap_memory|                                      a|         array|
|a_ce0               |  out|    1|   ap_memory|                                      a|         array|
|a_q0                |   in|   64|   ap_memory|                                      a|         array|
|empty               |   in|    3|     ap_none|                                  empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                      b|         array|
|b_ce0               |  out|    1|   ap_memory|                                      b|         array|
|b_q0                |   in|   64|   ap_memory|                                      b|         array|
|v_35_out            |  out|   64|      ap_vld|                               v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                               v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                               u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                               u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                               u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                               t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                               t_33_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 15 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 16 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 17 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 18 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 19 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 20 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:157]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 27 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 28 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 29 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 30 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%sub_ln158 = sub i3 %tmp, i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 33 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln158_36 = zext i3 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 34 'zext' 'zext_ln158_36' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_36" [src/generic/fp_generic.c:158]   --->   Operation 35 'getelementptr' 'b_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 36 'load' 'b_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 37 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 38 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 39 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 40 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 41 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 42 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 43 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 44 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 45 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 46 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln105_177 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 47 'zext' 'zext_ln105_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 48 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_177, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 49 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 50 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_177, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 51 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 52 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_177, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 54 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_264 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 56 'trunc' 'trunc_ln106_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_177, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_265 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 58 'trunc' 'trunc_ln106_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_266 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 60 'trunc' 'trunc_ln106_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 64 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_265" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 66 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_167 = zext i32 %trunc_ln106_264" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 67 'zext' 'zext_ln123_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_167" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 68 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123_168 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 69 'zext' 'zext_ln123_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_168, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 70 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 72 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_229 = zext i2 %tmp_486" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln106_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_230 = zext i32 %tmp_487" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln106_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_231 = zext i32 %tmp_488" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln106_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_266" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_266, i32 %tmp_487" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130_205 = add i33 %zext_ln130, i33 %zext_ln106_230" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 78 'add' 'add_ln130_205' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130_167 = zext i33 %add_ln130_205" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln130_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130_206 = add i33 %zext_ln106_231, i33 %zext_ln106_229" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'add' 'add_ln130_206' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_206" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_168 = zext i33 %add_ln130_206" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln130_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_87 = add i34 %zext_ln130_168, i34 %zext_ln130_167" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'add' 'temp_87' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_87, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 85 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 86 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 87 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln133_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_489, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 88 'bitconcatenate' 'and_ln133_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_490, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 89 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 90 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_24" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 92 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (3.52ns)   --->   "%v_205 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 93 'add' 'v_205' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_63 = xor i64 %v_205, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 94 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 95 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 96 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v_205" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 97 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 98 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_178 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 99 'zext' 'zext_ln105_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 100 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_62, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 101 'bitconcatenate' 'or_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln55, i64 %zext_ln105_178" [src/generic/fp_generic.c:160]   --->   Operation 102 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_205, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 103 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 104 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 105 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%t_33_load23 = load i3 %t_33"   --->   Operation 126 'load' 't_33_load23' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%v_35_load21 = load i64 %v_35"   --->   Operation 127 'load' 'v_35_load21' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load21"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load23"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 107 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 108 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 110 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 111 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160_37 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 112 'xor' 'xor_ln160_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%or_ln160_25 = or i64 %xor_ln160, i64 %xor_ln160_37" [src/generic/fp_generic.c:160]   --->   Operation 113 'or' 'or_ln160_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 114 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_52 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 115 'xor' 'xor_ln160_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 116 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_52, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 117 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 118 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_39 = xor i64 %or_ln160_25, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 119 'xor' 'xor_ln160_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160 = or i64 %xor_ln160_39, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 120 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 121 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp_159" [src/generic/fp_generic.c:161]   --->   Operation 122 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 123 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 124 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 125 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 0111111111]
v_35                    (alloca           ) [ 0111111110]
j_19                    (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
zext_ln156_read         (read             ) [ 0000000000]
v_read                  (read             ) [ 0000000000]
indvars_iv_read         (read             ) [ 0000000000]
zext_ln156_cast         (zext             ) [ 0000000000]
indvars_iv_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j                       (load             ) [ 0000000000]
icmp_ln157              (icmp             ) [ 0111111110]
br_ln157                (br               ) [ 0000000000]
trunc_ln157             (trunc            ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln158               (sub              ) [ 0000000000]
zext_ln158_36           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
add_ln157               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_177          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_264         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_265         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_266         (trunc            ) [ 0100011000]
tmp_s                   (partselect       ) [ 0100010000]
tmp_487                 (partselect       ) [ 0100011000]
tmp_488                 (partselect       ) [ 0100011000]
tmp_489                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_167          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_168          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_486                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_229          (zext             ) [ 0000000000]
zext_ln106_230          (zext             ) [ 0000000000]
zext_ln106_231          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
add_ln130_205           (add              ) [ 0000000000]
zext_ln130_167          (zext             ) [ 0000000000]
add_ln130_206           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_168          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_87                 (add              ) [ 0000000000]
tmp_490                 (partselect       ) [ 0100000100]
v_35_load               (load             ) [ 0000000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000000]
and_ln133_24            (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_205                   (add              ) [ 0000000000]
xor_ln105_63            (xor              ) [ 0000000000]
xor_ln105_64            (xor              ) [ 0000000000]
or_ln105_13             (or               ) [ 0000000000]
xor_ln105_65            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_178          (zext             ) [ 0000000000]
tmp_62                  (partselect       ) [ 0000000000]
or_ln55                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_34_out_load           (load             ) [ 0100000001]
u                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_33_load               (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln157      (specloopname     ) [ 0000000000]
xor_ln160               (xor              ) [ 0000000000]
xor_ln160_37            (xor              ) [ 0000000000]
or_ln160_25             (or               ) [ 0000000000]
bit_sel1                (bitselect        ) [ 0000000000]
xor_ln160_52            (xor              ) [ 0000000000]
trunc_ln160             (trunc            ) [ 0000000000]
xor_ln160_s             (bitconcatenate   ) [ 0000000000]
and_ln160               (and              ) [ 0000000000]
xor_ln160_39            (xor              ) [ 0000000000]
or_ln160                (or               ) [ 0000000000]
tmp_159                 (bitselect        ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
t                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln157                (br               ) [ 0000000000]
t_33_load23             (load             ) [ 0000000000]
v_35_load21             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_35_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_34_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_33_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_33_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v_35_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln156_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="a_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="b_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln156_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvars_iv_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln139_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln140_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln140_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln140_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln157_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln157_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln158_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln158_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln158_36_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_36/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln157_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln139_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="al_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bl_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="ah_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bh_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln105_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln110_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln105_177_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_177/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln112_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln106_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln106_264_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_264/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln106_265_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_265/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln106_266_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_266/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_487_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_487/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_488_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_488/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_489_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_489/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln106_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln123_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln123_167_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_167/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln123_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln123_168_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="33" slack="0"/>
<pin id="362" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_168/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="temp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="33" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_486_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="34" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_486/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln125_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="34" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln106_229_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="1"/>
<pin id="386" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_229/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln106_230_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_230/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln106_231_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_231/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln130_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln130_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln130_205_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_205/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln130_167_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_167/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln130_206_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_206/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln130_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln130_168_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="33" slack="0"/>
<pin id="422" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_168/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln105_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="temp_87_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="33" slack="0"/>
<pin id="432" dir="0" index="1" bw="33" slack="0"/>
<pin id="433" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_87/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_490_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="34" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_490/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="v_35_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="6"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln125_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln133_24_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="3"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_24/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln133_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="34" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="1"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln133_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln133_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="34" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2"/>
<pin id="483" dir="0" index="2" bw="32" slack="3"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="v_205_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_205/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln105_63_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln105_64_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln105_13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln105_65_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="carry_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln105_178_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_178/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_62_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="0" index="3" bw="7" slack="0"/>
<pin id="533" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln55_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="1"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln55/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tempReg_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln140_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="6"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="u_34_out_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="u_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln140_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="t_33_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="8"/>
<pin id="573" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln160_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="0" index="1" bw="64" slack="2"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln160_37_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="2"/>
<pin id="580" dir="0" index="1" bw="64" slack="1"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_37/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln160_25_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_25/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bit_sel1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="2"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xor_ln160_52_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_52/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln160_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="2"/>
<pin id="603" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln160_s_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="63" slack="0"/>
<pin id="608" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln160_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="2"/>
<pin id="615" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln160_39_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="1"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_39/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln160_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="0"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_159_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="0" index="2" bw="7" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_159/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln161_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="t_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln140_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="8"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="t_33_load23_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="7"/>
<pin id="653" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load23/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="v_35_load21_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="7"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load21/8 "/>
</bind>
</comp>

<comp id="659" class="1005" name="t_33_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="667" class="1005" name="v_35_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="675" class="1005" name="j_19_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln157_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="7"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="686" class="1005" name="a_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="b_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="1"/>
<pin id="693" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="al_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="701" class="1005" name="bl_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="706" class="1005" name="ah_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="711" class="1005" name="bh_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="716" class="1005" name="zext_ln105_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="722" class="1005" name="zext_ln110_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="728" class="1005" name="zext_ln105_177_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_177 "/>
</bind>
</comp>

<comp id="734" class="1005" name="zext_ln112_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="1"/>
<pin id="736" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln106_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="3"/>
<pin id="742" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="745" class="1005" name="trunc_ln106_264_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_264 "/>
</bind>
</comp>

<comp id="750" class="1005" name="trunc_ln106_265_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_265 "/>
</bind>
</comp>

<comp id="755" class="1005" name="trunc_ln106_266_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="2"/>
<pin id="757" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_266 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_s_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_487_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_487 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_488_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_488 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_489_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="3"/>
<pin id="779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_489 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_486_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="1"/>
<pin id="784" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_486 "/>
</bind>
</comp>

<comp id="787" class="1005" name="trunc_ln125_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln105_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_490_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="1"/>
<pin id="800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_490 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln133_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="2"/>
<pin id="805" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tempReg_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="817" class="1005" name="u_34_out_load_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="822" class="1005" name="u_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="104" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="172" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="223"><net_src comp="92" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="234"><net_src comp="201" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="137" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="150" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="137" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="150" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="292"><net_src comp="156" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="160" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="164" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="168" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="156" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="164" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="160" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="168" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="345" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="364" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="387" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="390" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="384" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="396" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="406" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="40" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="456" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="446" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="449" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="449" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="446" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="492" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="486" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="38" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="474" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="36" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="528" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="524" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="486" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="14" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="14" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="68" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="595" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="582" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="612" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="48" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="38" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="571" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="662"><net_src comp="80" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="670"><net_src comp="84" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="678"><net_src comp="88" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="685"><net_src comp="204" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="130" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="694"><net_src comp="143" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="699"><net_src comp="241" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="704"><net_src comp="245" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="709"><net_src comp="249" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="714"><net_src comp="259" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="719"><net_src comp="269" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="725"><net_src comp="274" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="731"><net_src comp="279" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="737"><net_src comp="284" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="743"><net_src comp="289" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="748"><net_src comp="293" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="753"><net_src comp="297" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="758"><net_src comp="301" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="764"><net_src comp="305" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="769"><net_src comp="315" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="775"><net_src comp="325" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="780"><net_src comp="335" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="785"><net_src comp="370" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="790"><net_src comp="380" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="796"><net_src comp="424" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="801"><net_src comp="436" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="806"><net_src comp="474" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="811"><net_src comp="545" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="820"><net_src comp="556" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="825"><net_src comp="560" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="617" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : empty | {1 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : b | {1 2 }
	Port: mp_mul.1107_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		zext_ln158 : 3
		a_addr : 4
		a_load : 5
		sub_ln158 : 3
		zext_ln158_36 : 4
		b_addr : 5
		b_load : 6
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_264 : 1
		trunc_ln106_265 : 1
		trunc_ln106_266 : 1
		tmp_s : 1
		tmp_487 : 1
		tmp_488 : 1
		tmp_489 : 1
	State 5
		add_ln123 : 1
		zext_ln123_168 : 2
		temp : 3
		tmp_486 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_205 : 1
		zext_ln130_167 : 2
		add_ln130_206 : 1
		trunc_ln130 : 2
		zext_ln130_168 : 2
		add_ln105 : 3
		temp_87 : 3
		tmp_490 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_205 : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		carry : 2
		zext_ln105_178 : 3
		tmp_62 : 3
		or_ln55 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_52 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160 : 2
		tmp_159 : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_156         |    4    |   165   |    50   |
|    mul   |          grp_fu_160         |    4    |   165   |    50   |
|          |          grp_fu_164         |    4    |   165   |    50   |
|          |          grp_fu_168         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_230      |    0    |    0    |    13   |
|          |       add_ln123_fu_354      |    0    |    0    |    39   |
|          |         temp_fu_364         |    0    |    0    |    40   |
|          |       add_ln130_fu_396      |    0    |    0    |    32   |
|          |     add_ln130_205_fu_400    |    0    |    0    |    39   |
|          |     add_ln130_206_fu_410    |    0    |    0    |    39   |
|    add   |       add_ln105_fu_424      |    0    |    0    |    32   |
|          |        temp_87_fu_430       |    0    |    0    |    40   |
|          |       add_ln133_fu_474      |    0    |    0    |    71   |
|          |         v_205_fu_486        |    0    |    0    |    71   |
|          |        tempReg_fu_545       |    0    |    0    |    71   |
|          |           u_fu_560          |    0    |    0    |    71   |
|          |           t_fu_640          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_63_fu_492     |    0    |    0    |    64   |
|          |     xor_ln105_64_fu_498     |    0    |    0    |    64   |
|          |     xor_ln105_65_fu_510     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_574      |    0    |    0    |    64   |
|          |     xor_ln160_37_fu_578     |    0    |    0    |    64   |
|          |     xor_ln160_52_fu_595     |    0    |    0    |    2    |
|          |     xor_ln160_39_fu_617     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_13_fu_504     |    0    |    0    |    64   |
|    or    |      or_ln160_25_fu_582     |    0    |    0    |    64   |
|          |       or_ln160_fu_622       |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_612      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_204      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_219      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_92       |    0    |    0    |    0    |
|   read   |  zext_ln156_read_read_fu_98 |    0    |    0    |    0    |
|          |      v_read_read_fu_104     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_110 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_116   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_123   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_172   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_176   |    0    |    0    |    0    |
|          |      zext_ln158_fu_214      |    0    |    0    |    0    |
|          |     zext_ln158_36_fu_225    |    0    |    0    |    0    |
|          |      zext_ln105_fu_269      |    0    |    0    |    0    |
|          |      zext_ln110_fu_274      |    0    |    0    |    0    |
|          |    zext_ln105_177_fu_279    |    0    |    0    |    0    |
|          |      zext_ln112_fu_284      |    0    |    0    |    0    |
|          |      zext_ln106_fu_345      |    0    |    0    |    0    |
|          |      zext_ln123_fu_348      |    0    |    0    |    0    |
|   zext   |    zext_ln123_167_fu_351    |    0    |    0    |    0    |
|          |    zext_ln123_168_fu_360    |    0    |    0    |    0    |
|          |    zext_ln106_229_fu_384    |    0    |    0    |    0    |
|          |    zext_ln106_230_fu_387    |    0    |    0    |    0    |
|          |    zext_ln106_231_fu_390    |    0    |    0    |    0    |
|          |      zext_ln130_fu_393      |    0    |    0    |    0    |
|          |    zext_ln130_167_fu_406    |    0    |    0    |    0    |
|          |    zext_ln130_168_fu_420    |    0    |    0    |    0    |
|          |      zext_ln133_fu_470      |    0    |    0    |    0    |
|          |    zext_ln105_178_fu_524    |    0    |    0    |    0    |
|          |      zext_ln161_fu_636      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln157_fu_210     |    0    |    0    |    0    |
|          |          al_fu_241          |    0    |    0    |    0    |
|          |          bl_fu_245          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_289     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_264_fu_293   |    0    |    0    |    0    |
|          |    trunc_ln106_265_fu_297   |    0    |    0    |    0    |
|          |    trunc_ln106_266_fu_301   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_380     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_416     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_601     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_249          |    0    |    0    |    0    |
|          |          bh_fu_259          |    0    |    0    |    0    |
|          |         tmp_s_fu_305        |    0    |    0    |    0    |
|          |        tmp_487_fu_315       |    0    |    0    |    0    |
|partselect|        tmp_488_fu_325       |    0    |    0    |    0    |
|          |        tmp_489_fu_335       |    0    |    0    |    0    |
|          |        tmp_486_fu_370       |    0    |    0    |    0    |
|          |        tmp_490_fu_436       |    0    |    0    |    0    |
|          |        tmp_62_fu_528        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      shl_ln125_s_fu_449     |    0    |    0    |    0    |
|          |     and_ln133_24_fu_456     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_463     |    0    |    0    |    0    |
|          |         or_ln_fu_480        |    0    |    0    |    0    |
|          |        or_ln55_fu_538       |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_604     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_516        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_588       |    0    |    0    |    0    |
|          |        tmp_159_fu_628       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1435  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_686    |    3   |
|   add_ln105_reg_793   |   32   |
|   add_ln133_reg_803   |   64   |
|       ah_reg_706      |   32   |
|       al_reg_696      |   32   |
|     b_addr_reg_691    |    3   |
|       bh_reg_711      |   32   |
|       bl_reg_701      |   32   |
|   icmp_ln157_reg_682  |    1   |
|      j_19_reg_675     |    4   |
|      t_33_reg_659     |    3   |
|    tempReg_reg_808    |   64   |
|    tmp_486_reg_782    |    2   |
|    tmp_487_reg_766    |   32   |
|    tmp_488_reg_772    |   32   |
|    tmp_489_reg_777    |   32   |
|    tmp_490_reg_798    |    2   |
|     tmp_s_reg_761     |   32   |
|trunc_ln106_264_reg_745|   32   |
|trunc_ln106_265_reg_750|   32   |
|trunc_ln106_266_reg_755|   32   |
|  trunc_ln106_reg_740  |   32   |
|  trunc_ln125_reg_787  |   32   |
| u_34_out_load_reg_817 |   64   |
|       u_reg_822       |   64   |
|      v_35_reg_667     |   64   |
| zext_ln105_177_reg_728|   64   |
|   zext_ln105_reg_716  |   64   |
|   zext_ln110_reg_722  |   64   |
|   zext_ln112_reg_734  |   64   |
+-----------------------+--------+
|         Total         |  1042  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_150 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_156    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_156    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_160    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_160    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_164    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_168    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1435  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1042  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1702  |  1525  |
+-----------+--------+--------+--------+--------+
