#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Nov 28 22:23:03 2018
# Process ID: 5488
# Current directory: C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.runs/synth_1/CPU.vds
# Journal file: C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 341.293 ; gain = 100.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivCLK' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/DivCLK.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivCLK' (1#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/DivCLK.v:3]
INFO: [Synth 8-6157] synthesizing module 'KeyCLK' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/KeyCLK.v:3]
INFO: [Synth 8-6155] done synthesizing module 'KeyCLK' (2#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/KeyCLK.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/LED.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/LED.v:32]
INFO: [Synth 8-6155] done synthesizing module 'LED' (3#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/LED.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'presentPC' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'nextPC' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:97]
WARNING: [Synth 8-689] width (7) of port connection 'RS_Addr' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'RS_Data' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:99]
WARNING: [Synth 8-689] width (7) of port connection 'RT_Addr' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'RT_Data' does not match port width (8) of module 'LED' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:101]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'PCHelper' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PCHelper' (5#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:/Users/Code/Single-Cycle-CPU/test/ROM.txt' is read successfully [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/InstructionMemory.v:16]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'Extend' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (8#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/DataMemory.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/DataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/CU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CU' (11#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/CU.v:4]
WARNING: [Synth 8-3848] Net IDataIn in module/entity CPU does not have driver. [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (12#1) [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/Main.v:3]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[5]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[4]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[3]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[2]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[1]
WARNING: [Synth 8-3331] design CU has unconnected port Funct[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[5]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[4]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[2]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port RW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 400.547 ; gain = 160.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 400.547 ; gain = 160.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 400.547 ; gain = 160.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/constrs_1/new/Single-Cycle-CPU-Basys3.xdc]
Finished Parsing XDC File [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/constrs_1/new/Single-Cycle-CPU-Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/constrs_1/new/Single-Cycle-CPU-Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 738.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Digital" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.srcs/sources_1/new/ALU.v:17]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mRD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mWR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 46    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module KeyCLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCHelper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 61    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ALU/Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[6]
INFO: [Synth 8-3886] merging instance 'led/selector_reg[2]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[3]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[4]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[5]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[6]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[7]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[8]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[9]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[10]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[11]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[12]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[13]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[14]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[15]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[16]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[17]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[18]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[19]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[20]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[21]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[22]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[23]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[24]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[25]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[26]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[27]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[28]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[29]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/selector_reg[30]' (FD) to 'led/selector_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PC/pc_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg_rep[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC/pc_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|CPU               | p_0_out    | 128x8         | LUT            | 
|CPU               | p_0_out    | 128x8         | LUT            | 
|CPU               | p_0_out    | 128x8         | LUT            | 
|CPU               | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 738.566 ; gain = 498.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    29|
|3     |LUT1   |     6|
|4     |LUT2   |    46|
|5     |LUT3   |   135|
|6     |LUT4   |   109|
|7     |LUT5   |   348|
|8     |LUT6   |  1567|
|9     |MUXF7  |   503|
|10    |MUXF8  |   117|
|11    |FDCE   |  1005|
|12    |FDRE   |   536|
|13    |FDSE   |     4|
|14    |IBUF   |     5|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |  4424|
|2     |  ALU        |ALU        |    12|
|3     |  DataMemory |DataMemory |  1352|
|4     |  PC         |PC         |   859|
|5     |  PCHelper   |PCHelper   |     4|
|6     |  RegFile    |RegFile    |  2096|
|7     |  divCLK     |DivCLK     |    23|
|8     |  keyCLK     |KeyCLK     |     2|
|9     |  led        |LED        |    57|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 804.703 ; gain = 226.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 804.703 ; gain = 564.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 654 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 804.703 ; gain = 572.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jiahonzheng/Desktop/New folder/Single-Cycle-CPU-Basys3/Single-Cycle-CPU-Basys3.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 804.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 22:24:26 2018...
