#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a28aa094a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a28aad7c50 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f3c578ed018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a28aad42a0_0 .net "clk", 0 0, o0x7f3c578ed018;  0 drivers
o0x7f3c578ed048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a28aad89d0_0 .net "data_address", 31 0, o0x7f3c578ed048;  0 drivers
o0x7f3c578ed078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a28aaddc90_0 .net "data_read", 0 0, o0x7f3c578ed078;  0 drivers
v0x55a28aaddfc0_0 .var "data_readdata", 31 0;
o0x7f3c578ed0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a28aadf0d0_0 .net "data_write", 0 0, o0x7f3c578ed0d8;  0 drivers
o0x7f3c578ed108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a28aae10f0_0 .net "data_writedata", 31 0, o0x7f3c578ed108;  0 drivers
S_0x55a28aab2410 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f3c578ed258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a28aaf8070_0 .net "instr_address", 31 0, o0x7f3c578ed258;  0 drivers
v0x55a28aaf8170_0 .var "instr_readdata", 31 0;
S_0x55a28aac4d00 .scope module, "subu" "subu" 5 1;
 .timescale 0 0;
v0x55a28ab067c0_0 .net "active", 0 0, L_0x55a28ab20b20;  1 drivers
v0x55a28ab06880_0 .var "clk", 0 0;
v0x55a28ab06920_0 .var "clk_enable", 0 0;
v0x55a28ab06a10_0 .net "data_address", 31 0, L_0x55a28ab1e6f0;  1 drivers
v0x55a28ab06ab0_0 .net "data_read", 0 0, L_0x55a28ab1c270;  1 drivers
v0x55a28ab06ba0_0 .var "data_readdata", 31 0;
v0x55a28ab06c70_0 .net "data_write", 0 0, L_0x55a28ab1c090;  1 drivers
v0x55a28ab06d40_0 .net "data_writedata", 31 0, L_0x55a28ab1e3e0;  1 drivers
v0x55a28ab06e10_0 .net "instr_address", 31 0, L_0x55a28ab1fa50;  1 drivers
v0x55a28ab06f70_0 .var "instr_readdata", 31 0;
v0x55a28ab07010_0 .net "register_v0", 31 0, L_0x55a28ab1e370;  1 drivers
v0x55a28ab07100_0 .var "reset", 0 0;
S_0x55a28aac50d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55a28aac4d00;
 .timescale 0 0;
v0x55a28aaf8340_0 .var "expected", 31 0;
v0x55a28aaf8440_0 .var "funct", 5 0;
v0x55a28aaf8520_0 .var "i", 4 0;
v0x55a28aaf85e0_0 .var "imm", 15 0;
v0x55a28aaf86c0_0 .var "imm_instr", 31 0;
v0x55a28aaf87f0_0 .var "opcode", 5 0;
v0x55a28aaf88d0_0 .var "r_instr", 31 0;
v0x55a28aaf89b0_0 .var "rd", 4 0;
v0x55a28aaf8a90_0 .var "rs", 4 0;
v0x55a28aaf8b70_0 .var "rt", 4 0;
v0x55a28aaf8c50_0 .var "shamt", 4 0;
v0x55a28aaf8d30_0 .var "test", 31 0;
E_0x55a28aa51910 .event posedge, v0x55a28aafac60_0;
S_0x55a28aac5500 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55a28aac4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a28aad4180 .functor OR 1, L_0x55a28ab17a70, L_0x55a28ab17cf0, C4<0>, C4<0>;
L_0x55a28aa3ed80 .functor BUFZ 1, L_0x55a28ab174d0, C4<0>, C4<0>, C4<0>;
L_0x55a28aaddea0 .functor BUFZ 1, L_0x55a28ab17670, C4<0>, C4<0>, C4<0>;
L_0x55a28aadef30 .functor BUFZ 1, L_0x55a28ab17670, C4<0>, C4<0>, C4<0>;
L_0x55a28ab18230 .functor AND 1, L_0x55a28ab174d0, L_0x55a28ab18530, C4<1>, C4<1>;
L_0x55a28aae0fd0 .functor OR 1, L_0x55a28ab18230, L_0x55a28ab18110, C4<0>, C4<0>;
L_0x55a28aa829c0 .functor OR 1, L_0x55a28aae0fd0, L_0x55a28ab18340, C4<0>, C4<0>;
L_0x55a28ab187d0 .functor OR 1, L_0x55a28aa829c0, L_0x55a28ab19e30, C4<0>, C4<0>;
L_0x55a28ab188e0 .functor OR 1, L_0x55a28ab187d0, L_0x55a28ab19590, C4<0>, C4<0>;
L_0x55a28ab189a0 .functor BUFZ 1, L_0x55a28ab17790, C4<0>, C4<0>, C4<0>;
L_0x55a28ab19480 .functor AND 1, L_0x55a28ab18ef0, L_0x55a28ab19250, C4<1>, C4<1>;
L_0x55a28ab19590 .functor OR 1, L_0x55a28ab18bf0, L_0x55a28ab19480, C4<0>, C4<0>;
L_0x55a28ab19e30 .functor AND 1, L_0x55a28ab19960, L_0x55a28ab19c10, C4<1>, C4<1>;
L_0x55a28ab1a5e0 .functor OR 1, L_0x55a28ab1a080, L_0x55a28ab1a3a0, C4<0>, C4<0>;
L_0x55a28ab196f0 .functor OR 1, L_0x55a28ab1ab50, L_0x55a28ab1ae50, C4<0>, C4<0>;
L_0x55a28ab1ad30 .functor AND 1, L_0x55a28ab1a860, L_0x55a28ab196f0, C4<1>, C4<1>;
L_0x55a28ab1b650 .functor OR 1, L_0x55a28ab1b2e0, L_0x55a28ab1b560, C4<0>, C4<0>;
L_0x55a28ab1b950 .functor OR 1, L_0x55a28ab1b650, L_0x55a28ab1b760, C4<0>, C4<0>;
L_0x55a28ab1bb00 .functor AND 1, L_0x55a28ab174d0, L_0x55a28ab1b950, C4<1>, C4<1>;
L_0x55a28ab1bcb0 .functor AND 1, L_0x55a28ab174d0, L_0x55a28ab1bbc0, C4<1>, C4<1>;
L_0x55a28ab1bfd0 .functor AND 1, L_0x55a28ab174d0, L_0x55a28ab1ba60, C4<1>, C4<1>;
L_0x55a28ab1c270 .functor BUFZ 1, L_0x55a28aaddea0, C4<0>, C4<0>, C4<0>;
L_0x55a28ab1cf00 .functor AND 1, L_0x55a28ab20b20, L_0x55a28ab188e0, C4<1>, C4<1>;
L_0x55a28ab1d010 .functor OR 1, L_0x55a28ab19590, L_0x55a28ab19e30, C4<0>, C4<0>;
L_0x55a28ab1e3e0 .functor BUFZ 32, L_0x55a28ab1e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab1e4a0 .functor BUFZ 32, L_0x55a28ab1d1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab1e5f0 .functor BUFZ 32, L_0x55a28ab1e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab1e6f0 .functor BUFZ 32, v0x55a28aaf9cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab1f6f0 .functor AND 1, v0x55a28ab06920_0, L_0x55a28ab1bb00, C4<1>, C4<1>;
L_0x55a28ab1f760 .functor AND 1, L_0x55a28ab1f6f0, v0x55a28ab03950_0, C4<1>, C4<1>;
L_0x55a28ab1fa50 .functor BUFZ 32, v0x55a28aafad20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab20b20 .functor BUFZ 1, v0x55a28ab03950_0, C4<0>, C4<0>, C4<0>;
L_0x55a28ab20ca0 .functor AND 1, v0x55a28ab06920_0, v0x55a28ab03950_0, C4<1>, C4<1>;
v0x55a28aafda40_0 .net *"_ivl_100", 31 0, L_0x55a28ab19760;  1 drivers
L_0x7f3c578a4498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafdb40_0 .net *"_ivl_103", 25 0, L_0x7f3c578a4498;  1 drivers
L_0x7f3c578a44e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafdc20_0 .net/2u *"_ivl_104", 31 0, L_0x7f3c578a44e0;  1 drivers
v0x55a28aafdce0_0 .net *"_ivl_106", 0 0, L_0x55a28ab19960;  1 drivers
v0x55a28aafdda0_0 .net *"_ivl_109", 5 0, L_0x55a28ab19b70;  1 drivers
L_0x7f3c578a4528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a28aafde80_0 .net/2u *"_ivl_110", 5 0, L_0x7f3c578a4528;  1 drivers
v0x55a28aafdf60_0 .net *"_ivl_112", 0 0, L_0x55a28ab19c10;  1 drivers
v0x55a28aafe020_0 .net *"_ivl_116", 31 0, L_0x55a28ab19f90;  1 drivers
L_0x7f3c578a4570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe100_0 .net *"_ivl_119", 25 0, L_0x7f3c578a4570;  1 drivers
L_0x7f3c578a40a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe1e0_0 .net/2u *"_ivl_12", 5 0, L_0x7f3c578a40a8;  1 drivers
L_0x7f3c578a45b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe2c0_0 .net/2u *"_ivl_120", 31 0, L_0x7f3c578a45b8;  1 drivers
v0x55a28aafe3a0_0 .net *"_ivl_122", 0 0, L_0x55a28ab1a080;  1 drivers
v0x55a28aafe460_0 .net *"_ivl_124", 31 0, L_0x55a28ab1a2b0;  1 drivers
L_0x7f3c578a4600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe540_0 .net *"_ivl_127", 25 0, L_0x7f3c578a4600;  1 drivers
L_0x7f3c578a4648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe620_0 .net/2u *"_ivl_128", 31 0, L_0x7f3c578a4648;  1 drivers
v0x55a28aafe700_0 .net *"_ivl_130", 0 0, L_0x55a28ab1a3a0;  1 drivers
v0x55a28aafe7c0_0 .net *"_ivl_134", 31 0, L_0x55a28ab1a770;  1 drivers
L_0x7f3c578a4690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafe9b0_0 .net *"_ivl_137", 25 0, L_0x7f3c578a4690;  1 drivers
L_0x7f3c578a46d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafea90_0 .net/2u *"_ivl_138", 31 0, L_0x7f3c578a46d8;  1 drivers
v0x55a28aafeb70_0 .net *"_ivl_140", 0 0, L_0x55a28ab1a860;  1 drivers
v0x55a28aafec30_0 .net *"_ivl_143", 5 0, L_0x55a28ab1aab0;  1 drivers
L_0x7f3c578a4720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a28aafed10_0 .net/2u *"_ivl_144", 5 0, L_0x7f3c578a4720;  1 drivers
v0x55a28aafedf0_0 .net *"_ivl_146", 0 0, L_0x55a28ab1ab50;  1 drivers
v0x55a28aafeeb0_0 .net *"_ivl_149", 5 0, L_0x55a28ab1adb0;  1 drivers
L_0x7f3c578a4768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a28aafef90_0 .net/2u *"_ivl_150", 5 0, L_0x7f3c578a4768;  1 drivers
v0x55a28aaff070_0 .net *"_ivl_152", 0 0, L_0x55a28ab1ae50;  1 drivers
v0x55a28aaff130_0 .net *"_ivl_155", 0 0, L_0x55a28ab196f0;  1 drivers
v0x55a28aaff1f0_0 .net *"_ivl_159", 1 0, L_0x55a28ab1b1f0;  1 drivers
L_0x7f3c578a40f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a28aaff2d0_0 .net/2u *"_ivl_16", 5 0, L_0x7f3c578a40f0;  1 drivers
L_0x7f3c578a47b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55a28aaff3b0_0 .net/2u *"_ivl_160", 1 0, L_0x7f3c578a47b0;  1 drivers
v0x55a28aaff490_0 .net *"_ivl_162", 0 0, L_0x55a28ab1b2e0;  1 drivers
L_0x7f3c578a47f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55a28aaff550_0 .net/2u *"_ivl_164", 5 0, L_0x7f3c578a47f8;  1 drivers
v0x55a28aaff630_0 .net *"_ivl_166", 0 0, L_0x55a28ab1b560;  1 drivers
v0x55a28aaff900_0 .net *"_ivl_169", 0 0, L_0x55a28ab1b650;  1 drivers
L_0x7f3c578a4840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55a28aaff9c0_0 .net/2u *"_ivl_170", 5 0, L_0x7f3c578a4840;  1 drivers
v0x55a28aaffaa0_0 .net *"_ivl_172", 0 0, L_0x55a28ab1b760;  1 drivers
v0x55a28aaffb60_0 .net *"_ivl_175", 0 0, L_0x55a28ab1b950;  1 drivers
L_0x7f3c578a4888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55a28aaffc20_0 .net/2u *"_ivl_178", 5 0, L_0x7f3c578a4888;  1 drivers
v0x55a28aaffd00_0 .net *"_ivl_180", 0 0, L_0x55a28ab1bbc0;  1 drivers
L_0x7f3c578a48d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55a28aaffdc0_0 .net/2u *"_ivl_184", 5 0, L_0x7f3c578a48d0;  1 drivers
v0x55a28aaffea0_0 .net *"_ivl_186", 0 0, L_0x55a28ab1ba60;  1 drivers
L_0x7f3c578a4918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a28aafff60_0 .net/2u *"_ivl_190", 0 0, L_0x7f3c578a4918;  1 drivers
v0x55a28ab00040_0 .net *"_ivl_20", 31 0, L_0x55a28ab17930;  1 drivers
L_0x7f3c578a4960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a28ab00120_0 .net/2u *"_ivl_200", 4 0, L_0x7f3c578a4960;  1 drivers
v0x55a28ab00200_0 .net *"_ivl_203", 4 0, L_0x55a28ab1c790;  1 drivers
v0x55a28ab002e0_0 .net *"_ivl_205", 4 0, L_0x55a28ab1c9b0;  1 drivers
v0x55a28ab003c0_0 .net *"_ivl_206", 4 0, L_0x55a28ab1ca50;  1 drivers
v0x55a28ab004a0_0 .net *"_ivl_213", 0 0, L_0x55a28ab1d010;  1 drivers
L_0x7f3c578a49a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a28ab00560_0 .net/2u *"_ivl_214", 31 0, L_0x7f3c578a49a8;  1 drivers
v0x55a28ab00640_0 .net *"_ivl_216", 31 0, L_0x55a28ab1d150;  1 drivers
v0x55a28ab00720_0 .net *"_ivl_218", 31 0, L_0x55a28ab1d400;  1 drivers
v0x55a28ab00800_0 .net *"_ivl_220", 31 0, L_0x55a28ab1d590;  1 drivers
v0x55a28ab008e0_0 .net *"_ivl_222", 31 0, L_0x55a28ab1d8d0;  1 drivers
L_0x7f3c578a4138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab009c0_0 .net *"_ivl_23", 25 0, L_0x7f3c578a4138;  1 drivers
v0x55a28ab00aa0_0 .net *"_ivl_235", 0 0, L_0x55a28ab1f6f0;  1 drivers
L_0x7f3c578a4ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a28ab00b60_0 .net/2u *"_ivl_238", 31 0, L_0x7f3c578a4ac8;  1 drivers
L_0x7f3c578a4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a28ab00c40_0 .net/2u *"_ivl_24", 31 0, L_0x7f3c578a4180;  1 drivers
v0x55a28ab00d20_0 .net *"_ivl_243", 15 0, L_0x55a28ab1fbb0;  1 drivers
v0x55a28ab00e00_0 .net *"_ivl_244", 17 0, L_0x55a28ab1fe20;  1 drivers
L_0x7f3c578a4b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28ab00ee0_0 .net *"_ivl_247", 1 0, L_0x7f3c578a4b10;  1 drivers
v0x55a28ab00fc0_0 .net *"_ivl_250", 15 0, L_0x55a28ab1ff60;  1 drivers
L_0x7f3c578a4b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28ab010a0_0 .net *"_ivl_252", 1 0, L_0x7f3c578a4b58;  1 drivers
v0x55a28ab01180_0 .net *"_ivl_255", 0 0, L_0x55a28ab20370;  1 drivers
L_0x7f3c578a4ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a28ab01260_0 .net/2u *"_ivl_256", 13 0, L_0x7f3c578a4ba0;  1 drivers
L_0x7f3c578a4be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab01340_0 .net/2u *"_ivl_258", 13 0, L_0x7f3c578a4be8;  1 drivers
v0x55a28ab01830_0 .net *"_ivl_26", 0 0, L_0x55a28ab17a70;  1 drivers
v0x55a28ab018f0_0 .net *"_ivl_260", 13 0, L_0x55a28ab20650;  1 drivers
v0x55a28ab019d0_0 .net *"_ivl_28", 31 0, L_0x55a28ab17c00;  1 drivers
L_0x7f3c578a41c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab01ab0_0 .net *"_ivl_31", 25 0, L_0x7f3c578a41c8;  1 drivers
L_0x7f3c578a4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a28ab01b90_0 .net/2u *"_ivl_32", 31 0, L_0x7f3c578a4210;  1 drivers
v0x55a28ab01c70_0 .net *"_ivl_34", 0 0, L_0x55a28ab17cf0;  1 drivers
v0x55a28ab01d30_0 .net *"_ivl_4", 31 0, L_0x55a28ab07370;  1 drivers
v0x55a28ab01e10_0 .net *"_ivl_45", 2 0, L_0x55a28ab17fe0;  1 drivers
L_0x7f3c578a4258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a28ab01ef0_0 .net/2u *"_ivl_46", 2 0, L_0x7f3c578a4258;  1 drivers
v0x55a28ab01fd0_0 .net *"_ivl_51", 2 0, L_0x55a28ab182a0;  1 drivers
L_0x7f3c578a42a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a28ab020b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f3c578a42a0;  1 drivers
v0x55a28ab02190_0 .net *"_ivl_57", 0 0, L_0x55a28ab18530;  1 drivers
v0x55a28ab02250_0 .net *"_ivl_59", 0 0, L_0x55a28ab18230;  1 drivers
v0x55a28ab02310_0 .net *"_ivl_61", 0 0, L_0x55a28aae0fd0;  1 drivers
v0x55a28ab023d0_0 .net *"_ivl_63", 0 0, L_0x55a28aa829c0;  1 drivers
v0x55a28ab02490_0 .net *"_ivl_65", 0 0, L_0x55a28ab187d0;  1 drivers
L_0x7f3c578a4018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02550_0 .net *"_ivl_7", 25 0, L_0x7f3c578a4018;  1 drivers
v0x55a28ab02630_0 .net *"_ivl_70", 31 0, L_0x55a28ab18ac0;  1 drivers
L_0x7f3c578a42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02710_0 .net *"_ivl_73", 25 0, L_0x7f3c578a42e8;  1 drivers
L_0x7f3c578a4330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a28ab027f0_0 .net/2u *"_ivl_74", 31 0, L_0x7f3c578a4330;  1 drivers
v0x55a28ab028d0_0 .net *"_ivl_76", 0 0, L_0x55a28ab18bf0;  1 drivers
v0x55a28ab02990_0 .net *"_ivl_78", 31 0, L_0x55a28ab18d60;  1 drivers
L_0x7f3c578a4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02a70_0 .net/2u *"_ivl_8", 31 0, L_0x7f3c578a4060;  1 drivers
L_0x7f3c578a4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02b50_0 .net *"_ivl_81", 25 0, L_0x7f3c578a4378;  1 drivers
L_0x7f3c578a43c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02c30_0 .net/2u *"_ivl_82", 31 0, L_0x7f3c578a43c0;  1 drivers
v0x55a28ab02d10_0 .net *"_ivl_84", 0 0, L_0x55a28ab18ef0;  1 drivers
v0x55a28ab02dd0_0 .net *"_ivl_87", 0 0, L_0x55a28ab19060;  1 drivers
v0x55a28ab02eb0_0 .net *"_ivl_88", 31 0, L_0x55a28ab18e00;  1 drivers
L_0x7f3c578a4408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28ab02f90_0 .net *"_ivl_91", 30 0, L_0x7f3c578a4408;  1 drivers
L_0x7f3c578a4450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a28ab03070_0 .net/2u *"_ivl_92", 31 0, L_0x7f3c578a4450;  1 drivers
v0x55a28ab03150_0 .net *"_ivl_94", 0 0, L_0x55a28ab19250;  1 drivers
v0x55a28ab03210_0 .net *"_ivl_97", 0 0, L_0x55a28ab19480;  1 drivers
v0x55a28ab032d0_0 .net "active", 0 0, L_0x55a28ab20b20;  alias, 1 drivers
v0x55a28ab03390_0 .net "alu_op1", 31 0, L_0x55a28ab1e4a0;  1 drivers
v0x55a28ab03450_0 .net "alu_op2", 31 0, L_0x55a28ab1e5f0;  1 drivers
v0x55a28ab03510_0 .net "alui_instr", 0 0, L_0x55a28ab18110;  1 drivers
v0x55a28ab035d0_0 .net "b_flag", 0 0, v0x55a28aaf9820_0;  1 drivers
v0x55a28ab03670_0 .net "b_imm", 17 0, L_0x55a28ab20230;  1 drivers
v0x55a28ab03730_0 .net "b_offset", 31 0, L_0x55a28ab207e0;  1 drivers
v0x55a28ab03810_0 .net "clk", 0 0, v0x55a28ab06880_0;  1 drivers
v0x55a28ab038b0_0 .net "clk_enable", 0 0, v0x55a28ab06920_0;  1 drivers
v0x55a28ab03950_0 .var "cpu_active", 0 0;
v0x55a28ab039f0_0 .net "curr_addr", 31 0, v0x55a28aafad20_0;  1 drivers
v0x55a28ab03ae0_0 .net "curr_addr_p4", 31 0, L_0x55a28ab1f9b0;  1 drivers
v0x55a28ab03ba0_0 .net "data_address", 31 0, L_0x55a28ab1e6f0;  alias, 1 drivers
v0x55a28ab03c80_0 .net "data_read", 0 0, L_0x55a28ab1c270;  alias, 1 drivers
v0x55a28ab03d40_0 .net "data_readdata", 31 0, v0x55a28ab06ba0_0;  1 drivers
v0x55a28ab03e20_0 .net "data_write", 0 0, L_0x55a28ab1c090;  alias, 1 drivers
v0x55a28ab03ee0_0 .net "data_writedata", 31 0, L_0x55a28ab1e3e0;  alias, 1 drivers
v0x55a28ab03fc0_0 .net "funct_code", 5 0, L_0x55a28ab07240;  1 drivers
v0x55a28ab040a0_0 .net "hi_out", 31 0, v0x55a28aafb3e0_0;  1 drivers
v0x55a28ab04190_0 .net "hl_reg_enable", 0 0, L_0x55a28ab1f760;  1 drivers
v0x55a28ab04230_0 .net "instr_address", 31 0, L_0x55a28ab1fa50;  alias, 1 drivers
v0x55a28ab042f0_0 .net "instr_opcode", 5 0, L_0x55a28ab071a0;  1 drivers
v0x55a28ab043d0_0 .net "instr_readdata", 31 0, v0x55a28ab06f70_0;  1 drivers
v0x55a28ab04490_0 .net "j_imm", 0 0, L_0x55a28ab1a5e0;  1 drivers
v0x55a28ab04530_0 .net "j_reg", 0 0, L_0x55a28ab1ad30;  1 drivers
v0x55a28ab045f0_0 .net "l_type", 0 0, L_0x55a28ab18340;  1 drivers
v0x55a28ab046b0_0 .net "link_const", 0 0, L_0x55a28ab19590;  1 drivers
v0x55a28ab04770_0 .net "link_reg", 0 0, L_0x55a28ab19e30;  1 drivers
v0x55a28ab04830_0 .net "lo_out", 31 0, v0x55a28aafbc30_0;  1 drivers
v0x55a28ab04920_0 .net "lw", 0 0, L_0x55a28ab17670;  1 drivers
v0x55a28ab049c0_0 .net "mem_read", 0 0, L_0x55a28aaddea0;  1 drivers
v0x55a28ab04a80_0 .net "mem_to_reg", 0 0, L_0x55a28aadef30;  1 drivers
v0x55a28ab05350_0 .net "mem_write", 0 0, L_0x55a28ab189a0;  1 drivers
v0x55a28ab05410_0 .net "memaddroffset", 31 0, v0x55a28aaf9cf0_0;  1 drivers
v0x55a28ab05500_0 .net "mfhi", 0 0, L_0x55a28ab1bcb0;  1 drivers
v0x55a28ab055a0_0 .net "mflo", 0 0, L_0x55a28ab1bfd0;  1 drivers
v0x55a28ab05660_0 .net "movefrom", 0 0, L_0x55a28aad4180;  1 drivers
v0x55a28ab05720_0 .net "muldiv", 0 0, L_0x55a28ab1bb00;  1 drivers
v0x55a28ab057e0_0 .var "next_instr_addr", 31 0;
v0x55a28ab058d0_0 .net "pc_enable", 0 0, L_0x55a28ab20ca0;  1 drivers
v0x55a28ab059a0_0 .net "r_format", 0 0, L_0x55a28ab174d0;  1 drivers
v0x55a28ab05a40_0 .net "reg_a_read_data", 31 0, L_0x55a28ab1d1f0;  1 drivers
v0x55a28ab05b10_0 .net "reg_a_read_index", 4 0, L_0x55a28ab1c440;  1 drivers
v0x55a28ab05be0_0 .net "reg_b_read_data", 31 0, L_0x55a28ab1e260;  1 drivers
v0x55a28ab05cb0_0 .net "reg_b_read_index", 4 0, L_0x55a28ab1c6a0;  1 drivers
v0x55a28ab05d80_0 .net "reg_dst", 0 0, L_0x55a28aa3ed80;  1 drivers
v0x55a28ab05e20_0 .net "reg_write", 0 0, L_0x55a28ab188e0;  1 drivers
v0x55a28ab05ee0_0 .net "reg_write_data", 31 0, L_0x55a28ab1da60;  1 drivers
v0x55a28ab05fd0_0 .net "reg_write_enable", 0 0, L_0x55a28ab1cf00;  1 drivers
v0x55a28ab060a0_0 .net "reg_write_index", 4 0, L_0x55a28ab1cd70;  1 drivers
v0x55a28ab06170_0 .net "register_v0", 31 0, L_0x55a28ab1e370;  alias, 1 drivers
v0x55a28ab06240_0 .net "reset", 0 0, v0x55a28ab07100_0;  1 drivers
v0x55a28ab06370_0 .net "result", 31 0, v0x55a28aafa150_0;  1 drivers
v0x55a28ab06440_0 .net "result_hi", 31 0, v0x55a28aaf9a50_0;  1 drivers
v0x55a28ab064e0_0 .net "result_lo", 31 0, v0x55a28aaf9c10_0;  1 drivers
v0x55a28ab06580_0 .net "sw", 0 0, L_0x55a28ab17790;  1 drivers
E_0x55a28aa533d0/0 .event anyedge, v0x55a28aaf9820_0, v0x55a28ab03ae0_0, v0x55a28ab03730_0, v0x55a28ab04490_0;
E_0x55a28aa533d0/1 .event anyedge, v0x55a28aaf9b30_0, v0x55a28ab04530_0, v0x55a28aafca20_0;
E_0x55a28aa533d0 .event/or E_0x55a28aa533d0/0, E_0x55a28aa533d0/1;
L_0x55a28ab071a0 .part v0x55a28ab06f70_0, 26, 6;
L_0x55a28ab07240 .part v0x55a28ab06f70_0, 0, 6;
L_0x55a28ab07370 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4018;
L_0x55a28ab174d0 .cmp/eq 32, L_0x55a28ab07370, L_0x7f3c578a4060;
L_0x55a28ab17670 .cmp/eq 6, L_0x55a28ab071a0, L_0x7f3c578a40a8;
L_0x55a28ab17790 .cmp/eq 6, L_0x55a28ab071a0, L_0x7f3c578a40f0;
L_0x55a28ab17930 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4138;
L_0x55a28ab17a70 .cmp/eq 32, L_0x55a28ab17930, L_0x7f3c578a4180;
L_0x55a28ab17c00 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a41c8;
L_0x55a28ab17cf0 .cmp/eq 32, L_0x55a28ab17c00, L_0x7f3c578a4210;
L_0x55a28ab17fe0 .part L_0x55a28ab071a0, 3, 3;
L_0x55a28ab18110 .cmp/eq 3, L_0x55a28ab17fe0, L_0x7f3c578a4258;
L_0x55a28ab182a0 .part L_0x55a28ab071a0, 3, 3;
L_0x55a28ab18340 .cmp/eq 3, L_0x55a28ab182a0, L_0x7f3c578a42a0;
L_0x55a28ab18530 .reduce/nor L_0x55a28ab1bb00;
L_0x55a28ab18ac0 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a42e8;
L_0x55a28ab18bf0 .cmp/eq 32, L_0x55a28ab18ac0, L_0x7f3c578a4330;
L_0x55a28ab18d60 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4378;
L_0x55a28ab18ef0 .cmp/eq 32, L_0x55a28ab18d60, L_0x7f3c578a43c0;
L_0x55a28ab19060 .part v0x55a28ab06f70_0, 20, 1;
L_0x55a28ab18e00 .concat [ 1 31 0 0], L_0x55a28ab19060, L_0x7f3c578a4408;
L_0x55a28ab19250 .cmp/eq 32, L_0x55a28ab18e00, L_0x7f3c578a4450;
L_0x55a28ab19760 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4498;
L_0x55a28ab19960 .cmp/eq 32, L_0x55a28ab19760, L_0x7f3c578a44e0;
L_0x55a28ab19b70 .part v0x55a28ab06f70_0, 0, 6;
L_0x55a28ab19c10 .cmp/eq 6, L_0x55a28ab19b70, L_0x7f3c578a4528;
L_0x55a28ab19f90 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4570;
L_0x55a28ab1a080 .cmp/eq 32, L_0x55a28ab19f90, L_0x7f3c578a45b8;
L_0x55a28ab1a2b0 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4600;
L_0x55a28ab1a3a0 .cmp/eq 32, L_0x55a28ab1a2b0, L_0x7f3c578a4648;
L_0x55a28ab1a770 .concat [ 6 26 0 0], L_0x55a28ab071a0, L_0x7f3c578a4690;
L_0x55a28ab1a860 .cmp/eq 32, L_0x55a28ab1a770, L_0x7f3c578a46d8;
L_0x55a28ab1aab0 .part v0x55a28ab06f70_0, 0, 6;
L_0x55a28ab1ab50 .cmp/eq 6, L_0x55a28ab1aab0, L_0x7f3c578a4720;
L_0x55a28ab1adb0 .part v0x55a28ab06f70_0, 0, 6;
L_0x55a28ab1ae50 .cmp/eq 6, L_0x55a28ab1adb0, L_0x7f3c578a4768;
L_0x55a28ab1b1f0 .part L_0x55a28ab07240, 3, 2;
L_0x55a28ab1b2e0 .cmp/eq 2, L_0x55a28ab1b1f0, L_0x7f3c578a47b0;
L_0x55a28ab1b560 .cmp/eq 6, L_0x55a28ab07240, L_0x7f3c578a47f8;
L_0x55a28ab1b760 .cmp/eq 6, L_0x55a28ab07240, L_0x7f3c578a4840;
L_0x55a28ab1bbc0 .cmp/eq 6, L_0x55a28ab07240, L_0x7f3c578a4888;
L_0x55a28ab1ba60 .cmp/eq 6, L_0x55a28ab07240, L_0x7f3c578a48d0;
L_0x55a28ab1c090 .functor MUXZ 1, L_0x7f3c578a4918, L_0x55a28ab189a0, L_0x55a28ab20b20, C4<>;
L_0x55a28ab1c440 .part v0x55a28ab06f70_0, 21, 5;
L_0x55a28ab1c6a0 .part v0x55a28ab06f70_0, 16, 5;
L_0x55a28ab1c790 .part v0x55a28ab06f70_0, 11, 5;
L_0x55a28ab1c9b0 .part v0x55a28ab06f70_0, 16, 5;
L_0x55a28ab1ca50 .functor MUXZ 5, L_0x55a28ab1c9b0, L_0x55a28ab1c790, L_0x55a28aa3ed80, C4<>;
L_0x55a28ab1cd70 .functor MUXZ 5, L_0x55a28ab1ca50, L_0x7f3c578a4960, L_0x55a28ab19590, C4<>;
L_0x55a28ab1d150 .arith/sum 32, L_0x55a28ab1f9b0, L_0x7f3c578a49a8;
L_0x55a28ab1d400 .functor MUXZ 32, v0x55a28aafa150_0, v0x55a28ab06ba0_0, L_0x55a28aadef30, C4<>;
L_0x55a28ab1d590 .functor MUXZ 32, L_0x55a28ab1d400, v0x55a28aafbc30_0, L_0x55a28ab1bfd0, C4<>;
L_0x55a28ab1d8d0 .functor MUXZ 32, L_0x55a28ab1d590, v0x55a28aafb3e0_0, L_0x55a28ab1bcb0, C4<>;
L_0x55a28ab1da60 .functor MUXZ 32, L_0x55a28ab1d8d0, L_0x55a28ab1d150, L_0x55a28ab1d010, C4<>;
L_0x55a28ab1f9b0 .arith/sum 32, v0x55a28aafad20_0, L_0x7f3c578a4ac8;
L_0x55a28ab1fbb0 .part v0x55a28ab06f70_0, 0, 16;
L_0x55a28ab1fe20 .concat [ 16 2 0 0], L_0x55a28ab1fbb0, L_0x7f3c578a4b10;
L_0x55a28ab1ff60 .part L_0x55a28ab1fe20, 0, 16;
L_0x55a28ab20230 .concat [ 2 16 0 0], L_0x7f3c578a4b58, L_0x55a28ab1ff60;
L_0x55a28ab20370 .part L_0x55a28ab20230, 17, 1;
L_0x55a28ab20650 .functor MUXZ 14, L_0x7f3c578a4be8, L_0x7f3c578a4ba0, L_0x55a28ab20370, C4<>;
L_0x55a28ab207e0 .concat [ 18 14 0 0], L_0x55a28ab20230, L_0x55a28ab20650;
S_0x55a28aad7880 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55a28aac5500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a28aaf91b0_0 .net *"_ivl_10", 15 0, L_0x55a28ab1f0b0;  1 drivers
L_0x7f3c578a4a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28aaf92b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f3c578a4a80;  1 drivers
v0x55a28aaf9390_0 .net *"_ivl_17", 15 0, L_0x55a28ab1f320;  1 drivers
v0x55a28aaf9450_0 .net *"_ivl_5", 0 0, L_0x55a28ab1e990;  1 drivers
v0x55a28aaf9530_0 .net *"_ivl_6", 15 0, L_0x55a28ab1ea30;  1 drivers
v0x55a28aaf9660_0 .net *"_ivl_9", 15 0, L_0x55a28ab1ee00;  1 drivers
v0x55a28aaf9740_0 .net "addr_rt", 4 0, L_0x55a28ab1f650;  1 drivers
v0x55a28aaf9820_0 .var "b_flag", 0 0;
v0x55a28aaf98e0_0 .net "funct", 5 0, L_0x55a28ab1e8f0;  1 drivers
v0x55a28aaf9a50_0 .var "hi", 31 0;
v0x55a28aaf9b30_0 .net "instructionword", 31 0, v0x55a28ab06f70_0;  alias, 1 drivers
v0x55a28aaf9c10_0 .var "lo", 31 0;
v0x55a28aaf9cf0_0 .var "memaddroffset", 31 0;
v0x55a28aaf9dd0_0 .var "multresult", 63 0;
v0x55a28aaf9eb0_0 .net "op1", 31 0, L_0x55a28ab1e4a0;  alias, 1 drivers
v0x55a28aaf9f90_0 .net "op2", 31 0, L_0x55a28ab1e5f0;  alias, 1 drivers
v0x55a28aafa070_0 .net "opcode", 5 0, L_0x55a28ab1e850;  1 drivers
v0x55a28aafa150_0 .var "result", 31 0;
v0x55a28aafa230_0 .net "shamt", 4 0, L_0x55a28ab1f550;  1 drivers
v0x55a28aafa310_0 .net/s "sign_op1", 31 0, L_0x55a28ab1e4a0;  alias, 1 drivers
v0x55a28aafa3d0_0 .net/s "sign_op2", 31 0, L_0x55a28ab1e5f0;  alias, 1 drivers
v0x55a28aafa470_0 .net "simmediatedata", 31 0, L_0x55a28ab1f190;  1 drivers
v0x55a28aafa530_0 .net "simmediatedatas", 31 0, L_0x55a28ab1f190;  alias, 1 drivers
v0x55a28aafa5f0_0 .net "uimmediatedata", 31 0, L_0x55a28ab1f410;  1 drivers
v0x55a28aafa6b0_0 .net "unsign_op1", 31 0, L_0x55a28ab1e4a0;  alias, 1 drivers
v0x55a28aafa770_0 .net "unsign_op2", 31 0, L_0x55a28ab1e5f0;  alias, 1 drivers
v0x55a28aafa880_0 .var "unsigned_result", 31 0;
E_0x55a28aa2b7b0/0 .event anyedge, v0x55a28aafa070_0, v0x55a28aaf98e0_0, v0x55a28aaf9f90_0, v0x55a28aafa230_0;
E_0x55a28aa2b7b0/1 .event anyedge, v0x55a28aaf9eb0_0, v0x55a28aaf9dd0_0, v0x55a28aaf9740_0, v0x55a28aafa470_0;
E_0x55a28aa2b7b0/2 .event anyedge, v0x55a28aafa5f0_0, v0x55a28aafa880_0;
E_0x55a28aa2b7b0 .event/or E_0x55a28aa2b7b0/0, E_0x55a28aa2b7b0/1, E_0x55a28aa2b7b0/2;
L_0x55a28ab1e850 .part v0x55a28ab06f70_0, 26, 6;
L_0x55a28ab1e8f0 .part v0x55a28ab06f70_0, 0, 6;
L_0x55a28ab1e990 .part v0x55a28ab06f70_0, 15, 1;
LS_0x55a28ab1ea30_0_0 .concat [ 1 1 1 1], L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990;
LS_0x55a28ab1ea30_0_4 .concat [ 1 1 1 1], L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990;
LS_0x55a28ab1ea30_0_8 .concat [ 1 1 1 1], L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990;
LS_0x55a28ab1ea30_0_12 .concat [ 1 1 1 1], L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990, L_0x55a28ab1e990;
L_0x55a28ab1ea30 .concat [ 4 4 4 4], LS_0x55a28ab1ea30_0_0, LS_0x55a28ab1ea30_0_4, LS_0x55a28ab1ea30_0_8, LS_0x55a28ab1ea30_0_12;
L_0x55a28ab1ee00 .part v0x55a28ab06f70_0, 0, 16;
L_0x55a28ab1f0b0 .concat [ 16 0 0 0], L_0x55a28ab1ee00;
L_0x55a28ab1f190 .concat [ 16 16 0 0], L_0x55a28ab1f0b0, L_0x55a28ab1ea30;
L_0x55a28ab1f320 .part v0x55a28ab06f70_0, 0, 16;
L_0x55a28ab1f410 .concat [ 16 16 0 0], L_0x55a28ab1f320, L_0x7f3c578a4a80;
L_0x55a28ab1f550 .part v0x55a28ab06f70_0, 6, 5;
L_0x55a28ab1f650 .part v0x55a28ab06f70_0, 16, 5;
S_0x55a28aafaab0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55a28aac5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55a28aafac60_0 .net "clk", 0 0, v0x55a28ab06880_0;  alias, 1 drivers
v0x55a28aafad20_0 .var "curr_addr", 31 0;
v0x55a28aafae00_0 .net "enable", 0 0, L_0x55a28ab20ca0;  alias, 1 drivers
v0x55a28aafaea0_0 .net "next_addr", 31 0, v0x55a28ab057e0_0;  1 drivers
v0x55a28aafaf80_0 .net "reset", 0 0, v0x55a28ab07100_0;  alias, 1 drivers
S_0x55a28aafb130 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55a28aac5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a28aafb310_0 .net "clk", 0 0, v0x55a28ab06880_0;  alias, 1 drivers
v0x55a28aafb3e0_0 .var "data", 31 0;
v0x55a28aafb4a0_0 .net "data_in", 31 0, v0x55a28aaf9a50_0;  alias, 1 drivers
v0x55a28aafb5a0_0 .net "data_out", 31 0, v0x55a28aafb3e0_0;  alias, 1 drivers
v0x55a28aafb660_0 .net "enable", 0 0, L_0x55a28ab1f760;  alias, 1 drivers
v0x55a28aafb770_0 .net "reset", 0 0, v0x55a28ab07100_0;  alias, 1 drivers
S_0x55a28aafb8c0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55a28aac5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a28aafbb20_0 .net "clk", 0 0, v0x55a28ab06880_0;  alias, 1 drivers
v0x55a28aafbc30_0 .var "data", 31 0;
v0x55a28aafbd10_0 .net "data_in", 31 0, v0x55a28aaf9c10_0;  alias, 1 drivers
v0x55a28aafbde0_0 .net "data_out", 31 0, v0x55a28aafbc30_0;  alias, 1 drivers
v0x55a28aafbea0_0 .net "enable", 0 0, L_0x55a28ab1f760;  alias, 1 drivers
v0x55a28aafbf90_0 .net "reset", 0 0, v0x55a28ab07100_0;  alias, 1 drivers
S_0x55a28aafc100 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55a28aac5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55a28ab1d1f0 .functor BUFZ 32, L_0x55a28ab1de00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28ab1e260 .functor BUFZ 32, L_0x55a28ab1e080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a28aafce80_2 .array/port v0x55a28aafce80, 2;
L_0x55a28ab1e370 .functor BUFZ 32, v0x55a28aafce80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a28aafc330_0 .net *"_ivl_0", 31 0, L_0x55a28ab1de00;  1 drivers
v0x55a28aafc430_0 .net *"_ivl_10", 6 0, L_0x55a28ab1e120;  1 drivers
L_0x7f3c578a4a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28aafc510_0 .net *"_ivl_13", 1 0, L_0x7f3c578a4a38;  1 drivers
v0x55a28aafc5d0_0 .net *"_ivl_2", 6 0, L_0x55a28ab1dea0;  1 drivers
L_0x7f3c578a49f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28aafc6b0_0 .net *"_ivl_5", 1 0, L_0x7f3c578a49f0;  1 drivers
v0x55a28aafc7e0_0 .net *"_ivl_8", 31 0, L_0x55a28ab1e080;  1 drivers
v0x55a28aafc8c0_0 .net "r_clk", 0 0, v0x55a28ab06880_0;  alias, 1 drivers
v0x55a28aafc960_0 .net "r_clk_enable", 0 0, v0x55a28ab06920_0;  alias, 1 drivers
v0x55a28aafca20_0 .net "read_data1", 31 0, L_0x55a28ab1d1f0;  alias, 1 drivers
v0x55a28aafcb00_0 .net "read_data2", 31 0, L_0x55a28ab1e260;  alias, 1 drivers
v0x55a28aafcbe0_0 .net "read_reg1", 4 0, L_0x55a28ab1c440;  alias, 1 drivers
v0x55a28aafccc0_0 .net "read_reg2", 4 0, L_0x55a28ab1c6a0;  alias, 1 drivers
v0x55a28aafcda0_0 .net "register_v0", 31 0, L_0x55a28ab1e370;  alias, 1 drivers
v0x55a28aafce80 .array "registers", 0 31, 31 0;
v0x55a28aafd450_0 .net "reset", 0 0, v0x55a28ab07100_0;  alias, 1 drivers
v0x55a28aafd4f0_0 .net "write_control", 0 0, L_0x55a28ab1cf00;  alias, 1 drivers
v0x55a28aafd5b0_0 .net "write_data", 31 0, L_0x55a28ab1da60;  alias, 1 drivers
v0x55a28aafd7a0_0 .net "write_reg", 4 0, L_0x55a28ab1cd70;  alias, 1 drivers
L_0x55a28ab1de00 .array/port v0x55a28aafce80, L_0x55a28ab1dea0;
L_0x55a28ab1dea0 .concat [ 5 2 0 0], L_0x55a28ab1c440, L_0x7f3c578a49f0;
L_0x55a28ab1e080 .array/port v0x55a28aafce80, L_0x55a28ab1e120;
L_0x55a28ab1e120 .concat [ 5 2 0 0], L_0x55a28ab1c6a0, L_0x7f3c578a4a38;
    .scope S_0x55a28aafc100;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a28aafce80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55a28aafc100;
T_1 ;
    %wait E_0x55a28aa51910;
    %load/vec4 v0x55a28aafd450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a28aafc960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55a28aafd4f0_0;
    %load/vec4 v0x55a28aafd7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55a28aafd5b0_0;
    %load/vec4 v0x55a28aafd7a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28aafce80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a28aad7880;
T_2 ;
    %wait E_0x55a28aa2b7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %load/vec4 v0x55a28aafa070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55a28aaf98e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %ix/getv 4, v0x55a28aafa230_0;
    %shiftl 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %ix/getv 4, v0x55a28aafa230_0;
    %shiftr 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %ix/getv 4, v0x55a28aafa230_0;
    %shiftr/s 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %load/vec4 v0x55a28aafa6b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %load/vec4 v0x55a28aafa6b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55a28aafa3d0_0;
    %load/vec4 v0x55a28aafa6b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55a28aafa310_0;
    %pad/s 64;
    %load/vec4 v0x55a28aafa3d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a28aaf9dd0_0, 0, 64;
    %load/vec4 v0x55a28aaf9dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a28aaf9a50_0, 0, 32;
    %load/vec4 v0x55a28aaf9dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a28aaf9c10_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %pad/u 64;
    %load/vec4 v0x55a28aafa770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a28aaf9dd0_0, 0, 64;
    %load/vec4 v0x55a28aaf9dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a28aaf9a50_0, 0, 32;
    %load/vec4 v0x55a28aaf9dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a28aaf9c10_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa3d0_0;
    %mod/s;
    %store/vec4 v0x55a28aaf9a50_0, 0, 32;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa3d0_0;
    %div/s;
    %store/vec4 v0x55a28aaf9c10_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %mod;
    %store/vec4 v0x55a28aaf9a50_0, 0, 32;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %div;
    %store/vec4 v0x55a28aaf9c10_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55a28aaf9eb0_0;
    %store/vec4 v0x55a28aaf9a50_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55a28aaf9eb0_0;
    %store/vec4 v0x55a28aaf9c10_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa3d0_0;
    %add;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %add;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %sub;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %and;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %or;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %xor;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %or;
    %inv;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa3d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55a28aaf9740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa3d0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aaf9f90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55a28aafa310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28aaf9820_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa5f0_0;
    %and;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa5f0_0;
    %or;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55a28aafa6b0_0;
    %load/vec4 v0x55a28aafa5f0_0;
    %xor;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55a28aafa5f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a28aafa880_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55a28aafa310_0;
    %load/vec4 v0x55a28aafa470_0;
    %add;
    %store/vec4 v0x55a28aaf9cf0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a28aafa880_0;
    %store/vec4 v0x55a28aafa150_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a28aafb8c0;
T_3 ;
    %wait E_0x55a28aa51910;
    %load/vec4 v0x55a28aafbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a28aafbc30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a28aafbea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a28aafbd10_0;
    %assign/vec4 v0x55a28aafbc30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a28aafb130;
T_4 ;
    %wait E_0x55a28aa51910;
    %load/vec4 v0x55a28aafb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a28aafb3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a28aafb660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55a28aafb4a0_0;
    %assign/vec4 v0x55a28aafb3e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a28aafaab0;
T_5 ;
    %wait E_0x55a28aa51910;
    %load/vec4 v0x55a28aafaf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a28aafad20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a28aafae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a28aafaea0_0;
    %assign/vec4 v0x55a28aafad20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a28aac5500;
T_6 ;
    %wait E_0x55a28aa51910;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55a28ab06240_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55a28ab043d0_0, v0x55a28ab032d0_0, v0x55a28ab05e20_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55a28ab05b10_0, v0x55a28ab05cb0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55a28ab05a40_0, v0x55a28ab05be0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55a28ab05ee0_0, v0x55a28ab06370_0, v0x55a28ab060a0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55a28ab05720_0, v0x55a28ab064e0_0, v0x55a28ab06440_0, v0x55a28ab04830_0, v0x55a28ab040a0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55a28ab039f0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a28aac5500;
T_7 ;
    %wait E_0x55a28aa533d0;
    %load/vec4 v0x55a28ab035d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55a28ab03ae0_0;
    %load/vec4 v0x55a28ab03730_0;
    %add;
    %store/vec4 v0x55a28ab057e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a28ab04490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a28ab03ae0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a28ab043d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a28ab057e0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55a28ab04530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55a28ab05a40_0;
    %store/vec4 v0x55a28ab057e0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55a28ab03ae0_0;
    %store/vec4 v0x55a28ab057e0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a28aac5500;
T_8 ;
    %wait E_0x55a28aa51910;
    %load/vec4 v0x55a28ab06240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28ab03950_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a28ab039f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a28ab03950_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a28aac4d00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28ab06880_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55a28ab06880_0;
    %inv;
    %store/vec4 v0x55a28ab06880_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55a28aac4d00;
T_10 ;
    %fork t_1, S_0x55a28aac50d0;
    %jmp t_0;
    .scope S_0x55a28aac50d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28ab07100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28ab06920_0, 0, 1;
    %wait E_0x55a28aa51910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28ab07100_0, 0, 1;
    %wait E_0x55a28aa51910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a28ab06ba0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a28aaf87f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a28aaf8a90_0, 0, 5;
    %load/vec4 v0x55a28aaf8520_0;
    %store/vec4 v0x55a28aaf8b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a28aaf85e0_0, 0, 16;
    %load/vec4 v0x55a28aaf87f0_0;
    %load/vec4 v0x55a28aaf8a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf8b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf85e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a28aaf86c0_0, 0, 32;
    %load/vec4 v0x55a28aaf86c0_0;
    %store/vec4 v0x55a28ab06f70_0, 0, 32;
    %load/vec4 v0x55a28ab06ba0_0;
    %load/vec4 v0x55a28aaf8520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55a28ab06ba0_0, 0, 32;
    %wait E_0x55a28aa51910;
    %delay 2, 0;
    %load/vec4 v0x55a28ab06c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55a28ab06ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55a28aaf8520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a28aaf87f0_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a28aaf8440_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a28aaf8c50_0, 0, 5;
    %load/vec4 v0x55a28aaf8520_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55a28aaf8a90_0, 0, 5;
    %load/vec4 v0x55a28aaf8520_0;
    %store/vec4 v0x55a28aaf8b70_0, 0, 5;
    %load/vec4 v0x55a28aaf8520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55a28aaf89b0_0, 0, 5;
    %load/vec4 v0x55a28aaf87f0_0;
    %load/vec4 v0x55a28aaf8a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf8b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf89b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf8c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf8440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a28aaf88d0_0, 0, 32;
    %load/vec4 v0x55a28aaf88d0_0;
    %store/vec4 v0x55a28ab06f70_0, 0, 32;
    %wait E_0x55a28aa51910;
    %delay 2, 0;
    %load/vec4 v0x55a28aaf8520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a28aaf8d30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55a28aaf87f0_0, 0, 6;
    %load/vec4 v0x55a28aaf8520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55a28aaf8a90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a28aaf8b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a28aaf85e0_0, 0, 16;
    %load/vec4 v0x55a28aaf87f0_0;
    %load/vec4 v0x55a28aaf8a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf8b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a28aaf85e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a28aaf86c0_0, 0, 32;
    %load/vec4 v0x55a28aaf86c0_0;
    %store/vec4 v0x55a28ab06f70_0, 0, 32;
    %wait E_0x55a28aa51910;
    %delay 2, 0;
    %load/vec4 v0x55a28aaf8520_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55a28aaf8d30_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55a28aaf8d30_0;
    %load/vec4 v0x55a28aaf8520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %sub;
    %store/vec4 v0x55a28aaf8340_0, 0, 32;
    %load/vec4 v0x55a28aaf8d30_0;
    %load/vec4 v0x55a28aaf8520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55a28aaf8d30_0, 0, 32;
    %load/vec4 v0x55a28ab07010_0;
    %load/vec4 v0x55a28aaf8340_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55a28aaf8340_0, v0x55a28ab07010_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55a28aaf8520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a28aaf8520_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55a28aac4d00;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/subu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
