// Seed: 1794602409
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10
    , id_13,
    output uwire id_11
);
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1
    , id_13,
    input tri1 id_2,
    input wor id_3,
    input tri module_1,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11
);
  supply1 id_14;
  and (id_10, id_1, id_11, id_8, id_7, id_6, id_13, id_5, id_14, id_3);
  wire id_15;
  assign id_10 = ~id_11;
  module_0(
      id_8, id_3, id_14, id_9, id_14, id_9, id_14, id_14, id_3, id_2, id_5, id_10
  );
  wire id_16;
  assign id_14 = id_6;
  assign id_13 = 1 ==? 1;
endmodule
