Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:56:11 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_54_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Delay1No36_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree2_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.924ns (27.467%)  route 2.440ns (72.533%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.599 - 4.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.366ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.239ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=11240, routed)       2.249     3.186    Delay1No36_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y195       FDCE                                         r  Delay1No36_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y195       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.265 r  Delay1No36_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.416     3.681    Delay1No35_instance/Y_reg[33]_0[2]
    SLICE_X127Y213       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.779 r  Delay1No35_instance/geqOp_carry_i_15__9/O
                         net (fo=1, routed)           0.009     3.788    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X127Y213       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.974 r  Sum1Tree2_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.000    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.015 r  Sum1Tree2_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.041    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y215       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.093 r  Sum1Tree2_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.372     4.465    Delay1No36_instance/CO[0]
    SLICE_X126Y216       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.562 f  Delay1No36_instance/shiftedFracY_d1[12]_i_4__9/O
                         net (fo=3, routed)           0.234     4.796    Delay1No35_instance/Y_reg[23]_0[0]
    SLICE_X126Y217       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.921 f  Delay1No35_instance/shiftedFracY_d1[32]_i_9__9/O
                         net (fo=3, routed)           0.229     5.150    Delay1No35_instance/shiftedFracY_d1[32]_i_9__9_n_0
    SLICE_X127Y217       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.247 r  Delay1No35_instance/shiftedFracY_d1[49]_i_7__9/O
                         net (fo=32, routed)          0.483     5.730    Delay1No36_instance/Y_reg[23]_0
    SLICE_X126Y207       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     5.782 r  Delay1No36_instance/shiftedFracY_d1[8]_i_3__9/O
                         net (fo=4, routed)           0.236     6.018    Delay1No36_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X127Y207       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.141 r  Delay1No36_instance/shiftedFracY_d1[8]_i_1__9/O
                         net (fo=2, routed)           0.409     6.550    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X123Y208       FDRE                                         r  Sum1Tree2_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=11240, routed)       1.952     6.599    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y208       FDRE                                         r  Sum1Tree2_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.454     7.053    
                         clock uncertainty           -0.035     7.017    
    SLICE_X123Y208       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.042    Sum1Tree2_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.492    




