<stg><name>VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_934, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc73.9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc73.9.i.i.i:0 %j_32 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc73.9.i.i.i:1 %icmp_ln225 = icmp_eq  i4 %j_32, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc73.9.i.i.i:2 %empty_2213 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_2213"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc73.9.i.i.i:3 %add_ln225 = add i4 %j_32, i4 1

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc73.9.i.i.i:4 %br_ln225 = br i1 %icmp_ln225, void %for.inc73.9.split.i.i.i, void %VITIS_LOOP_225_4_proc53.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
for.inc73.9.split.i.i.i:0 %zext_ln225 = zext i4 %j_32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc73.9.split.i.i.i:4 %add_ln227 = add i12 %tmp, i12 %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="12">
<![CDATA[
for.inc73.9.split.i.i.i:5 %zext_ln886 = zext i12 %add_ln227

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.9.split.i.i.i:6 %C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln886

]]></Node>
<StgValue><ssdm name="C_9_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="12">
<![CDATA[
for.inc73.9.split.i.i.i:7 %C_9_load = load i12 %C_9_addr

]]></Node>
<StgValue><ssdm name="C_9_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc73.9.split.i.i.i:10 %store_ln225 = store i4 %add_ln225, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc73.9.split.i.i.i:3 %tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_934

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="12">
<![CDATA[
for.inc73.9.split.i.i.i:7 %C_9_load = load i12 %C_9_addr

]]></Node>
<StgValue><ssdm name="C_9_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc73.9.split.i.i.i:8 %add_ln886 = add i24 %C_9_load, i24 %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
VITIS_LOOP_225_4_proc53.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc73.9.split.i.i.i:1 %specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln226"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc73.9.split.i.i.i:2 %specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln225"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc73.9.split.i.i.i:9 %store_ln886 = store i24 %add_ln886, i12 %C_9_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc73.9.split.i.i.i:11 %br_ln225 = br void %for.inc73.9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
