{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 15:24:20 2011 " "Info: Processing started: Wed Mar 16 15:24:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10 " "Info: Assuming node \"Clk_10\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10K " "Info: Assuming node \"Clk_10K\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10K" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50K " "Info: Assuming node \"Clk_50K\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50K" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 memory lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] register lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 235.18 MHz 4.252 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 235.18 MHz between source memory \"lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]\" and destination register \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]\" (period= 4.252 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.627 ns + Longest memory register " "Info: + Longest memory to register delay is 3.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.052 ns) 0.052 ns lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] 1 MEM M9K_X22_Y21_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.432 ns) 1.322 ns inst147~0 2 COMB LCCOMB_X21_Y22_N28 4 " "Info: 2: + IC(0.838 ns) + CELL(0.432 ns) = 1.322 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 4; COMB Node = 'inst147~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1376 2240 2304 1424 "inst147" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.155 ns) 1.882 ns inst131 3 COMB LCCOMB_X20_Y22_N0 2 " "Info: 3: + IC(0.405 ns) + CELL(0.155 ns) = 1.882 ns; Loc. = LCCOMB_X20_Y22_N0; Fanout = 2; COMB Node = 'inst131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { inst147~0 inst131 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1312 2336 2400 1360 "inst131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.155 ns) 2.286 ns inst3 4 COMB LCCOMB_X20_Y22_N2 14 " "Info: 4: + IC(0.249 ns) + CELL(0.155 ns) = 2.286 ns; Loc. = LCCOMB_X20_Y22_N2; Fanout = 14; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { inst131 inst3 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 656 1064 1128 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.155 ns) 2.684 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~0 5 COMB LCCOMB_X20_Y22_N30 13 " "Info: 5: + IC(0.243 ns) + CELL(0.155 ns) = 2.684 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 13; COMB Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { inst3 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.708 ns) 3.627 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 6 REG FF_X20_Y22_N5 7 " "Info: 6: + IC(0.235 ns) + CELL(0.708 ns) = 3.627 ns; Loc. = FF_X20_Y22_N5; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 45.69 % ) " "Info: Total cell delay = 1.657 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.970 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 inst131 inst3 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} inst147~0 {} inst131 {} inst3 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.838ns 0.405ns 0.249ns 0.243ns 0.235ns } { 0.052ns 0.432ns 0.155ns 0.155ns 0.155ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.347 ns - Smallest " "Info: - Smallest clock skew is -0.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.824 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.824 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X20_Y22_N5 7 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X20_Y22_N5; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.72 % ) " "Info: Total cell delay = 1.517 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.28 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.171 ns - Longest memory " "Info: - Longest clock path from clock \"Clk_100\" to source memory is 3.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.956 ns) 3.171 ns lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] 4 MEM M9K_X22_Y21_N0 5 " "Info: 4: + IC(1.137 ns) + CELL(0.956 ns) = 3.171 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 58.66 % ) " "Info: Total cell delay = 1.860 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 41.34 % ) " "Info: Total interconnect delay = 1.311 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.956ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.956ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.296 ns + " "Info: + Micro clock to output delay of source is 0.296 ns" {  } { { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_uaj.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 inst131 inst3 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} inst147~0 {} inst131 {} inst3 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.838ns 0.405ns 0.249ns 0.243ns 0.235ns } { 0.052ns 0.432ns 0.155ns 0.155ns 0.155ns 0.708ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.956ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10 register register inst116 inst30 250.0 MHz Internal " "Info: Clock \"Clk_10\" Internal fmax is restricted to 250.0 MHz between source register \"inst116\" and destination register \"inst30\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.017 ns + Longest register register " "Info: + Longest register to register delay is 3.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst116 1 REG FF_X21_Y22_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y22_N17; Fanout = 7; REG Node = 'inst116'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst116 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1296 688 752 1376 "inst116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.155 ns) 0.976 ns inst81 2 COMB LCCOMB_X26_Y22_N12 2 " "Info: 2: + IC(0.821 ns) + CELL(0.155 ns) = 0.976 ns; Loc. = LCCOMB_X26_Y22_N12; Fanout = 2; COMB Node = 'inst81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { inst116 inst81 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 680 2448 2496 712 "inst81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.396 ns) 1.672 ns inst139~1 3 COMB LCCOMB_X26_Y22_N4 1 " "Info: 3: + IC(0.300 ns) + CELL(0.396 ns) = 1.672 ns; Loc. = LCCOMB_X26_Y22_N4; Fanout = 1; COMB Node = 'inst139~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { inst81 inst139~1 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 720 784 696 "inst139" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.287 ns) 2.195 ns inst139~2 4 COMB LCCOMB_X26_Y22_N28 5 " "Info: 4: + IC(0.236 ns) + CELL(0.287 ns) = 2.195 ns; Loc. = LCCOMB_X26_Y22_N28; Fanout = 5; COMB Node = 'inst139~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { inst139~1 inst139~2 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 720 784 696 "inst139" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.402 ns) 2.913 ns inst30~0 5 COMB LCCOMB_X26_Y22_N30 1 " "Info: 5: + IC(0.316 ns) + CELL(0.402 ns) = 2.913 ns; Loc. = LCCOMB_X26_Y22_N30; Fanout = 1; COMB Node = 'inst30~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { inst139~2 inst30~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -48 248 312 32 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 3.017 ns inst30 6 REG FF_X26_Y22_N31 16 " "Info: 6: + IC(0.000 ns) + CELL(0.104 ns) = 3.017 ns; Loc. = FF_X26_Y22_N31; Fanout = 16; REG Node = 'inst30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst30~0 inst30 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -48 248 312 32 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 44.55 % ) " "Info: Total cell delay = 1.344 ns ( 44.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 55.45 % ) " "Info: Total interconnect delay = 1.673 ns ( 55.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { inst116 inst81 inst139~1 inst139~2 inst30~0 inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.017 ns" { inst116 {} inst81 {} inst139~1 {} inst139~2 {} inst30~0 {} inst30 {} } { 0.000ns 0.821ns 0.300ns 0.236ns 0.316ns 0.000ns } { 0.000ns 0.155ns 0.396ns 0.287ns 0.402ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G2 69 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.613 ns) 2.828 ns inst30 4 REG FF_X26_Y22_N31 16 " "Info: 4: + IC(1.137 ns) + CELL(0.613 ns) = 2.828 ns; Loc. = FF_X26_Y22_N31; Fanout = 16; REG Node = 'inst30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { Clk_10~inputclkctrl inst30 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -48 248 312 32 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.64 % ) " "Info: Total cell delay = 1.517 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst30 {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.825 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10\" to source register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G2 69 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.613 ns) 2.825 ns inst116 4 REG FF_X21_Y22_N17 7 " "Info: 4: + IC(1.134 ns) + CELL(0.613 ns) = 2.825 ns; Loc. = FF_X21_Y22_N17; Fanout = 7; REG Node = 'inst116'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { Clk_10~inputclkctrl inst116 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1296 688 752 1376 "inst116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.70 % ) " "Info: Total cell delay = 1.517 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 46.30 % ) " "Info: Total interconnect delay = 1.308 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst116 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst116 {} } { 0.000ns 0.000ns 0.174ns 1.134ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst30 {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst116 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst116 {} } { 0.000ns 0.000ns 0.174ns 1.134ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1296 688 752 1376 "inst116" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -48 248 312 32 "inst30" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { inst116 inst81 inst139~1 inst139~2 inst30~0 inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.017 ns" { inst116 {} inst81 {} inst139~1 {} inst139~2 {} inst30~0 {} inst30 {} } { 0.000ns 0.821ns 0.300ns 0.236ns 0.316ns 0.000ns } { 0.000ns 0.155ns 0.396ns 0.287ns 0.402ns 0.104ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst30 {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst116 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst116 {} } { 0.000ns 0.000ns 0.174ns 1.134ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst30 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst30 {} } {  } {  } "" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -48 248 312 32 "inst30" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10K register register lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] inst123 250.0 MHz Internal " "Info: Clock \"Clk_10K\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]\" and destination register \"inst123\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.308 ns + Longest register register " "Info: + Longest register to register delay is 2.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X28_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y9_N5; Fanout = 2; REG Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.509 ns) 0.876 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y9_N4 2 " "Info: 2: + IC(0.367 ns) + CELL(0.509 ns) = 0.876 ns; Loc. = LCCOMB_X28_Y9_N4; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.942 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y9_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.942 ns; Loc. = LCCOMB_X28_Y9_N6; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.008 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.008 ns; Loc. = LCCOMB_X28_Y9_N8; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.074 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y9_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.074 ns; Loc. = LCCOMB_X28_Y9_N10; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.140 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y9_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.140 ns; Loc. = LCCOMB_X28_Y9_N12; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.206 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y9_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.206 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.272 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y9_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.272 ns; Loc. = LCCOMB_X28_Y9_N16; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.338 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y9_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.338 ns; Loc. = LCCOMB_X28_Y9_N18; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.404 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y9_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.404 ns; Loc. = LCCOMB_X28_Y9_N20; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.470 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y9_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.470 ns; Loc. = LCCOMB_X28_Y9_N22; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.536 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y9_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.536 ns; Loc. = LCCOMB_X28_Y9_N24; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.602 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y9_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.602 ns; Loc. = LCCOMB_X28_Y9_N26; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.668 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y9_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.668 ns; Loc. = LCCOMB_X28_Y9_N28; Fanout = 1; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.204 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~0 15 COMB LCCOMB_X28_Y9_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.536 ns) = 2.204 ns; Loc. = LCCOMB_X28_Y9_N30; Fanout = 1; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.308 ns inst123 16 REG FF_X28_Y9_N31 3 " "Info: 16: + IC(0.000 ns) + CELL(0.104 ns) = 2.308 ns; Loc. = FF_X28_Y9_N31; Fanout = 3; REG Node = 'inst123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 208 1000 1064 288 "inst123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns ( 84.10 % ) " "Info: Total cell delay = 1.941 ns ( 84.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.367 ns ( 15.90 % ) " "Info: Total interconnect delay = 0.367 ns ( 15.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 {} inst123 {} } { 0.000ns 0.367ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10K destination 2.824 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10K\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10K 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10K~input 2 COMB IOIBUF_X0_Y16_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10K Clk_10K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10K~inputclkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10K~input Clk_10K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.824 ns inst123 4 REG FF_X28_Y9_N31 3 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X28_Y9_N31; Fanout = 3; REG Node = 'inst123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 208 1000 1064 288 "inst123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.72 % ) " "Info: Total cell delay = 1.517 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.28 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10K source 2.824 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10K\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10K 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10K~input 2 COMB IOIBUF_X0_Y16_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10K Clk_10K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10K~inputclkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10K~input Clk_10K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.824 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X28_Y9_N5 2 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X28_Y9_N5; Fanout = 2; REG Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.72 % ) " "Info: Total cell delay = 1.517 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.28 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_3nl.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 208 1000 1064 288 "inst123" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 {} inst123 {} } { 0.000ns 0.367ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst123 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst123 {} } {  } {  } "" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 208 1000 1064 288 "inst123" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_50K register register inst148 inst149 250.0 MHz Internal " "Info: Clock \"Clk_50K\" Internal fmax is restricted to 250.0 MHz between source register \"inst148\" and destination register \"inst149\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.741 ns + Longest register register " "Info: + Longest register to register delay is 0.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst148 1 REG FF_X26_Y22_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y22_N15; Fanout = 1; REG Node = 'inst148'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst148 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2344 2408 1544 "inst148" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.406 ns) 0.741 ns inst149 2 REG FF_X26_Y22_N9 1 " "Info: 2: + IC(0.335 ns) + CELL(0.406 ns) = 0.741 ns; Loc. = FF_X26_Y22_N9; Fanout = 1; REG Node = 'inst149'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { inst148 inst149 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2464 2528 1544 "inst149" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.406 ns ( 54.79 % ) " "Info: Total cell delay = 0.406 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.335 ns ( 45.21 % ) " "Info: Total interconnect delay = 0.335 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { inst148 inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.741 ns" { inst148 {} inst149 {} } { 0.000ns 0.335ns } { 0.000ns 0.406ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50K destination 2.773 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50K\" to destination register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50K 1 CLK PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'Clk_50K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Clk_50K~input 2 COMB IOIBUF_X27_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N15; Fanout = 1; COMB Node = 'Clk_50K~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Clk_50K Clk_50K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.047 ns Clk_50K~inputclkctrl 3 COMB CLKCTRL_G19 2 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.047 ns; Loc. = CLKCTRL_G19; Fanout = 2; COMB Node = 'Clk_50K~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50K~input Clk_50K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.613 ns) 2.773 ns inst149 4 REG FF_X26_Y22_N9 1 " "Info: 4: + IC(1.113 ns) + CELL(0.613 ns) = 2.773 ns; Loc. = FF_X26_Y22_N9; Fanout = 1; REG Node = 'inst149'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Clk_50K~inputclkctrl inst149 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2464 2528 1544 "inst149" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 53.59 % ) " "Info: Total cell delay = 1.486 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst149 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50K source 2.773 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50K\" to source register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50K 1 CLK PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'Clk_50K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Clk_50K~input 2 COMB IOIBUF_X27_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N15; Fanout = 1; COMB Node = 'Clk_50K~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Clk_50K Clk_50K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.047 ns Clk_50K~inputclkctrl 3 COMB CLKCTRL_G19 2 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.047 ns; Loc. = CLKCTRL_G19; Fanout = 2; COMB Node = 'Clk_50K~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50K~input Clk_50K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.613 ns) 2.773 ns inst148 4 REG FF_X26_Y22_N15 1 " "Info: 4: + IC(1.113 ns) + CELL(0.613 ns) = 2.773 ns; Loc. = FF_X26_Y22_N15; Fanout = 1; REG Node = 'inst148'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Clk_50K~inputclkctrl inst148 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2344 2408 1544 "inst148" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 53.59 % ) " "Info: Total cell delay = 1.486 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst148 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst148 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst149 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst148 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst148 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2344 2408 1544 "inst148" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2464 2528 1544 "inst149" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { inst148 inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.741 ns" { inst148 {} inst149 {} } { 0.000ns 0.335ns } { 0.000ns 0.406ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst149 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { Clk_50K Clk_50K~input Clk_50K~inputclkctrl inst148 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { Clk_50K {} Clk_50K~input {} Clk_50K~inputclkctrl {} inst148 {} } { 0.000ns 0.000ns 0.174ns 1.113ns } { 0.000ns 0.873ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst149 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst149 {} } {  } {  } "" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 2464 2528 1544 "inst149" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\] Addr\[3\] Wr_n 5.186 ns register " "Info: tsu for register \"lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"Addr\[3\]\", clock pin = \"Wr_n\") is 5.186 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.035 ns + Longest pin register " "Info: + Longest pin to register delay is 8.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Addr\[3\] 1 PIN PIN_V15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V15; Fanout = 1; PIN Node = 'Addr\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Addr\[3\]~input 2 COMB IOIBUF_X38_Y0_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOIBUF_X38_Y0_N22; Fanout = 2; COMB Node = 'Addr\[3\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Addr[3] Addr[3]~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.287 ns) 5.292 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode179w\[3\]~0 3 COMB LCCOMB_X26_Y11_N6 4 " "Info: 3: + IC(4.112 ns) + CELL(0.287 ns) = 5.292 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 4; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode179w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/decode_svf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.417 ns) 6.037 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode108w\[3\]~0 4 COMB LCCOMB_X26_Y11_N30 13 " "Info: 4: + IC(0.328 ns) + CELL(0.417 ns) = 6.037 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 13; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode108w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/decode_svf.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.708 ns) 8.035 ns lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG FF_X30_Y13_N17 1 " "Info: 5: + IC(1.290 ns) + CELL(0.708 ns) = 8.035 ns; Loc. = FF_X30_Y13_N17; Fanout = 1; REG Node = 'lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.305 ns ( 28.69 % ) " "Info: Total cell delay = 2.305 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 71.31 % ) " "Info: Total interconnect delay = 5.730 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.035 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 {} lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.112ns 0.328ns 1.290ns } { 0.000ns 0.893ns 0.287ns 0.417ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.831 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 2; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G4 156 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 156; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.613 ns) 2.831 ns lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG FF_X30_Y13_N17 1 " "Info: 4: + IC(1.140 ns) + CELL(0.613 ns) = 2.831 ns; Loc. = FF_X30_Y13_N17; Fanout = 1; REG Node = 'lpm_dff4:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { Wr_n~inputclkctrl lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.59 % ) " "Info: Total cell delay = 1.517 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.314 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.174ns 1.140ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.035 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0 {} lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.112ns 0.328ns 1.290ns } { 0.000ns 0.893ns 0.287ns 0.417ns 0.708ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.174ns 1.140ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 P_Cycle_Start lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] 13.011 ns memory " "Info: tco from clock \"Clk_100\" to destination pin \"P_Cycle_Start\" through memory \"lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]\" is 13.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.171 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_100\" to source memory is 3.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.956 ns) 3.171 ns lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] 4 MEM M9K_X22_Y21_N0 5 " "Info: 4: + IC(1.137 ns) + CELL(0.956 ns) = 3.171 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 58.66 % ) " "Info: Total cell delay = 1.860 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 41.34 % ) " "Info: Total interconnect delay = 1.311 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.956ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.296 ns + " "Info: + Micro clock to output delay of source is 0.296 ns" {  } { { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.544 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.052 ns) 0.052 ns lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\] 1 MEM M9K_X22_Y21_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.432 ns) 1.322 ns inst147~0 2 COMB LCCOMB_X21_Y22_N28 4 " "Info: 2: + IC(0.838 ns) + CELL(0.432 ns) = 1.322 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 4; COMB Node = 'inst147~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1376 2240 2304 1424 "inst147" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.360 ns) 2.750 ns inst98~0 3 COMB LCCOMB_X26_Y22_N10 1 " "Info: 3: + IC(1.068 ns) + CELL(0.360 ns) = 2.750 ns; Loc. = LCCOMB_X26_Y22_N10; Fanout = 1; COMB Node = 'inst98~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { inst147~0 inst98~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1240 2192 2256 1288 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.285 ns) 3.414 ns inst98 4 COMB LCCOMB_X26_Y22_N2 3 " "Info: 4: + IC(0.379 ns) + CELL(0.285 ns) = 3.414 ns; Loc. = LCCOMB_X26_Y22_N2; Fanout = 3; COMB Node = 'inst98'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { inst98~0 inst98 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1240 2192 2256 1288 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.155 ns) 3.842 ns inst150 5 COMB LCCOMB_X26_Y22_N0 2 " "Info: 5: + IC(0.273 ns) + CELL(0.155 ns) = 3.842 ns; Loc. = LCCOMB_X26_Y22_N0; Fanout = 2; COMB Node = 'inst150'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { inst98 inst150 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 808 1304 1368 856 "inst150" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(3.561 ns) 9.544 ns P_Cycle_Start~output 6 COMB IOOBUF_X0_Y26_N16 1 " "Info: 6: + IC(2.141 ns) + CELL(3.561 ns) = 9.544 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'P_Cycle_Start~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { inst150 P_Cycle_Start~output } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1264 2528 2704 1280 "P_Cycle_Start" "" } { -40 184 255 -24 "P_Cycle_Start" "" } { 816 1368 1471 832 "P_Cycle_Start" "" } { 24 352 423 40 "P_Cycle_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.544 ns P_Cycle_Start 7 PIN PIN_F3 0 " "Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 9.544 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'P_Cycle_Start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { P_Cycle_Start~output P_Cycle_Start } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1264 2528 2704 1280 "P_Cycle_Start" "" } { -40 184 255 -24 "P_Cycle_Start" "" } { 816 1368 1471 832 "P_Cycle_Start" "" } { 24 352 423 40 "P_Cycle_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.845 ns ( 50.76 % ) " "Info: Total cell delay = 4.845 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 49.24 % ) " "Info: Total interconnect delay = 4.699 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.544 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 inst98~0 inst98 inst150 P_Cycle_Start~output P_Cycle_Start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.544 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} inst147~0 {} inst98~0 {} inst98 {} inst150 {} P_Cycle_Start~output {} P_Cycle_Start {} } { 0.000ns 0.838ns 1.068ns 0.379ns 0.273ns 2.141ns 0.000ns } { 0.052ns 0.432ns 0.360ns 0.285ns 0.155ns 3.561ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.956ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.544 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] inst147~0 inst98~0 inst98 inst150 P_Cycle_Start~output P_Cycle_Start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.544 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3] {} inst147~0 {} inst98~0 {} inst98 {} inst150 {} P_Cycle_Start~output {} P_Cycle_Start {} } { 0.000ns 0.838ns 1.068ns 0.379ns 0.273ns 2.141ns 0.000ns } { 0.052ns 0.432ns 0.360ns 0.285ns 0.155ns 3.561ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Exposure_Start P_Cycle_Start 11.282 ns Longest " "Info: Longest tpd from source pin \"Exposure_Start\" to destination pin \"P_Cycle_Start\" is 11.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Exposure_Start 1 PIN PIN_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N11; Fanout = 1; PIN Node = 'Exposure_Start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exposure_Start } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1648 -16 152 1664 "Exposure_Start" "" } { 1552 1448 1552 1568 "Exposure_Start" "" } { 784 960 1043 800 "Exposure_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Exposure_Start~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'Exposure_Start~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Exposure_Start Exposure_Start~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1648 -16 152 1664 "Exposure_Start" "" } { 1552 1448 1552 1568 "Exposure_Start" "" } { 784 960 1043 800 "Exposure_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.422 ns) + CELL(0.285 ns) 5.580 ns inst150 3 COMB LCCOMB_X26_Y22_N0 2 " "Info: 3: + IC(4.422 ns) + CELL(0.285 ns) = 5.580 ns; Loc. = LCCOMB_X26_Y22_N0; Fanout = 2; COMB Node = 'inst150'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.707 ns" { Exposure_Start~input inst150 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 808 1304 1368 856 "inst150" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(3.561 ns) 11.282 ns P_Cycle_Start~output 4 COMB IOOBUF_X0_Y26_N16 1 " "Info: 4: + IC(2.141 ns) + CELL(3.561 ns) = 11.282 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'P_Cycle_Start~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { inst150 P_Cycle_Start~output } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1264 2528 2704 1280 "P_Cycle_Start" "" } { -40 184 255 -24 "P_Cycle_Start" "" } { 816 1368 1471 832 "P_Cycle_Start" "" } { 24 352 423 40 "P_Cycle_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.282 ns P_Cycle_Start 5 PIN PIN_F3 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 11.282 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'P_Cycle_Start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { P_Cycle_Start~output P_Cycle_Start } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1264 2528 2704 1280 "P_Cycle_Start" "" } { -40 184 255 -24 "P_Cycle_Start" "" } { 816 1368 1471 832 "P_Cycle_Start" "" } { 24 352 423 40 "P_Cycle_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.719 ns ( 41.83 % ) " "Info: Total cell delay = 4.719 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.563 ns ( 58.17 % ) " "Info: Total interconnect delay = 6.563 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.282 ns" { Exposure_Start Exposure_Start~input inst150 P_Cycle_Start~output P_Cycle_Start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.282 ns" { Exposure_Start {} Exposure_Start~input {} inst150 {} P_Cycle_Start~output {} P_Cycle_Start {} } { 0.000ns 0.000ns 4.422ns 2.141ns 0.000ns } { 0.000ns 0.873ns 0.285ns 3.561ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst50 DC_Hold Clk_10K 0.631 ns register " "Info: th for register \"inst50\" (data pin = \"DC_Hold\", clock pin = \"Clk_10K\") is 0.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10K destination 2.824 ns + Longest register " "Info: + Longest clock path from clock \"Clk_10K\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10K 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10K~input 2 COMB IOIBUF_X0_Y16_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10K Clk_10K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10K~inputclkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10K~input Clk_10K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.824 ns inst50 4 REG FF_X27_Y9_N9 9 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X27_Y9_N9; Fanout = 9; REG Node = 'inst50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_10K~inputclkctrl inst50 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1720 216 280 1800 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.72 % ) " "Info: Total cell delay = 1.517 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.28 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst50 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst50 {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1720 216 280 1800 "inst50" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC_Hold 1 PIN PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'DC_Hold'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC_Hold } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1840 -8 160 1856 "DC_Hold" "" } { 1720 -8 56 1736 "DC_Hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns DC_Hold~input 2 COMB IOIBUF_X27_Y0_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N8; Fanout = 1; COMB Node = 'DC_Hold~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { DC_Hold DC_Hold~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1840 -8 160 1856 "DC_Hold" "" } { 1720 -8 56 1736 "DC_Hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.425 ns) 2.275 ns inst50~1 3 COMB LCCOMB_X27_Y9_N8 1 " "Info: 3: + IC(0.977 ns) + CELL(0.425 ns) = 2.275 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 1; COMB Node = 'inst50~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { DC_Hold~input inst50~1 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1720 216 280 1800 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.379 ns inst50 4 REG FF_X27_Y9_N9 9 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 2.379 ns; Loc. = FF_X27_Y9_N9; Fanout = 9; REG Node = 'inst50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst50~1 inst50 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1720 216 280 1800 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.402 ns ( 58.93 % ) " "Info: Total cell delay = 1.402 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 41.07 % ) " "Info: Total interconnect delay = 0.977 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { DC_Hold DC_Hold~input inst50~1 inst50 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { DC_Hold {} DC_Hold~input {} inst50~1 {} inst50 {} } { 0.000ns 0.000ns 0.977ns 0.000ns } { 0.000ns 0.873ns 0.425ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst50 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst50 {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { DC_Hold DC_Hold~input inst50~1 inst50 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { DC_Hold {} DC_Hold~input {} inst50~1 {} inst50 {} } { 0.000ns 0.000ns 0.977ns 0.000ns } { 0.000ns 0.873ns 0.425ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 15:24:23 2011 " "Info: Processing ended: Wed Mar 16 15:24:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
