arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	routed_wirelength	avg_routed_wirelength	routed_wiresegment	avg_routed_wiresegment	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	collapsed_nodes	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	create_intra_cluster_rr_graph_time	adding_internal_edges	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	tile_lookahead_computation_time	router_lookahead_computation_time	
3d_full_OPIN_inter_die_stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	common_-sdc_file_sdc/samples/neuron_stratixiv_arch_timing.sdc_-read_vpr_constraints_tasks/regression_tests/vtr_reg_nightly_test5/vpr_tight_floorplan_3d/one_big_partition.xml	491.90	vpr	2.95 GiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	42	-1	-1	success	5160a12-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-47-generic x86_64	2025-06-17T12:01:36	agent-2	/home/pooladam/actions-runner/_work/vtr-verilog-to-routing/vtr-verilog-to-routing	3094072	42	35	119888	86875	1	50979	3430	92	68	12512	-1	neuron3d	1853.4 MiB	138.89	1.66245e+06	472549	2873446	1027404	1796104	49938	3021.6 MiB	143.76	1.12	9.99747	7.87491	-73951.5	-6.87491	5.23067	0.13	0.345355	0.299884	42.7835	35.9401	-1	-1	-1	-1	666223	13.0812	146519	2.87687	102126	172902	114651587	28444333	0	0	2.71615e+08	21708.4	14	3654284	49272372	-1	8.11753	5.89394	-107701	-7.11753	0	0	81.60	-1	-1	3021.6 MiB	41.80	59.2579	51.0166	3021.6 MiB	-1	29.38	
3d_full_OPIN_inter_die_stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	common_-sdc_file_sdc/samples/neuron_stratixiv_arch_timing.sdc_-read_vpr_constraints_tasks/regression_tests/vtr_reg_nightly_test5/vpr_tight_floorplan_3d/half_blocks_right_left.xml	492.42	vpr	2.95 GiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	42	-1	-1	success	5160a12-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-47-generic x86_64	2025-06-17T12:01:36	agent-2	/home/pooladam/actions-runner/_work/vtr-verilog-to-routing/vtr-verilog-to-routing	3092900	42	35	119888	86875	1	50971	3452	92	68	12512	-1	neuron3d	1852.4 MiB	140.90	1.41044e+06	472015	2976344	1069933	1808329	98082	3020.4 MiB	145.00	1.11	10.5484	7.66409	-73000.4	-6.66409	6.244	0.12	0.346876	0.29565	44.0732	37.1413	-1	-1	-1	-1	664815	13.0556	146572	2.87836	100057	168774	108620515	27132428	0	0	2.71615e+08	21708.4	14	3654284	49272372	-1	7.81334	6.59256	-103110	-6.81334	0	0	82.53	-1	-1	3020.4 MiB	39.87	60.1931	51.8491	3020.4 MiB	-1	29.22	
3d_full_OPIN_inter_die_stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	common_-sdc_file_sdc/samples/neuron_stratixiv_arch_timing.sdc_-read_vpr_constraints_tasks/regression_tests/vtr_reg_nightly_test5/vpr_tight_floorplan_3d/half_blocks_up_down.xml	475.29	vpr	2.95 GiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	42	-1	-1	success	5160a12-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-47-generic x86_64	2025-06-17T12:01:36	agent-2	/home/pooladam/actions-runner/_work/vtr-verilog-to-routing/vtr-verilog-to-routing	3091860	42	35	119888	86875	1	50971	3452	92	68	12512	-1	neuron3d	1851.6 MiB	138.70	1.63087e+06	487205	2950266	1019653	1447495	483118	3019.4 MiB	133.15	1.05	10.0154	7.70882	-75863.5	-6.70882	5.11565	0.12	0.345617	0.295041	42.9738	36.1322	-1	-1	-1	-1	683926	13.4309	147587	2.89830	102200	173445	114895546	29650967	0	0	2.71615e+08	21708.4	14	3654284	49272372	-1	8.19565	5.26195	-105130	-7.19565	0	0	80.47	-1	-1	3019.4 MiB	40.97	58.8186	50.6168	3019.4 MiB	-1	28.92	
