Warning (10268): Verilog HDL information at pwm_basico.v(30): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM test/pwm_basico.v Line: 30
