*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_PREADD_FIR_A]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_PREADD_FIR_A
{
    parameter
    (
        string GRS_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string SYNC_RST = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string INREG_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string OUTREG_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit OPCD_DYN_SEL = 1'b0,
        bit OPCD_CPI_SEL = 1'b0,
        string INREG_Z1_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit INPUT_OP[7:0] = 8'b11000110,
        bit DYN_OP_SEL[7:0] = 8'b11111111
    );

    port
    (
        output CYO[17:0],
        output CYO_SIGNED,
        output CZO[17:0],
        output CZO_SIGNED,
        output CPO[63:0],
        output CPO_SIGNED,
        output P[63:0],
        input CLK /* pragma PAP_IS_CLOCK_PIN */,
        input CE,
        input RST,
        input S1,
        input S0,
        input DYN_OP[5:0],
        input Y0[17:0],
        input Y0_SIGNED,
        input Z0[17:0],
        input Z0_SIGNED,
        input H0[17:0],
        input H0_SIGNED,
        input Y1[17:0],
        input Y1_SIGNED,
        input Z1[17:0],
        input Z1_SIGNED,
        input H1[17:0],
        input H1_SIGNED,
        input OPCD_CPI_DYN,
        input CYI[17:0],
        input CYI_SIGNED,
        input CZI[17:0],
        input CZI_SIGNED,
        input CPI[63:0],
        input CPI_SIGNED
    );
};
