# NOR logic gates (4001)
#
#           +----------4001----------+
# in_01  -1-|>-+---\         ignored-|-14-
#           |  | or |o-+             |
# in_02  -2-|>-+---/   |      /---+-<|-13- in_13
#           |          |  +-o| or |  |
# out_03 -3-|<---------+   |  \---+-<|-12- in_12
#           |              |         |
# out_04 -4-|<---------+  +--------->|-11- out_11
#           |          |             |
# in_05  -5-|>-+---\   |  +--------->|-10- out_10
#           |  | or |o-+  |          |
# in_06  -6-|>-+---/      |   /---+-<|-9-  in_09
#           |             +-o| or |  |
#        -7-|-ignored         \---+-<|-8-  in_08
#           +------------------------+

# in_01  -1-|>-+---\
#           |  | or |o--3---12---|>-+---\
#    -2-+---|>-+---/             |  | or |o--- 11 ---+-- out_04
#       |                  -13-+-|>-+---/          /
#       |                      |                 /
#       |                      +---------------/
# cl_03 +                                  *
#       |                      +---------------\
#       |                      |                 \
#       |                   -8-+-|>-+---\          \
#    -5-+---|>-+---\             |  | or |o--- 10 ---+-- out_05
#           |  | or |o--4--- 9---|>-+---/
# in_02  -6-|>-+---/

.chipsets:
input in_01
input in_02
clock cl_03
output out_04
output out_05
4001 gate

.links:
in_01:1 gate:1
in_02:1 gate:6
cl_03:1 gate:2
cl_03:1 gate:5
gate:12 gate:3
gate:13 gate:10
gate:9 gate:4
gate:8 gate:11
gate:11 out_04:1
gate:10 out_05:1
