// Seed: 1693395026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  output reg id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_6[-1 : 1] = 1;
  assign id_4 = 1;
  wire id_7;
  always begin : LABEL_0
    id_5 <= 1;
    id_4 <= -1'b0;
  end
  assign id_6 = id_7 <-> id_7;
endmodule
module module_1 #(
    parameter id_14 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    ._id_14(id_13)
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wor id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout reg id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_15;
  initial
    if (-1 ^ 1) begin : LABEL_0
      @* id_4 = id_2;
    end else $unsigned(14);
  ;
  logic id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_16,
      id_4,
      id_4
  );
  wire id_17;
  wire id_18;
  wire id_19, id_20;
  assign id_9 = 1;
  wire [id_14  !==  1 : 1] id_21, id_22;
endmodule
