this is an 2-stage simple rv32i core

load and store can only by word, and assumed to be aligned.

only mcycle csr implemented

1.2k lut on artix-7, up to 138MHz on -2 device

work with gcc without patch

less than 300 lines of code, in an hour for fun
