Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 13 11:06:52 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                12          
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.077    -2735.571                   1795                 6621        0.077        0.000                      0                 6621        4.500        0.000                       0                  2589  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.077    -2735.571                   1795                 6621        0.077        0.000                      0                 6621        4.500        0.000                       0                  2589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1795  Failing Endpoints,  Worst Slack       -3.077ns,  Total Violation    -2735.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][4]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][5]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 4.773ns (37.313%)  route 8.019ns (62.687%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.531    17.873    out_buff/do_push[14]_8
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.435    14.776    out_buff/i_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  out_buff/buffer_reg[14][6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.796    out_buff/buffer_reg[14][6]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -2.933ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 4.773ns (37.754%)  route 7.869ns (62.246%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.747    14.897    out_buff/port_gen[8].buff_port/o_do_push1_carry_1
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124    15.021 r  out_buff/port_gen[8].buff_port/o_do_push1_carry_i_1__25/O
                         net (fo=1, routed)           0.480    15.501    out_buff/port_gen[8].buff_port/o_do_push1_carry_i_1__25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.051 r  out_buff/port_gen[8].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.051    out_buff/port_gen[8].buff_port/o_do_push1_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.168 r  out_buff/port_gen[8].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.168    out_buff/port_gen[8].buff_port/o_do_push1_carry__0_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.285 r  out_buff/port_gen[8].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.009    16.294    out_buff/port_gen[8].buff_port/o_do_push1_carry__1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.411 r  out_buff/port_gen[8].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.635    17.046    out_buff/port_gen[8].buff_port/o_do_push1_carry__2_n_0
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.124    17.170 r  out_buff/port_gen[8].buff_port/buffer[8][7]_i_1/O
                         net (fo=8, routed)           0.553    17.723    out_buff/do_push[8]_11
    SLICE_X43Y24         FDRE                                         r  out_buff/buffer_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.430    14.771    out_buff/i_clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  out_buff/buffer_reg[8][2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.791    out_buff/buffer_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                 -2.933    

Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[14][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 4.773ns (37.870%)  route 7.831ns (62.130%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.594    14.744    out_buff/port_gen[14].buff_port/o_do_push1_carry_0
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.868 r  out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11/O
                         net (fo=1, routed)           0.490    15.358    out_buff/port_gen[14].buff_port/o_do_push1_carry_i_1__11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.908 r  out_buff/port_gen[14].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.908    out_buff/port_gen[14].buff_port/o_do_push1_carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.025 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.025    out_buff/port_gen[14].buff_port/o_do_push1_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.142 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.142    out_buff/port_gen[14].buff_port/o_do_push1_carry__1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.259 r  out_buff/port_gen[14].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.959    17.218    out_buff/port_gen[14].buff_port/o_do_push1_carry__2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    17.342 r  out_buff/port_gen[14].buff_port/buffer[14][7]_i_1/O
                         net (fo=8, routed)           0.342    17.685    out_buff/do_push[14]_8
    SLICE_X38Y30         FDRE                                         r  out_buff/buffer_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.434    14.775    out_buff/i_clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  out_buff/buffer_reg[14][7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169    14.831    out_buff/buffer_reg[14][7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -17.685    
  -------------------------------------------------------------------
                         slack                                 -2.854    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/buffer_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.606ns  (logic 4.740ns (37.600%)  route 7.866ns (62.400%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.560     5.081    acc_buff/add_core/add_gen[2].add_unit/i_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  acc_buff/add_core/add_gen[2].add_unit/o_acc_fin_reg/Q
                         net (fo=91, routed)          0.709     6.308    acc_buff/add_core/add_gen[0].add_unit/fill_reg[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54/O
                         net (fo=1, routed)           0.496     6.928    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.326 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.326    acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.440    acc_buff/add_core/add_gen[0].add_unit/curr_reg[7]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.554    acc_buff/add_core/add_gen[0].add_unit/curr_reg[11]_i_6_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.668    acc_buff/add_core/add_gen[0].add_unit/curr_reg[15]_i_6_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.782    acc_buff/add_core/add_gen[0].add_unit/curr_reg[19]_i_6_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.896    acc_buff/add_core/add_gen[0].add_unit/curr_reg[23]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.009     8.019    acc_buff/add_core/add_gen[0].add_unit/curr_reg[27]_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 f  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_34/O[0]
                         net (fo=5, routed)           0.998     9.239    acc_buff/add_core/add_gen[0].add_unit/spec_curr[28]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299     9.538 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52/O
                         net (fo=1, routed)           0.000     9.538    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.108 r  acc_buff/add_core/add_gen[0].add_unit/curr_reg[31]_i_22/CO[2]
                         net (fo=66, routed)          0.745    10.853    acc_buff/add_core/add_gen[0].add_unit/n_curr1
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.313    11.166 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43/O
                         net (fo=2, routed)           0.813    11.978    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_43_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.102 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17/O
                         net (fo=1, routed)           0.576    12.678    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_17_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5/O
                         net (fo=1, routed)           0.452    13.254    acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_5_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.378 r  acc_buff/add_core/add_gen[0].add_unit/curr[31]_i_2/O
                         net (fo=222, routed)         0.647    14.025    acc_buff/add_core/add_gen[0].add_unit/count_reg[1]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.149 f  acc_buff/add_core/add_gen[0].add_unit/delta[1]_i_2/O
                         net (fo=47, routed)          0.424    14.573    out_buff/port_gen[10].buff_port/o_do_push1_carry_1
    SLICE_X45Y26         LUT3 (Prop_lut3_I1_O)        0.124    14.697 r  out_buff/port_gen[10].buff_port/o_do_push1_carry_i_1__8/O
                         net (fo=1, routed)           0.553    15.251    out_buff/port_gen[10].buff_port/o_do_push1_carry_i_1__8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.777 r  out_buff/port_gen[10].buff_port/o_do_push1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.777    out_buff/port_gen[10].buff_port/o_do_push1_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  out_buff/port_gen[10].buff_port/o_do_push1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.891    out_buff/port_gen[10].buff_port/o_do_push1_carry__0_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  out_buff/port_gen[10].buff_port/o_do_push1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.005    out_buff/port_gen[10].buff_port/o_do_push1_carry__1_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  out_buff/port_gen[10].buff_port/o_do_push1_carry__2/CO[3]
                         net (fo=1, routed)           0.912    17.031    out_buff/port_gen[10].buff_port/o_do_push1_carry__2_n_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124    17.155 r  out_buff/port_gen[10].buff_port/buffer[10][7]_i_1/O
                         net (fo=8, routed)           0.533    17.688    out_buff/do_push[10]_10
    SLICE_X52Y29         FDRE                                         r  out_buff/buffer_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.441    14.782    out_buff/i_clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  out_buff/buffer_reg[10][0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.838    out_buff/buffer_reg[10][0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                 -2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 output_controller/page_reg[14][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.157%)  route 0.245ns (56.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.567     1.450    output_controller/i_clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  output_controller/page_reg[14][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  output_controller/page_reg[14][23]/Q
                         net (fo=1, routed)           0.139     1.730    output_controller/page_reg[14][23]
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  output_controller/bram_i_42/O
                         net (fo=1, routed)           0.106     1.881    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[21]
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.805    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 output_controller/page_reg[14][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.780%)  route 0.248ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.568     1.451    output_controller/i_clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  output_controller/page_reg[14][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  output_controller/page_reg[14][17]/Q
                         net (fo=1, routed)           0.141     1.756    output_controller/page_reg[14][17]
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  output_controller/bram_i_48/O
                         net (fo=1, routed)           0.106     1.908    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[15]
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.805    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 output_controller/page_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.320%)  route 0.285ns (57.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.566     1.449    output_controller/i_clk_IBUF_BUFG
    SLICE_X54Y6          FDRE                                         r  output_controller/page_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  output_controller/page_reg[14][3]/Q
                         net (fo=1, routed)           0.082     1.695    output_controller/page_reg[14][3]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  output_controller/bram_i_62/O
                         net (fo=1, routed)           0.203     1.943    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.824    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 output_controller/page_reg[29][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.478%)  route 0.297ns (61.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.567     1.450    output_controller/i_clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  output_controller/page_reg[29][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  output_controller/page_reg[29][15]/Q
                         net (fo=1, routed)           0.098     1.689    output_controller/page_reg[29][15]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.045     1.734 r  output_controller/bram_i_82/O
                         net (fo=1, routed)           0.200     1.934    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[17]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     1.804    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 output_controller/page_reg[30][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.790%)  route 0.320ns (63.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.566     1.449    output_controller/i_clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  output_controller/page_reg[30][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  output_controller/page_reg[30][11]/Q
                         net (fo=1, routed)           0.156     1.746    output_controller/page_reg[30][11]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  output_controller/bram_i_54/O
                         net (fo=1, routed)           0.163     1.955    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[9]
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.824    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 output_controller/page_reg[29][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.434%)  route 0.261ns (53.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.566     1.449    output_controller/i_clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  output_controller/page_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.128     1.577 r  output_controller/page_reg[29][3]/Q
                         net (fo=1, routed)           0.101     1.678    output_controller/page_reg[29][3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.098     1.776 r  output_controller/bram_i_94/O
                         net (fo=1, routed)           0.160     1.936    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.804    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mult_core/idxr/vals_reg[alpha_y][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/o_vals_reg[alpha_y][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.588     1.471    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  mult_core/idxr/vals_reg[alpha_y][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mult_core/idxr/vals_reg[alpha_y][15]/Q
                         net (fo=2, routed)           0.092     1.704    mult_core/idxr/vals_reg[alpha_y][15]
    SLICE_X6Y33          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.857     1.984    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][15]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.083     1.567    mult_core/idxr/o_vals_reg[alpha_y][15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mult_core/idxr/vals_reg[alpha_y][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/o_vals_reg[alpha_y][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.586     1.469    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  mult_core/idxr/vals_reg[alpha_y][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  mult_core/idxr/vals_reg[alpha_y][7]/Q
                         net (fo=2, routed)           0.092     1.702    mult_core/idxr/vals_reg[alpha_y][7]
    SLICE_X6Y31          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.855     1.982    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][7]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.083     1.565    mult_core/idxr/o_vals_reg[alpha_y][7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mult_core/idxr/vals_reg[alpha_y][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/o_vals_reg[alpha_y][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.585     1.468    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  mult_core/idxr/vals_reg[alpha_y][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mult_core/idxr/vals_reg[alpha_y][3]/Q
                         net (fo=2, routed)           0.092     1.701    mult_core/idxr/vals_reg[alpha_y][3]
    SLICE_X6Y30          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.854     1.981    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.083     1.564    mult_core/idxr/o_vals_reg[alpha_y][3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 output_controller/page_reg[29][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.652%)  route 0.308ns (62.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.567     1.450    output_controller/i_clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  output_controller/page_reg[29][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  output_controller/page_reg[29][25]/Q
                         net (fo=1, routed)           0.146     1.737    output_controller/page_reg[29][25]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  output_controller/bram_i_72/O
                         net (fo=1, routed)           0.162     1.944    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[27]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.804    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y23  FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y23  FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9   active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9   active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5   cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5   cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y23  FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y23  FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9   active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9   active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5   cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5   cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y7   cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.220ns  (logic 5.596ns (39.352%)  route 8.624ns (60.648%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.408     5.869    output_controller/sw_IBUF[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     5.993 r  output_controller/LED_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.993    output_controller/LED_OBUF[13]_inst_i_7_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     6.210 r  output_controller/LED_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.210    output_controller/LED_OBUF[13]_inst_i_3_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.304 r  output_controller/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.216    10.520    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.699    14.220 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.220    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.011ns  (logic 5.600ns (39.972%)  route 8.410ns (60.028%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.206     5.667    output_controller/sw_IBUF[1]
    SLICE_X50Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.791 r  output_controller/LED_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.791    output_controller/LED_OBUF[12]_inst_i_7_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     6.005 r  output_controller/LED_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.005    output_controller/LED_OBUF[12]_inst_i_3_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     6.093 r  output_controller/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.204    10.298    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.713    14.011 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.011    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.906ns  (logic 5.577ns (40.106%)  route 8.329ns (59.894%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=32, routed)          3.511     4.975    output_controller/sw_IBUF[2]
    SLICE_X49Y11         MUXF7 (Prop_muxf7_S_O)       0.296     5.271 r  output_controller/LED_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.271    output_controller/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X49Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     5.375 r  output_controller/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.818    10.193    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.713    13.906 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.906    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.725ns  (logic 5.642ns (41.107%)  route 8.083ns (58.893%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.348     5.810    output_controller/sw_IBUF[1]
    SLICE_X51Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.934 r  output_controller/LED_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.934    output_controller/LED_OBUF[14]_inst_i_5_n_0
    SLICE_X51Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     6.179 r  output_controller/LED_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.179    output_controller/LED_OBUF[14]_inst_i_2_n_0
    SLICE_X51Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     6.283 r  output_controller/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.735    10.017    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.707    13.725 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.725    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.348ns  (logic 5.589ns (41.872%)  route 7.759ns (58.128%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.561     6.022    output_controller/sw_IBUF[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.146 r  output_controller/LED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.146    output_controller/LED_OBUF[2]_inst_i_7_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     6.363 r  output_controller/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.363    output_controller/LED_OBUF[2]_inst_i_3_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.457 r  output_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.199     9.656    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    13.348 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.348    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.203ns  (logic 5.586ns (42.304%)  route 7.618ns (57.696%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=32, routed)          3.700     5.164    output_controller/sw_IBUF[2]
    SLICE_X48Y11         MUXF7 (Prop_muxf7_S_O)       0.296     5.460 r  output_controller/LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.460    output_controller/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     5.564 r  output_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.918     9.482    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.722    13.203 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.203    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.986ns  (logic 5.592ns (43.063%)  route 7.394ns (56.937%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.467     5.928    output_controller/sw_IBUF[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  output_controller/LED_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.052    output_controller/LED_OBUF[11]_inst_i_7_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     6.269 r  output_controller/LED_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.269    output_controller/LED_OBUF[11]_inst_i_3_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     6.363 r  output_controller/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.927     9.290    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.696    12.986 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.986    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.808ns  (logic 5.592ns (43.656%)  route 7.217ns (56.344%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=64, routed)          4.242     5.703    output_controller/sw_IBUF[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.827 r  output_controller/LED_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.827    output_controller/LED_OBUF[9]_inst_i_6_n_0
    SLICE_X49Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.039 r  output_controller/LED_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.039    output_controller/LED_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     6.133 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.975     9.108    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.700    12.808 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.808    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.682ns  (logic 5.564ns (43.876%)  route 7.118ns (56.124%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=32, routed)          3.891     5.354    output_controller/sw_IBUF[2]
    SLICE_X48Y10         MUXF7 (Prop_muxf7_S_O)       0.296     5.650 r  output_controller/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.650    output_controller/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     5.754 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.227     8.981    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    12.682 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.682    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 5.620ns (44.368%)  route 7.046ns (55.632%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=64, routed)          3.782     5.234    output_controller/sw_IBUF[0]
    SLICE_X50Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.358 r  output_controller/LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.358    output_controller/LED_OBUF[3]_inst_i_4_n_0
    SLICE_X50Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.599 r  output_controller/LED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.599    output_controller/LED_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y12         MUXF8 (Prop_muxf8_I0_O)      0.098     5.697 r  output_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.265     8.962    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.704    12.666 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.666    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.556ns  (logic 1.573ns (44.232%)  route 1.983ns (55.768%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.123     1.340    output_controller/sw_IBUF[3]
    SLICE_X50Y10         MUXF8 (Prop_muxf8_S_O)       0.081     1.421 r  output_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.281    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.275     3.556 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.556    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.688ns  (logic 1.565ns (42.453%)  route 2.122ns (57.547%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.262     1.479    output_controller/sw_IBUF[3]
    SLICE_X51Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.559 r  output_controller/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.419    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.269     3.688 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.688    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.702ns  (logic 1.619ns (43.742%)  route 2.082ns (56.258%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=64, routed)          1.125     1.346    output_controller/sw_IBUF[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.391 r  output_controller/LED_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.391    output_controller/LED_OBUF[8]_inst_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.453 r  output_controller/LED_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.453    output_controller/LED_OBUF[8]_inst_i_3_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.019     1.472 r  output_controller/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.957     2.429    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.272     3.702 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.702    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.727ns  (logic 1.579ns (42.377%)  route 2.147ns (57.623%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.095     1.311    output_controller/sw_IBUF[3]
    SLICE_X48Y8          MUXF8 (Prop_muxf8_S_O)       0.080     1.391 r  output_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.053     2.444    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.283     3.727 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.727    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.731ns  (logic 1.570ns (42.066%)  route 2.162ns (57.934%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.042     1.259    output_controller/sw_IBUF[3]
    SLICE_X48Y9          MUXF8 (Prop_muxf8_S_O)       0.080     1.339 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.120     2.458    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     3.731 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.731    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.736ns  (logic 1.590ns (42.556%)  route 2.146ns (57.444%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.188     1.405    output_controller/sw_IBUF[3]
    SLICE_X51Y11         MUXF8 (Prop_muxf8_S_O)       0.080     1.485 r  output_controller/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.443    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.293     3.736 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.736    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.864ns  (logic 1.569ns (40.590%)  route 2.296ns (59.410%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.348     1.565    output_controller/sw_IBUF[3]
    SLICE_X48Y13         MUXF8 (Prop_muxf8_S_O)       0.080     1.645 r  output_controller/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.592    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.272     3.864 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.864    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.906ns  (logic 1.624ns (41.571%)  route 2.282ns (58.429%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=64, routed)          1.140     1.361    output_controller/sw_IBUF[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  output_controller/LED_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.406    output_controller/LED_OBUF[4]_inst_i_6_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.468 r  output_controller/LED_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.468    output_controller/LED_OBUF[4]_inst_i_3_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I1_O)      0.019     1.487 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.142     2.629    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     3.906 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.906    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.946ns  (logic 1.573ns (39.865%)  route 2.373ns (60.135%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.408     1.625    output_controller/sw_IBUF[3]
    SLICE_X49Y13         MUXF8 (Prop_muxf8_S_O)       0.080     1.705 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.965     2.669    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     3.946 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.946    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.991ns  (logic 1.576ns (39.487%)  route 2.415ns (60.513%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          1.262     1.479    output_controller/sw_IBUF[3]
    SLICE_X50Y12         MUXF8 (Prop_muxf8_S_O)       0.081     1.560 r  output_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.153     2.712    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.278     3.991 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.991    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.125ns  (logic 5.061ns (41.745%)  route 7.063ns (58.255%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.612     5.133    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.882     6.015 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           2.245     8.260    output_controller/read_page[2]_1[15]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.384 r  output_controller/LED_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.384    output_controller/LED_OBUF[15]_inst_i_4_n_0
    SLICE_X49Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     8.622 r  output_controller/LED_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.622    output_controller/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X49Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     8.726 r  output_controller/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.818    13.544    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.713    17.257 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.257    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.648ns  (logic 5.016ns (43.064%)  route 6.632ns (56.936%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           2.427     8.443    output_controller/read_page[9]_8[12]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.567 r  output_controller/LED_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.567    output_controller/LED_OBUF[12]_inst_i_6_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     8.776 r  output_controller/LED_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.776    output_controller/LED_OBUF[12]_inst_i_3_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     8.864 r  output_controller/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.204    13.069    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.713    16.782 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.782    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.348ns  (logic 5.011ns (44.161%)  route 6.337ns (55.839%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           2.121     8.137    output_controller/read_page[9]_8[13]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.261 r  output_controller/LED_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.261    output_controller/LED_OBUF[13]_inst_i_6_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     8.473 r  output_controller/LED_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.473    output_controller/LED_OBUF[13]_inst_i_3_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     8.567 r  output_controller/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.216    12.782    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.699    16.482 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.482    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.231ns  (logic 5.019ns (44.693%)  route 6.211ns (55.307%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.609     5.130    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     6.012 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           2.477     8.489    output_controller/read_page[10]_9[14]
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.613 r  output_controller/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.613    output_controller/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X51Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     8.825 r  output_controller/LED_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.825    output_controller/LED_OBUF[14]_inst_i_3_n_0
    SLICE_X51Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     8.919 r  output_controller/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.735    12.653    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.707    16.361 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.361    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 5.070ns (45.981%)  route 5.956ns (54.019%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.612     5.133    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     6.015 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           2.038     8.053    output_controller/read_page[2]_1[1]
    SLICE_X48Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.177 r  output_controller/LED_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.177    output_controller/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     8.415 r  output_controller/LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.415    output_controller/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     8.519 r  output_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.918    12.437    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.722    16.158 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.158    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 5.009ns (46.485%)  route 5.766ns (53.515%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[16]
                         net (fo=1, routed)           2.563     8.579    output_controller/read_page[9]_8[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.703 r  output_controller/LED_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.703    output_controller/LED_OBUF[0]_inst_i_6_n_0
    SLICE_X48Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     8.915 r  output_controller/LED_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.915    output_controller/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X48Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     9.009 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.203    12.212    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.697    15.909 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.909    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 5.013ns (46.743%)  route 5.711ns (53.257%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           2.484     8.500    output_controller/read_page[9]_8[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.624 r  output_controller/LED_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.624    output_controller/LED_OBUF[4]_inst_i_6_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.836 r  output_controller/LED_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.836    output_controller/LED_OBUF[4]_inst_i_3_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     8.930 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.227    12.157    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    15.858 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.858    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 5.041ns (47.036%)  route 5.676ns (52.964%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.612     5.133    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.882     6.015 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           2.478     8.492    output_controller/read_page[2]_1[2]
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.616 r  output_controller/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.616    output_controller/LED_OBUF[2]_inst_i_4_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     8.854 r  output_controller/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.854    output_controller/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     8.958 r  output_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.199    12.157    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    15.850 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.850    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 5.012ns (47.341%)  route 5.575ns (52.659%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           2.601     8.616    output_controller/read_page[9]_8[9]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.740 r  output_controller/LED_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.740    output_controller/LED_OBUF[9]_inst_i_6_n_0
    SLICE_X49Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.952 r  output_controller/LED_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.952    output_controller/LED_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     9.046 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.975    12.021    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.700    15.721 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.721    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 5.007ns (47.393%)  route 5.558ns (52.607%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           2.293     8.309    output_controller/read_page[9]_8[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.433 r  output_controller/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.433    output_controller/LED_OBUF[3]_inst_i_6_n_0
    SLICE_X50Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.642 r  output_controller/LED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.642    output_controller/LED_OBUF[3]_inst_i_3_n_0
    SLICE_X50Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.730 r  output_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.265    11.995    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.704    15.699 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.699    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.615ns (59.293%)  route 1.109ns (40.707%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.248     1.936    output_controller/read_page[5]_4[7]
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.981 r  output_controller/LED_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.981    output_controller/LED_OBUF[7]_inst_i_5_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     2.055 r  output_controller/LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.055    output_controller/LED_OBUF[7]_inst_i_2_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     2.078 r  output_controller/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.938    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.269     4.207 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.207    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.621ns (58.243%)  route 1.162ns (41.757%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.303     1.992    output_controller/read_page[6]_5[6]
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  output_controller/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.037    output_controller/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X50Y10         MUXF7 (Prop_muxf7_I1_O)      0.075     2.112 r  output_controller/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.112    output_controller/LED_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y10         MUXF8 (Prop_muxf8_I0_O)      0.022     2.134 r  output_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.994    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.275     4.269 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.269    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.833ns  (logic 1.639ns (57.865%)  route 1.194ns (42.135%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.236     1.925    output_controller/read_page[4]_3[10]
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  output_controller/LED_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.970    output_controller/LED_OBUF[10]_inst_i_5_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.074     2.044 r  output_controller/LED_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.044    output_controller/LED_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y11         MUXF8 (Prop_muxf8_I0_O)      0.023     2.067 r  output_controller/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.958     3.025    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.293     4.318 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.318    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.618ns (56.868%)  route 1.227ns (43.132%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.270     1.960    output_controller/read_page[4]_3[8]
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.005 r  output_controller/LED_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.005    output_controller/LED_OBUF[8]_inst_i_5_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.074     2.079 r  output_controller/LED_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.079    output_controller/LED_OBUF[8]_inst_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.023     2.102 r  output_controller/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.957     3.059    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.272     4.331 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.331    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.618ns (55.858%)  route 1.279ns (44.142%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.331     2.020    output_controller/read_page[4]_3[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.065 r  output_controller/LED_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.065    output_controller/LED_OBUF[11]_inst_i_5_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.074     2.139 r  output_controller/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.139    output_controller/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.023     2.162 r  output_controller/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.948     3.110    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.272     4.382 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.382    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.629ns (55.983%)  route 1.280ns (44.017%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.228     1.917    output_controller/read_page[4]_3[5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  output_controller/LED_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.962    output_controller/LED_OBUF[5]_inst_i_5_n_0
    SLICE_X48Y8          MUXF7 (Prop_muxf7_I1_O)      0.074     2.036 r  output_controller/LED_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.036    output_controller/LED_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y8          MUXF8 (Prop_muxf8_I0_O)      0.023     2.059 r  output_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.112    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.283     4.394 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.394    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.622ns (55.233%)  route 1.315ns (44.767%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.350     2.038    output_controller/read_page[5]_4[9]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.045     2.083 r  output_controller/LED_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.083    output_controller/LED_OBUF[9]_inst_i_5_n_0
    SLICE_X49Y13         MUXF7 (Prop_muxf7_I1_O)      0.074     2.157 r  output_controller/LED_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.157    output_controller/LED_OBUF[9]_inst_i_2_n_0
    SLICE_X49Y13         MUXF8 (Prop_muxf8_I0_O)      0.023     2.180 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.965     3.144    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     4.421 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.421    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.615ns (54.553%)  route 1.346ns (45.447%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[29]
                         net (fo=1, routed)           0.228     1.915    output_controller/read_page[6]_5[2]
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  output_controller/LED_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.960    output_controller/LED_OBUF[2]_inst_i_5_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.074     2.034 r  output_controller/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.034    output_controller/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.023     2.057 r  output_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.118     3.175    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.269     4.444 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.444    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.619ns (53.780%)  route 1.391ns (46.220%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[31]
                         net (fo=1, routed)           0.272     1.961    output_controller/read_page[5]_4[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  output_controller/LED_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.006    output_controller/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X48Y9          MUXF7 (Prop_muxf7_I1_O)      0.074     2.080 r  output_controller/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.080    output_controller/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y9          MUXF8 (Prop_muxf8_I0_O)      0.023     2.103 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.223    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     4.496 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.496    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.037ns  (logic 1.623ns (53.427%)  route 1.415ns (46.573%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.273     1.960    output_controller/read_page[5]_4[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  output_controller/LED_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.005    output_controller/LED_OBUF[4]_inst_i_5_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.074     2.079 r  output_controller/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.079    output_controller/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I0_O)      0.023     2.102 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.142     3.244    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     4.521 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.521    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.379ns  (logic 4.498ns (60.961%)  route 2.881ns (39.039%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[2]
                         net (fo=2, routed)           2.161     5.855    mult_core/mul_gen[2].mult/__1_n_103
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  mult_core/mul_gen[2].mult/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000     5.979    mult_core/mul_gen[2].mult/i__carry_i_1__14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.380 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.380    mult_core/mul_gen[2].mult/_inferred__0/i__carry_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.714 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.664     7.379    mult_core/mul_gen[2].mult/__2[21]
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.440     4.781    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][21]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.301ns  (logic 4.477ns (61.318%)  route 2.824ns (38.682%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[2]
                         net (fo=2, routed)           2.161     5.855    mult_core/mul_gen[2].mult/__1_n_103
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  mult_core/mul_gen[2].mult/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000     5.979    mult_core/mul_gen[2].mult/i__carry_i_1__14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.380 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.380    mult_core/mul_gen[2].mult/_inferred__0/i__carry_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.693 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.608     7.301    mult_core/mul_gen[2].mult/__2[23]
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.440     4.781    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][23]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 4.403ns (60.430%)  route 2.883ns (39.570%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[2]
                         net (fo=2, routed)           2.161     5.855    mult_core/mul_gen[2].mult/__1_n_103
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  mult_core/mul_gen[2].mult/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000     5.979    mult_core/mul_gen[2].mult/i__carry_i_1__14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.380 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.380    mult_core/mul_gen[2].mult/_inferred__0/i__carry_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.619 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.667     7.286    mult_core/mul_gen[2].mult/__2[22]
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.440     4.781    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][22]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.239ns  (logic 4.386ns (60.585%)  route 2.853ns (39.415%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[2]
                         net (fo=2, routed)           2.161     5.855    mult_core/mul_gen[2].mult/__1_n_103
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  mult_core/mul_gen[2].mult/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000     5.979    mult_core/mul_gen[2].mult/i__carry_i_1__14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.380 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.380    mult_core/mul_gen[2].mult/_inferred__0/i__carry_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.602 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.637     7.239    mult_core/mul_gen[2].mult/__2[20]
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.437     4.778    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][20]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.986ns  (logic 4.761ns (68.151%)  route 2.225ns (31.849%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.652    mult_core/mul_gen[2].mult/_inferred__0/i__carry__1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.986 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     6.986    mult_core/mul_gen[2].mult/__2[29]
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.437     4.778    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][29]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 4.740ns (68.055%)  route 2.225ns (31.945%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.652    mult_core/mul_gen[2].mult/_inferred__0/i__carry__1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.965 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     6.965    mult_core/mul_gen[2].mult/__2[31]
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.437     4.778    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][31]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.891ns  (logic 4.666ns (67.712%)  route 2.225ns (32.288%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.652    mult_core/mul_gen[2].mult/_inferred__0/i__carry__1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.891 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     6.891    mult_core/mul_gen[2].mult/__2[30]
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.437     4.778    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][30]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 4.650ns (67.637%)  route 2.225ns (32.363%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.652    mult_core/mul_gen[2].mult/_inferred__0/i__carry__1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.875 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     6.875    mult_core/mul_gen[2].mult/__2[28]
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.437     4.778    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][28]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.872ns  (logic 4.647ns (67.623%)  route 2.225ns (32.377%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.872 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     6.872    mult_core/mul_gen[2].mult/__2[25]
    SLICE_X51Y22         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.438     4.779    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][25]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[2].mult/o_result_reg[val][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 4.626ns (67.523%)  route 2.225ns (32.477%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[2].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.056     0.056    mult_core/mul_gen[2].mult/__0_n_24
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.695 r  mult_core/mul_gen[2].mult/__1/P[4]
                         net (fo=2, routed)           2.169     5.864    mult_core/mul_gen[2].mult/__1_n_101
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.988 r  mult_core/mul_gen[2].mult/i__carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     5.988    mult_core/mul_gen[2].mult/i__carry__0_i_3__14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.538 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.538    mult_core/mul_gen[2].mult/_inferred__0/i__carry__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.851 r  mult_core/mul_gen[2].mult/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     6.851    mult_core/mul_gen[2].mult/__2[27]
    SLICE_X51Y22         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        1.438     4.779    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  mult_core/mul_gen[2].mult/o_result_reg[val][27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.234ns (31.559%)  route 0.508ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=15, routed)          0.508     0.742    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.227ns (29.072%)  route 0.554ns (70.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=15, routed)          0.554     0.781    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.218ns (27.067%)  route 0.587ns (72.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=15, routed)          0.587     0.805    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.219ns (26.550%)  route 0.606ns (73.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=15, routed)          0.606     0.824    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.878     2.006    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.234ns (27.612%)  route 0.614ns (72.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=15, routed)          0.614     0.848    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.879     2.007    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.234ns (27.612%)  route 0.614ns (72.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=15, routed)          0.614     0.848    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.876     2.004    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[1].mult/o_result_reg[val][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.630ns (72.952%)  route 0.234ns (27.048%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[1].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    mult_core/mul_gen[1].mult/__0_n_24
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[10])
                                                      0.521     0.523 r  mult_core/mul_gen[1].mult/__1/P[10]
                         net (fo=2, routed)           0.232     0.755    mult_core/mul_gen[1].mult/__1_n_95
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  mult_core/mul_gen[1].mult/i__carry__1_i_1__13/O
                         net (fo=1, routed)           0.000     0.800    mult_core/mul_gen[1].mult/i__carry__1_i_1__13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.864 r  mult_core/mul_gen[1].mult/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.864    mult_core/mul_gen[1].mult/__2[27]
    SLICE_X54Y18         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.828     1.955    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][27]/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.255ns (29.274%)  route 0.615ns (70.726%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=2, routed)           0.615     0.824    i_btn_IBUF
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.869 r  active_i_1/O
                         net (fo=1, routed)           0.000     0.869    active_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.835     1.962    i_clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  active_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[1].mult/o_result_reg[val][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.630ns (72.196%)  route 0.243ns (27.804%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[1].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    mult_core/mul_gen[1].mult/__0_n_24
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[6])
                                                      0.521     0.523 r  mult_core/mul_gen[1].mult/__1/P[6]
                         net (fo=2, routed)           0.241     0.764    mult_core/mul_gen[1].mult/__1_n_99
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.809 r  mult_core/mul_gen[1].mult/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     0.809    mult_core/mul_gen[1].mult/i__carry__0_i_1__13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.873 r  mult_core/mul_gen[1].mult/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     0.873    mult_core/mul_gen[1].mult/__2[23]
    SLICE_X54Y17         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.829     1.956    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][23]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/__0/ACOUT[29]
                            (internal pin)
  Destination:            mult_core/mul_gen[1].mult/o_result_reg[val][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  mult_core/mul_gen[1].mult/__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    mult_core/mul_gen[1].mult/__0_n_24
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[14])
                                                      0.521     0.523 r  mult_core/mul_gen[1].mult/__1/P[14]
                         net (fo=1, routed)           0.247     0.770    mult_core/mul_gen[1].mult/__1_n_91
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.815 r  mult_core/mul_gen[1].mult/i__carry__2_i_1__6/O
                         net (fo=1, routed)           0.000     0.815    mult_core/mul_gen[1].mult/i__carry__2_i_1__6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  mult_core/mul_gen[1].mult/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     0.879    mult_core/mul_gen[1].mult/__2[31]
    SLICE_X54Y19         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2600, routed)        0.827     1.954    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  mult_core/mul_gen[1].mult/o_result_reg[val][31]/C





