ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2s.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_I2S3_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_I2S3_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_I2S3_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/i2s.c"
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s3;
  28:Core/Src/i2s.c **** 
  29:Core/Src/i2s.c **** /* I2S3 init function */
  30:Core/Src/i2s.c **** void MX_I2S3_Init(void)
  31:Core/Src/i2s.c **** {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/i2s.c **** 
  33:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 0 */
  34:Core/Src/i2s.c **** 
  35:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 0 */
  36:Core/Src/i2s.c **** 
  37:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 1 */
  38:Core/Src/i2s.c **** 
  39:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 1 */
  40:Core/Src/i2s.c ****   hi2s3.Instance = SPI3;
  32              		.loc 1 40 3 view .LVU1
  31:Core/Src/i2s.c **** 
  33              		.loc 1 31 1 is_stmt 0 view .LVU2
  34 0000 10B5     		push	{r4, lr}
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38              		.loc 1 40 18 view .LVU3
  39 0002 0C48     		ldr	r0, .L6
  40 0004 0C4C     		ldr	r4, .L6+4
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  42:Core/Src/i2s.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
  41              		.loc 1 42 23 view .LVU4
  42 0006 0023     		movs	r3, #0
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  43              		.loc 1 41 19 view .LVU5
  44 0008 4FF40072 		mov	r2, #512
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  44:Core/Src/i2s.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
  45:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
  45              		.loc 1 45 24 view .LVU6
  46 000c 4BF68031 		movw	r1, #48000
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  47              		.loc 1 41 19 view .LVU7
  48 0010 C0E90042 		strd	r4, r2, [r0]
  42:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  49              		.loc 1 42 3 is_stmt 1 view .LVU8
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  50              		.loc 1 43 25 is_stmt 0 view .LVU9
  51 0014 C0E90233 		strd	r3, r3, [r0, #8]
  44:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
  52              		.loc 1 44 3 is_stmt 1 view .LVU10
  53              		.loc 1 45 24 is_stmt 0 view .LVU11
  54 0018 C0E90421 		strd	r2, r1, [r0, #16]
  46:Core/Src/i2s.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
  55              		.loc 1 46 3 is_stmt 1 view .LVU12
  47:Core/Src/i2s.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
  56              		.loc 1 47 26 is_stmt 0 view .LVU13
  57 001c C0E90633 		strd	r3, r3, [r0, #24]
  48:Core/Src/i2s.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  58              		.loc 1 48 3 is_stmt 1 view .LVU14
  59              		.loc 1 48 29 is_stmt 0 view .LVU15
  60 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 3


  61              		.loc 1 49 3 is_stmt 1 view .LVU16
  62              		.loc 1 49 7 is_stmt 0 view .LVU17
  63 0022 FFF7FEFF 		bl	HAL_I2S_Init
  64              	.LVL0:
  65              		.loc 1 49 6 view .LVU18
  66 0026 00B9     		cbnz	r0, .L5
  50:Core/Src/i2s.c ****   {
  51:Core/Src/i2s.c ****     Error_Handler();
  52:Core/Src/i2s.c ****   }
  53:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 2 */
  54:Core/Src/i2s.c **** 
  55:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 2 */
  56:Core/Src/i2s.c **** 
  57:Core/Src/i2s.c **** }
  67              		.loc 1 57 1 view .LVU19
  68 0028 10BD     		pop	{r4, pc}
  69              	.L5:
  51:Core/Src/i2s.c ****   }
  70              		.loc 1 51 5 is_stmt 1 view .LVU20
  71              		.loc 1 57 1 is_stmt 0 view .LVU21
  72 002a BDE81040 		pop	{r4, lr}
  73              		.cfi_restore 14
  74              		.cfi_restore 4
  75              		.cfi_def_cfa_offset 0
  51:Core/Src/i2s.c ****   }
  76              		.loc 1 51 5 view .LVU22
  77 002e FFF7FEBF 		b	Error_Handler
  78              	.LVL1:
  79              	.L7:
  80 0032 00BF     		.align	2
  81              	.L6:
  82 0034 00000000 		.word	.LANCHOR0
  83 0038 003C0040 		.word	1073757184
  84              		.cfi_endproc
  85              	.LFE137:
  87              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  88              		.align	1
  89              		.p2align 2,,3
  90              		.global	HAL_I2S_MspInit
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	HAL_I2S_MspInit:
  96              	.LVL2:
  97              	.LFB138:
  58:Core/Src/i2s.c **** 
  59:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  60:Core/Src/i2s.c **** {
  98              		.loc 1 60 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 56
 101              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Core/Src/i2s.c **** 
  62:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 62 3 view .LVU24
  60:Core/Src/i2s.c **** 
 103              		.loc 1 60 1 is_stmt 0 view .LVU25
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 4


 104 0000 70B5     		push	{r4, r5, r6, lr}
 105              		.cfi_def_cfa_offset 16
 106              		.cfi_offset 4, -16
 107              		.cfi_offset 5, -12
 108              		.cfi_offset 6, -8
 109              		.cfi_offset 14, -4
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  64:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 110              		.loc 1 64 5 view .LVU26
 111 0002 2A4A     		ldr	r2, .L17
 112 0004 0168     		ldr	r1, [r0]
  60:Core/Src/i2s.c **** 
 113              		.loc 1 60 1 view .LVU27
 114 0006 8EB0     		sub	sp, sp, #56
 115              		.cfi_def_cfa_offset 72
  62:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 116              		.loc 1 62 20 view .LVU28
 117 0008 0023     		movs	r3, #0
 118              		.loc 1 64 5 view .LVU29
 119 000a 9142     		cmp	r1, r2
  62:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 120              		.loc 1 62 20 view .LVU30
 121 000c CDE90933 		strd	r3, r3, [sp, #36]
 122 0010 CDE90B33 		strd	r3, r3, [sp, #44]
 123 0014 0D93     		str	r3, [sp, #52]
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 124              		.loc 1 63 3 is_stmt 1 view .LVU31
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 125              		.loc 1 63 28 is_stmt 0 view .LVU32
 126 0016 0793     		str	r3, [sp, #28]
 127              		.loc 1 64 3 is_stmt 1 view .LVU33
 128              		.loc 1 64 5 is_stmt 0 view .LVU34
 129 0018 01D0     		beq	.L15
  65:Core/Src/i2s.c ****   {
  66:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  67:Core/Src/i2s.c **** 
  68:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 0 */
  69:Core/Src/i2s.c **** 
  70:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  71:Core/Src/i2s.c ****   */
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  75:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  76:Core/Src/i2s.c ****     {
  77:Core/Src/i2s.c ****       Error_Handler();
  78:Core/Src/i2s.c ****     }
  79:Core/Src/i2s.c **** 
  80:Core/Src/i2s.c ****     /* I2S3 clock enable */
  81:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
  82:Core/Src/i2s.c **** 
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  84:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  85:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
  86:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
  87:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
  88:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 5


  89:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
  90:Core/Src/i2s.c ****     */
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  96:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
  97:Core/Src/i2s.c **** 
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 103:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 104:Core/Src/i2s.c **** 
 105:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 106:Core/Src/i2s.c **** 
 107:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 1 */
 108:Core/Src/i2s.c ****   }
 109:Core/Src/i2s.c **** }
 130              		.loc 1 109 1 view .LVU35
 131 001a 0EB0     		add	sp, sp, #56
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 16
 134              		@ sp needed
 135 001c 70BD     		pop	{r4, r5, r6, pc}
 136              	.L15:
 137              		.cfi_restore_state
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 138              		.loc 1 72 5 is_stmt 1 view .LVU36
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 139              		.loc 1 73 5 view .LVU37
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 140              		.loc 1 72 46 is_stmt 0 view .LVU38
 141 001e 0124     		movs	r4, #1
 142 0020 CB25     		movs	r5, #203
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 143              		.loc 1 74 40 view .LVU39
 144 0022 0223     		movs	r3, #2
  75:Core/Src/i2s.c ****     {
 145              		.loc 1 75 9 view .LVU40
 146 0024 04A8     		add	r0, sp, #16
 147              	.LVL3:
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 148              		.loc 1 72 46 view .LVU41
 149 0026 CDE90445 		strd	r4, [sp, #16]
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 150              		.loc 1 74 5 is_stmt 1 view .LVU42
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 151              		.loc 1 74 40 is_stmt 0 view .LVU43
 152 002a 0693     		str	r3, [sp, #24]
  75:Core/Src/i2s.c ****     {
 153              		.loc 1 75 5 is_stmt 1 view .LVU44
  75:Core/Src/i2s.c ****     {
 154              		.loc 1 75 9 is_stmt 0 view .LVU45
 155 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 6


 156              	.LVL4:
  75:Core/Src/i2s.c ****     {
 157              		.loc 1 75 8 view .LVU46
 158 0030 0028     		cmp	r0, #0
 159 0032 38D1     		bne	.L16
 160              	.L10:
  81:Core/Src/i2s.c **** 
 161              		.loc 1 81 5 is_stmt 1 view .LVU47
 162              	.LBB2:
  81:Core/Src/i2s.c **** 
 163              		.loc 1 81 5 view .LVU48
 164 0034 1E4B     		ldr	r3, .L17+4
 165              	.LBE2:
  96:Core/Src/i2s.c **** 
 166              		.loc 1 96 5 is_stmt 0 view .LVU49
 167 0036 1F48     		ldr	r0, .L17+8
 168              	.LBB3:
  81:Core/Src/i2s.c **** 
 169              		.loc 1 81 5 view .LVU50
 170 0038 0024     		movs	r4, #0
 171 003a 0194     		str	r4, [sp, #4]
  81:Core/Src/i2s.c **** 
 172              		.loc 1 81 5 is_stmt 1 view .LVU51
 173 003c 1A6C     		ldr	r2, [r3, #64]
 174 003e 42F40042 		orr	r2, r2, #32768
 175 0042 1A64     		str	r2, [r3, #64]
  81:Core/Src/i2s.c **** 
 176              		.loc 1 81 5 view .LVU52
 177 0044 1A6C     		ldr	r2, [r3, #64]
 178 0046 02F40042 		and	r2, r2, #32768
 179 004a 0192     		str	r2, [sp, #4]
  81:Core/Src/i2s.c **** 
 180              		.loc 1 81 5 view .LVU53
 181 004c 019A     		ldr	r2, [sp, #4]
 182              	.LBE3:
  81:Core/Src/i2s.c **** 
 183              		.loc 1 81 5 view .LVU54
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 184              		.loc 1 83 5 view .LVU55
 185              	.LBB4:
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 186              		.loc 1 83 5 view .LVU56
 187 004e 0294     		str	r4, [sp, #8]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 188              		.loc 1 83 5 view .LVU57
 189 0050 1A6B     		ldr	r2, [r3, #48]
 190 0052 42F00102 		orr	r2, r2, #1
 191 0056 1A63     		str	r2, [r3, #48]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192              		.loc 1 83 5 view .LVU58
 193 0058 1A6B     		ldr	r2, [r3, #48]
 194 005a 02F00102 		and	r2, r2, #1
 195 005e 0292     		str	r2, [sp, #8]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 196              		.loc 1 83 5 view .LVU59
 197 0060 029A     		ldr	r2, [sp, #8]
 198              	.LBE4:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 7


  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 199              		.loc 1 83 5 view .LVU60
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 200              		.loc 1 84 5 view .LVU61
 201              	.LBB5:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 202              		.loc 1 84 5 view .LVU62
 203 0062 0394     		str	r4, [sp, #12]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 204              		.loc 1 84 5 view .LVU63
 205 0064 1A6B     		ldr	r2, [r3, #48]
 206 0066 42F00402 		orr	r2, r2, #4
 207 006a 1A63     		str	r2, [r3, #48]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 208              		.loc 1 84 5 view .LVU64
 209 006c 1B6B     		ldr	r3, [r3, #48]
 210 006e 03F00403 		and	r3, r3, #4
 211 0072 0393     		str	r3, [sp, #12]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 212              		.loc 1 84 5 view .LVU65
 213              	.LBE5:
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 92 26 is_stmt 0 view .LVU66
 215 0074 0225     		movs	r5, #2
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 216              		.loc 1 95 31 view .LVU67
 217 0076 0626     		movs	r6, #6
  96:Core/Src/i2s.c **** 
 218              		.loc 1 96 5 view .LVU68
 219 0078 09A9     		add	r1, sp, #36
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 91 25 view .LVU69
 221 007a 1023     		movs	r3, #16
 222 007c 0993     		str	r3, [sp, #36]
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 223              		.loc 1 94 27 view .LVU70
 224 007e CDE90B44 		strd	r4, r4, [sp, #44]
 225              	.LBB6:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 226              		.loc 1 84 5 view .LVU71
 227 0082 039B     		ldr	r3, [sp, #12]
 228              	.LBE6:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 229              		.loc 1 84 5 is_stmt 1 view .LVU72
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230              		.loc 1 91 5 view .LVU73
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 92 5 view .LVU74
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 93 5 view .LVU75
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 233              		.loc 1 95 5 view .LVU76
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 92 26 is_stmt 0 view .LVU77
 235 0084 0A95     		str	r5, [sp, #40]
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 236              		.loc 1 95 31 view .LVU78
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 8


 237 0086 0D96     		str	r6, [sp, #52]
  96:Core/Src/i2s.c **** 
 238              		.loc 1 96 5 is_stmt 1 view .LVU79
 239 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 240              	.LVL5:
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241              		.loc 1 98 5 view .LVU80
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242              		.loc 1 98 25 is_stmt 0 view .LVU81
 243 008c 4FF4A453 		mov	r3, #5248
 103:Core/Src/i2s.c **** 
 244              		.loc 1 103 5 view .LVU82
 245 0090 0948     		ldr	r0, .L17+12
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 98 25 view .LVU83
 247 0092 0993     		str	r3, [sp, #36]
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 99 5 is_stmt 1 view .LVU84
 103:Core/Src/i2s.c **** 
 249              		.loc 1 103 5 is_stmt 0 view .LVU85
 250 0094 09A9     		add	r1, sp, #36
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 100 26 view .LVU86
 252 0096 CDE90A54 		strd	r5, r4, [sp, #40]
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 253              		.loc 1 101 5 is_stmt 1 view .LVU87
 102:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 254              		.loc 1 102 31 is_stmt 0 view .LVU88
 255 009a CDE90C46 		strd	r4, r6, [sp, #48]
 103:Core/Src/i2s.c **** 
 256              		.loc 1 103 5 is_stmt 1 view .LVU89
 257 009e FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL6:
 259              		.loc 1 109 1 is_stmt 0 view .LVU90
 260 00a2 0EB0     		add	sp, sp, #56
 261              		.cfi_remember_state
 262              		.cfi_def_cfa_offset 16
 263              		@ sp needed
 264 00a4 70BD     		pop	{r4, r5, r6, pc}
 265              	.L16:
 266              		.cfi_restore_state
  77:Core/Src/i2s.c ****     }
 267              		.loc 1 77 7 is_stmt 1 view .LVU91
 268 00a6 FFF7FEFF 		bl	Error_Handler
 269              	.LVL7:
 270 00aa C3E7     		b	.L10
 271              	.L18:
 272              		.align	2
 273              	.L17:
 274 00ac 003C0040 		.word	1073757184
 275 00b0 00380240 		.word	1073887232
 276 00b4 00000240 		.word	1073872896
 277 00b8 00080240 		.word	1073874944
 278              		.cfi_endproc
 279              	.LFE138:
 281              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 282              		.align	1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 9


 283              		.p2align 2,,3
 284              		.global	HAL_I2S_MspDeInit
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	HAL_I2S_MspDeInit:
 290              	.LVL8:
 291              	.LFB139:
 110:Core/Src/i2s.c **** 
 111:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 112:Core/Src/i2s.c **** {
 292              		.loc 1 112 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/i2s.c **** 
 114:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 296              		.loc 1 114 3 view .LVU93
 112:Core/Src/i2s.c **** 
 297              		.loc 1 112 1 is_stmt 0 view .LVU94
 298 0000 08B5     		push	{r3, lr}
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 3, -8
 301              		.cfi_offset 14, -4
 302              		.loc 1 114 5 view .LVU95
 303 0002 0268     		ldr	r2, [r0]
 304 0004 094B     		ldr	r3, .L23
 305 0006 9A42     		cmp	r2, r3
 306 0008 00D0     		beq	.L22
 115:Core/Src/i2s.c ****   {
 116:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 117:Core/Src/i2s.c **** 
 118:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 119:Core/Src/i2s.c ****     /* Peripheral clock disable */
 120:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 121:Core/Src/i2s.c **** 
 122:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 123:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
 124:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
 125:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
 126:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
 127:Core/Src/i2s.c ****     */
 128:Core/Src/i2s.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 129:Core/Src/i2s.c **** 
 130:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 131:Core/Src/i2s.c **** 
 132:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 133:Core/Src/i2s.c **** 
 134:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 135:Core/Src/i2s.c ****   }
 136:Core/Src/i2s.c **** }
 307              		.loc 1 136 1 view .LVU96
 308 000a 08BD     		pop	{r3, pc}
 309              	.L22:
 120:Core/Src/i2s.c **** 
 310              		.loc 1 120 5 is_stmt 1 view .LVU97
 311 000c 084A     		ldr	r2, .L23+4
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 10


 128:Core/Src/i2s.c **** 
 312              		.loc 1 128 5 is_stmt 0 view .LVU98
 313 000e 0948     		ldr	r0, .L23+8
 314              	.LVL9:
 120:Core/Src/i2s.c **** 
 315              		.loc 1 120 5 view .LVU99
 316 0010 136C     		ldr	r3, [r2, #64]
 317 0012 23F40043 		bic	r3, r3, #32768
 128:Core/Src/i2s.c **** 
 318              		.loc 1 128 5 view .LVU100
 319 0016 1021     		movs	r1, #16
 120:Core/Src/i2s.c **** 
 320              		.loc 1 120 5 view .LVU101
 321 0018 1364     		str	r3, [r2, #64]
 128:Core/Src/i2s.c **** 
 322              		.loc 1 128 5 is_stmt 1 view .LVU102
 323 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 324              	.LVL10:
 130:Core/Src/i2s.c **** 
 325              		.loc 1 130 5 view .LVU103
 326              		.loc 1 136 1 is_stmt 0 view .LVU104
 327 001e BDE80840 		pop	{r3, lr}
 328              		.cfi_restore 14
 329              		.cfi_restore 3
 330              		.cfi_def_cfa_offset 0
 130:Core/Src/i2s.c **** 
 331              		.loc 1 130 5 view .LVU105
 332 0022 0548     		ldr	r0, .L23+12
 333 0024 4FF4A451 		mov	r1, #5248
 334 0028 FFF7FEBF 		b	HAL_GPIO_DeInit
 335              	.LVL11:
 336              	.L24:
 337              		.align	2
 338              	.L23:
 339 002c 003C0040 		.word	1073757184
 340 0030 00380240 		.word	1073887232
 341 0034 00000240 		.word	1073872896
 342 0038 00080240 		.word	1073874944
 343              		.cfi_endproc
 344              	.LFE139:
 346              		.global	hi2s3
 347              		.section	.bss.hi2s3,"aw",%nobits
 348              		.align	2
 349              		.set	.LANCHOR0,. + 0
 352              	hi2s3:
 353 0000 00000000 		.space	72
 353      00000000 
 353      00000000 
 353      00000000 
 353      00000000 
 354              		.text
 355              	.Letext0:
 356              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 357              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 358              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 359              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 360              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 11


 361              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 362              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 363              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 364              		.file 10 "Core/Inc/i2s.h"
 365              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2s.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:18     .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:25     .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:82     .text.MX_I2S3_Init:0000000000000034 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:88     .text.HAL_I2S_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:95     .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:274    .text.HAL_I2S_MspInit:00000000000000ac $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:282    .text.HAL_I2S_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:289    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:339    .text.HAL_I2S_MspDeInit:000000000000002c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:352    .bss.hi2s3:0000000000000000 hi2s3
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccz9F8b9.s:348    .bss.hi2s3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
