I 000050 55 14603         1287547903657 TestBench
(_unit VERILOG 6.326.6.249 (TestBench 0 3 (TestBench 0 3 ))
	(_version v32)
	(_time 1287547903359 2010.10.20 00:11:43)
	(_source (\./../../../testbench/testbench.v\ VERILOG (\./../../../../include/mips_utils.v\ VERILOG i (\./../../../testbench/testbench.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_entity
		(_time 1287547903359)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal clk ~reg 0 4 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rst ~reg 0 5 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hclk ~wire 0 6 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 7 (_array ~wire ((_range  17)))))
		(_signal (_internal abus1 ~[10:0]wire~ 0 7 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal abus2 ~[10:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_signal (_internal dbus1 ~[31:0]wire~ 0 9 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2i ~[31:0]wire~ 0 10 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2o ~[31:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 13 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal i ~[11:0]reg~ 0 13 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal mdata ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal run ~reg 0 15 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ADD.a ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ADD.b ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]reg~ 0 0 (_array ~reg ((_downto (i 32) (i 0))))))
		(_signal (_internal ADD.ADD ~[32:0]reg~ 0 0 (_subprogram ADD (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.a ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.b ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.SUB ~[32:0]reg~ 0 0 (_subprogram SUB (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.result ~[31:0]reg~ 1 12 (_subprogram CalcZero (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.CalcZero ~reg 0 0 (_subprogram CalcZero (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 1 17 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal sign_extend_immediate.immediate ~[15:0]reg~ 1 17 (_subprogram sign_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_immediate.sign_extend_immediate ~[31:0]reg~ 0 0 (_subprogram sign_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[17:0]reg~ 1 22 (_array ~reg ((_downto (i 17) (i 0))))))
		(_signal (_internal sign_extend_offset.offset ~[17:0]reg~ 1 22 (_subprogram sign_extend_offset (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_offset.sign_extend_offset ~[31:0]reg~ 0 0 (_subprogram sign_extend_offset (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 1 27 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal sign_extend_byte.byte ~[7:0]reg~ 1 27 (_subprogram sign_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_byte.sign_extend_byte ~[31:0]reg~ 0 0 (_subprogram sign_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.immediate ~[15:0]reg~ 1 32 (_subprogram zero_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.zero_extend_immediate ~[31:0]reg~ 0 0 (_subprogram zero_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.byte ~[7:0]reg~ 1 37 (_subprogram zero_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.zero_extend_byte ~[31:0]reg~ 0 0 (_subprogram zero_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.memword ~[31:0]reg~ 1 42 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 1 43 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal load_hword.byte ~[1:0]reg~ 1 43 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.load_hword ~[15:0]reg~ 0 0 (_subprogram load_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.temp ~[15:0]reg~ 1 44 (_subprogram load_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.memword ~[31:0]reg~ 1 59 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.byte ~[1:0]reg~ 1 60 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.load_byte ~[7:0]reg~ 0 0 (_subprogram load_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.temp ~[7:0]reg~ 1 61 (_subprogram load_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.regword ~[31:0]reg~ 1 80 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.memword ~[31:0]reg~ 1 81 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.sel ~[1:0]reg~ 1 82 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.store_byte ~[31:0]reg~ 0 0 (_subprogram store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.temp ~[31:0]reg~ 1 83 (_subprogram store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.regword ~[31:0]reg~ 1 102 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.memword ~[31:0]reg~ 1 103 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.sel ~[1:0]reg~ 1 104 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.store_hword ~[31:0]reg~ 0 0 (_subprogram store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.temp ~[31:0]reg~ 1 105 (_subprogram store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.sel ~[1:0]reg~ 1 120 (_subprogram mask_store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.mask_store_byte ~[31:0]reg~ 0 0 (_subprogram mask_store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.temp ~[31:0]reg~ 1 121 (_subprogram mask_store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.sel ~[1:0]reg~ 1 140 (_subprogram mask_store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.mask_store_hword ~[31:0]reg~ 0 0 (_subprogram mask_store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.temp ~[31:0]reg~ 1 141 (_subprogram mask_store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.valid) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.ram) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.tag) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)
			(_function \$readmemb\)
			(_internal ADD 2 1 1 (_architecture (_function)(_target(13))
				(_read(11(31))(11)(12(31))(12))
			))
			(_internal SUB 3 1 6 (_architecture (_function)(_target(16))
				(_read(14(31))(14)(15(31))(15))
			))
			(_internal CalcZero 4 1 11 (_architecture (_function)(_target(18))
				(_read(17))
			))
			(_internal sign_extend_immediate 5 1 16 (_architecture (_function)(_target(20))
				(_read(19(15))(19))
			))
			(_internal sign_extend_offset 6 1 21 (_architecture (_function)(_target(22))
				(_read(21(17))(21))
			))
			(_internal sign_extend_byte 7 1 26 (_architecture (_function)(_target(24))
				(_read(23(7))(23))
			))
			(_internal zero_extend_immediate 8 1 31 (_architecture (_function)(_target(26))
				(_read(25))
			))
			(_internal zero_extend_byte 9 1 36 (_architecture (_function)(_target(28))
				(_read(27))
			))
			(_internal load_hword 10 1 41 (_architecture (_function)(_target(32)(31))
				(_read(30)(29(d_15_0))(29(d_31_16))(32))
			))
			(_internal load_byte 11 1 58 (_architecture (_function)(_target(36)(35))
				(_read(34)(33(d_7_0))(33(d_15_8))(33(d_23_16))(33(d_31_24))(36))
			))
			(_internal store_byte 12 1 79 (_architecture (_function)(_target(41)(40))
				(_read(39)(38(d_31_8))(37(d_7_0))(38(d_31_16))(38(d_7_0))(38(d_31_24))(38(d_15_0))(38(d_23_0))(41))
			))
			(_internal store_hword 13 1 101 (_architecture (_function)(_target(46)(45))
				(_read(44)(43(d_31_16))(42(d_15_0))(43(d_15_0))(46))
			))
			(_internal mask_store_byte 14 1 119 (_architecture (_function)(_target(49)(48))
				(_read(47)(49))
			))
			(_internal mask_store_hword 15 1 139 (_architecture (_function)(_target(52)(51))
				(_read(50)(52))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#24_0 (_architecture 0 0 24 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#26_1 (_architecture 1 0 26 (_process 
				(_target(0)(1))
				(_read(54)(55)(53))
			)))
			(#INTERNAL#0_16 (_internal 16 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ADD function 1 1
		)
		(_unit SUB function 1 6
		)
		(_unit CalcZero function 1 11
		)
		(_unit sign_extend_immediate function 1 16
		)
		(_unit sign_extend_offset function 1 21
		)
		(_unit sign_extend_byte function 1 26
		)
		(_unit zero_extend_immediate function 1 31
		)
		(_unit zero_extend_byte function 1 36
		)
		(_unit load_hword function 1 41
		)
		(_unit load_byte function 1 58
		)
		(_unit store_byte function 1 79
		)
		(_unit store_hword function 1 101
		)
		(_unit mask_store_byte function 1 119
		)
		(_unit mask_store_hword function 1 139
		)
	)
	(_instantiation Top 0 20 (_entity .  PPS_Top)
		(_port
			((clk))
			((rst))
			((abus1))
			((abus2))
			((dbus1))
			((dbus2i))
			((dbus2o))
		)
		(_strength strong0 strong1)
	)
	(_model . TestBench 18 -1)

)
I 000048 55 7348          1287547905079 arbiter
(_unit VERILOG 6.326.6.249 (arbiter 0 4 (arbiter 0 4 ))
	(_version v32)
	(_time 1287547904796 2010.10.20 00:11:44)
	(_source (\./../../../arbiter/arbiter.v\ VERILOG (\./../../../arbiter/arbiter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_entity
		(_time 1287547904796)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~0 0 15 \2'd0\ (_entity -1 (_constant \2'd0\))))
		(_type (_internal ~vector~1 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal GRANT ~vector~1 0 15 \2'd1\ (_entity -1 (_constant \2'd1\))))
		(_type (_internal ~vector~2 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p0 ~vector~2 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~3 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p1 ~vector~3 0 17 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p2 ~vector~4 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p3 ~vector~5 0 19 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal skip_wait ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 9 (_array ~wire ((_range  10)))))
		(_port (_internal read_request ~[3:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_request ~[3:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 11 (_array ~reg ((_range  11)))))
		(_port (_internal grant ~[3:0]reg~ 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memory_sel ~wire 0 12 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request_int ~[3:0]wire~ 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request ~[3:0]wire~ 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal grant_int ~[3:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal enable ~wire 0 30 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal read_enable ~wire 0 31 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal write_enable ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~[4-1:0]~ 0 35 (_array ~reg ((_downto (i 3) (i 0)) (_downto (i 3) (i 0))))))
		(_signal (_internal wait_states ~[3:0]reg~[4-1:0]~ 0 35 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_state ~[3:0]reg~ 0 36 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal wait_cnt ~[3:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 38 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal memsel ~reg 0 39 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#63_0 (_architecture 0 0 63 (_process (_alias ((request)(read_request)(write_request)))(_simple)
				(_target(10))
				(_sensitivity(3)(4))
			)))
			(#ASSIGN#64_1 (_architecture 1 0 64 (_process (_simple)
				(_target(9(3)))
			)))
			(#ASSIGN#65_2 (_architecture 2 0 65 (_process (_simple)
				(_target(9(d_2_0)))
				(_sensitivity(9(d_3_1))(10(d_3_1)))
			)))
			(#ASSIGN#66_3 (_architecture 3 0 66 (_process (_alias ((read_enable)(read_request)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#67_4 (_architecture 4 0 67 (_process (_alias ((write_enable)(write_request)))(_simple)
				(_target(14))
				(_sensitivity(4))
			)))
			(#ASSIGN#68_5 (_architecture 5 0 68 (_process (_alias ((grant_int)(request_int)(request)))(_simple)
				(_target(11))
				(_sensitivity(9)(10))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_alias ((memory_sel)(memsel)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ALWAYS#71_7 (_architecture 7 0 71 (_process 
				(_target(16(0))(16(1))(16(2))(16(3)))
				(_read(0)(1))
			)))
			(#ALWAYS#80_8 (_architecture 8 0 80 (_process 
				(_target(19)(5)(20)(7)(8)(18))
				(_read(0)(1)(19)(13)(14)(11)(2)(16(3))(16(2))(16(1))(16(0))(18))
				(_monitor)
			)))
			(#INTERNAL#0_9 (_internal 9 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . arbiter 12 -1)

)
I 000046 55 8583          1287547906609 cache
(_unit VERILOG 6.326.6.249 (cache 0 6 (cache 0 6 ))
	(_version v32)
	(_time 1287547906281 2010.10.20 00:11:46)
	(_source (\./../../../cache/cache.v\ VERILOG (\./../../../cache/cache.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287547906281)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal words ~vector~0 0 25 \64\ (_entity -1 (_constant \64\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal asize ~vector~1 0 25 \6\ (_entity -1 (_constant \6\))))
		(_type (_internal ~vector~2 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bytes ~vector~2 0 26 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~3 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bsize ~vector~3 0 26 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal read_mem ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant_mem ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready_mem ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 15 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal mem_databus ~[31:0]wire~ 0 15 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal mem_adbus ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read ~wire 0 19 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 20 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal write ~[3:0]wire~ 0 20 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 23 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal adbus ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:words-1]~ 0 28 (_array ~reg ((_range  8)(_downto (i 31) (i 0))))))
		(_signal (_internal ram ~[31:0]reg~[0:words-1]~ 0 28 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_array ~reg ((_range  9)(_range  10)))))
		(_signal (_internal tag ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:words-1]~ 0 30 (_array ~reg ((_range  11)(_to (i 0) (i 0))))))
		(_signal (_internal valid ~reg[0:words-1]~ 0 30 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hit ~reg 0 32 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[asize-1:0]wire~ 0 34 (_array ~wire ((_range  12)))))
		(_signal (_internal set ~[asize-1:0]wire~ 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ce ~wire 0 35 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_data ~[31:0]reg~ 0 38 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.databus ~[31:0]reg~ 0 39 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal ram_write.write ~[3:0]reg~ 0 40 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.hit ~reg 0 41 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_write ~[31:0]reg~ 0 0 (_subprogram ram_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.write ~[3:0]reg~ 0 71 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.hit ~reg 0 72 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.valid_write ~reg 0 0 (_subprogram valid_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal ram_write 5 0 37 (_architecture (_function)(_target(25))
				(_read(24)(23)(22(d_31_24))(21(d_23_0))(21(d_31_24))(22(d_23_16))(21(d_15_0))(21(d_31_16))(22(d_15_8))(21(d_7_0))(21(d_31_8))(22(d_7_0))(22(d_31_16))(22(d_15_0))(22)(21))(_monitor(23))
			))
			(_internal valid_write 6 0 70 (_architecture (_function)(_target(28))
				(_read(27)(26))(_monitor(26))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#34_0 (_architecture 0 0 34 (_process (_simple)
				(_target(19))
				(_sensitivity(12(_range 13)))
			)))
			(#ASSIGN#91_1 (_architecture 1 0 91 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(11))
				(_sensitivity(17))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((mem_databus)(mem_databus_txd)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
			(#ASSIGN#94_3 (_architecture 3 0 94 (_process (_simple)
				(_target(20))
				(_sensitivity(12(d_31_29)))
			)))
			(#ALWAYS#96_4 (_architecture 4 0 96 (_process 
				(_target(17)(18)(6)(1)(2)(9)(10)(16)(13)(14)(15))
				(_read(0)(7)(8)(14)(19)(12(_range 14))(15)(16)(13)(20)(11)(12(_range 15))(3)(12)(4)(12(_range 16))(5)(12(_range 17)))
				(_call(0)(1))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ram_write function 0 37
		)
		(_unit valid_write function 0 70
		)
		(_unit request begin 0 108
		)
	)
	(_model . cache 18 -1)

)
I 000047 55 4206          1287547907937 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287547907671 2010.10.20 00:11:47)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287547907671)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#45_2 (_architecture 2 0 45 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
I 000048 55 14292         1287547909625 PPS_Top
(_unit VERILOG 6.326.6.249 (PPS_Top 0 3 (PPS_Top 0 3 ))
	(_version v32)
	(_time 1287547909156 2010.10.20 00:11:49)
	(_source (\./../../../processor/pps_top.v\ VERILOG (\./../../../processor/pps_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287547909156)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 3 (_array ~wire ((_range  5)))))
		(_port (_internal abus1 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal abus2 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal dbus1 ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2i ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2o ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst_addr ~[31:0]wire~ 0 14 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst ~[31:0]wire~ 0 15 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_addr ~[31:0]wire~ 0 16 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data ~[31:0]wire~ 0 17 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_out ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_in ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 21 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal select ~[3:0]wire~ 0 21 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_databus ~[31:0]wire~ 0 23 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_adbus ~[31:0]wire~ 0 24 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal grant_mem ~[3:0]wire~ 0 25 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_write ~[3:0]wire~ 0 26 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ic_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_read_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_write_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_write_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_read_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_write_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_n ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_pc ~[31:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_data ~[31:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_addr ~[31:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_en ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ready_mem ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_grant ~wire 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant ~wire 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal skip_wait ~wire 0 143 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs ~wire 0 151 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rwbar ~wire 0 152 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal hclk ~wire 0 158 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rcv ~wire 0 162 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_txd ~wire 0 163 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rdy ~wire 0 164 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \1 \ ~wire -1 59 (_internal (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \2 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \5 \ 0 147 (_uni ((49)(26)(50)(30)))))
		(_signal (_virtual \3 \ 0 146 (_uni ((48)(25)(27)(29)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#59_0 (_internal 0 0 59 (_process (_alias ((\1 \)(dc_write)))(_simple)
				(_target(46))
				(_sensitivity(17))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_alias ((dc_grant_mem)(grant_mem(2))))(_simple)
				(_target(18))
				(_sensitivity(16(2)))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((ic_grant_mem)(grant_mem(1))))(_simple)
				(_target(19))
				(_sensitivity(16(1)))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_alias ((dma_grant_mem)(grant_mem(0))))(_simple)
				(_target(20))
				(_sensitivity(16(0)))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Test_Sync 0 54 (_entity .  Test_Sync)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (dc_read))
			((data_write) (\1 \))
			((data_ready) (dc_ready))
			((inst_ready) (ic_ready))
			((pc) (inst_addr))
			((data) (data))
			((addr) (data_addr))
			((check_en) (check_en))
			((check_pc) (check_pc))
			((check_data) (check_data))
			((check_addr) (check_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation Processor 0 74 (_entity .  PPS_Processor)
		(_port
			((clk) (clk))
			((rst) (rst))
			((inst_addr) (inst_addr))
			((inst_read) (ic_read))
			((inst_ready) (ic_ready))
			((inst) (inst))
			((data_addr) (data_addr))
			((data) (data))
			((bwe) (dc_write))
			((data_read) (dc_read))
			((data_ready) (dc_ready))
		)
		(_strength strong0 strong1)
	)
	(_instantiation icache 0 96 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (ic_read_mem))
			((write_mem) (ic_write_mem))
			((grant_mem) (ic_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (ic_read))
			((write) (\2 \))
			((ready) (ic_ready))
			((grant) (ic_grant))
			((databus) (inst))
			((adbus) (inst_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dcache 0 118 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (dc_read_mem))
			((write_mem) (dc_write_mem))
			((grant_mem) (dc_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (dc_read))
			((write) (dc_write))
			((ready) (dc_ready))
			((grant) (dc_grant))
			((databus) (data))
			((adbus) (data_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation arbiter 0 140 (_entity .  arbiter)
		(_port
			((clk) (clk))
			((rst) (rst))
			((skip_wait) (skip_wait))
			((read_request) (\3 \))
			((write_request) (\5 \))
			((grant) (grant_mem))
			((memory_sel) (cs))
			((rwbar) (rwbar))
			((ready) (ready_mem))
		)
		(_strength strong0 strong1)
	)
	(_instantiation host 0 156 (_entity .  host)
		(_port
			((clk) (clk))
			((hclk) (hclk))
			((adbus) (mem_adbus))
			((databus) (mem_databus))
			((rw_n) (rw_n))
			((data_rcv) (dev_rcv))
			((data_txd) (dev_txd))
			((data_rdy) (dev_rdy))
			((dev_out) (dev_out))
			((dev_in) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation addr_decode 0 169 (_entity .  addr_decode)
		(_port
			((adbus) (mem_adbus))
			((active) (skip_wait))
			((select) (select))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dma_controller 0 175 (_entity .  dma_controller)
		(_port
			((clk) (clk))
			((rst) (rst))
			((read_mem) (dma_read_mem))
			((write_mem) (dma_write_mem))
			((databus) (mem_databus))
			((adbus) (mem_adbus))
			((ready) (ready_mem))
			((grant) (dma_grant_mem))
			((status_wr) (dc_write))
			((status_rd) (dc_read))
			((select_reg) (select))
			((error1) (\8 \))
			((error2) (\9 \))
			((dev_rdy) (dev_rdy))
			((dma_rcv) (dev_rcv))
			((dma_txd) (dev_txd))
			((dev_wdata) (dev_out))
			((dev_rdata) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation SRAM 0 214 (_entity .  memory)
		(_port
			((clk) (clk))
			((cs) (cs))
			((rwbar) (rwbar))
			((adbus) (mem_adbus(d_12_2)))
			((databus) (mem_databus))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Top 6 -1)

)
I 000054 55 18494         1287547911204 PPS_Processor
(_unit VERILOG 6.326.6.249 (PPS_Processor 0 2 (PPS_Processor 0 2 ))
	(_version v32)
	(_time 1287547910734 2010.10.20 00:11:50)
	(_source (\./../../../processor/pps_processor.v\ VERILOG (\./../../../processor/pps_processor.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287547910734)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_addr ~[31:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~wire 0 30 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_addr ~[31:0]wire~ 0 34 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data ~[31:0]wire~ 0 35 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 36 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_ready ~wire 0 37 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 38 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal bwe ~[3:0]wire~ 0 38 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_PC_out ~[31:0]wire~ 0 40 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_inst_out ~[31:0]wire~ 0 41 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal IF_inst_in ~[31:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 44 (_array ~wire ((_range  7)))))
		(_signal (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_array ~wire ((_range  8)))))
		(_signal (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_array ~wire ((_range  9)))))
		(_signal (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_array ~wire ((_range  10)))))
		(_signal (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_array ~wire ((_range  11)))))
		(_signal (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop0_out ~[31:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop1_out ~[31:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop2_out ~[31:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_bra_tgt_out ~[31:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 53 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal ID_inst_rd_out ~[4:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstomp_out ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstall_out ~wire 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_STData_out ~[31:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut_out ~[31:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_LDData_in ~[31:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_LDData_out ~[31:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_Addr_out ~[31:0]wire~ 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_inst_rd_out ~[4:0]wire~ 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bflag_out ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_RegWrite_out ~wire 0 68 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_in ~[31:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_MUXOut_out ~[31:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_STData_out ~[31:0]wire~ 0 72 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_out ~[31:0]wire~ 0 73 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_LDData_in ~[31:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_inst_rd_out ~[4:0]wire~ 0 75 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memwr_out ~wire 0 76 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memop_out ~wire 0 77 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_RegWrite_out ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_inst_rd_out ~[4:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bwe_out ~[3:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MEM_bwe_out ~[3:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_write ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#88_0 (_architecture 0 0 88 (_process (_alias ((inst_addr)(IF_PC_out)))(_simple)
				(_target(2))
				(_sensitivity(11))
			)))
			(#ASSIGN#90_1 (_architecture 1 0 90 (_process (_alias ((data_addr)(EX_Addr_out)))(_simple)
				(_target(6))
				(_sensitivity(33))
			)))
			(#ASSIGN#93_2 (_architecture 2 0 93 (_process (_simple)
				(_target(7))
				(_sensitivity(51)(26))
			)))
			(#ASSIGN#96_3 (_architecture 3 0 96 (_process (_alias ((EX_LDData_in)(data)))(_simple)
				(_target(31))
				(_sensitivity(7))
			)))
			(#ASSIGN#99_4 (_architecture 4 0 99 (_process (_alias ((IF_inst_in)(inst)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_simple)
				(_target(10))
				(_sensitivity(51)(49))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation MI 0 105 (_entity .  Memory_Interface)
		(_port
			((clk) (clk))
			((rst) (rst))
			((memwr) (ID_memwr_out))
			((memop) (ID_memop_out))
			((inst_ready) (inst_ready))
			((data_ready) (data_ready))
			((inst_read) (inst_read))
			((data_read) (data_read))
			((data_write) (data_write))
		)
		(_strength strong0 strong1)
	)
	(_instantiation IF 0 117 (_entity .  PPS_Fetch)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((Pstomp) (ID_Pstomp_out))
			((bra_tgt) (ID_bra_tgt_out))
			((IF_inst_in) (IF_inst_in))
			((IF_inst_out) (IF_inst_out))
			((IF_PC_out) (IF_PC_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation ID 0 134 (_entity .  PPS_Decode)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((data_read) (data_read))
			((data_write) (data_write))
			((ID_inst_in) (IF_inst_out))
			((ID_PC_in) (IF_PC_out))
			((EX_bflag_in) (EX_bflag_out))
			((WB_RF_Wdata_in) (WB_RF_Wdata_out))
			((WB_inst_rd_in) (WB_inst_rd_out))
			((WB_RegWrite_in) (WB_RegWrite_out))
			((ID_MUXop0_out) (ID_MUXop0_out))
			((ID_MUXop1_out) (ID_MUXop1_out))
			((ID_MUXop2_out) (ID_MUXop2_out))
			((ID_inst_rd_out) (ID_inst_rd_out))
			((ID_aluop_out) (ID_aluop_out))
			((ID_RegWrite_out) (ID_RegWrite_out))
			((ID_memop_out) (ID_memop_out))
			((ID_memop_type_out) (ID_memop_type_out))
			((ID_memwr_out) (ID_memwr_out))
			((ID_Pstomp_out) (ID_Pstomp_out))
			((ID_bra_tgt_out) (ID_bra_tgt_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation EXE 0 165 (_entity .  PPS_Execute)
		(_port
			((clk) (clk))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((EX_MUXop0_in) (ID_MUXop0_out))
			((EX_MUXop1_in) (ID_MUXop1_out))
			((EX_MUXop2_in) (ID_MUXop2_out))
			((EX_inst_rd_in) (ID_inst_rd_out))
			((EX_aluop_in) (ID_aluop_out))
			((EX_RegWrite_in) (ID_RegWrite_out))
			((EX_memop_in) (ID_memop_out))
			((EX_memop_type_in) (ID_memop_type_out))
			((EX_memwr_in) (ID_memwr_out))
			((EX_LDData_in) (EX_LDData_in))
			((EX_ALUOut_out) (EX_ALUOut_out))
			((EX_Addr_out) (EX_Addr_out))
			((EX_STData_out) (EX_STData_out))
			((EX_LDData_out) (EX_LDData_out))
			((EX_bwe_out) (EX_bwe_out))
			((EX_inst_rd_out) (EX_inst_rd_out))
			((EX_memop_out) (EX_memop_out))
			((EX_memop_type_out) (EX_memop_type_out))
			((EX_memwr_out) (EX_memwr_out))
			((EX_RegWrite_out) (EX_RegWrite_out))
			((EX_bflag_out) (EX_bflag_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation MEM 0 196 (_entity .  PPS_Memory)
		(_port
			((MEM_ALUOut_in) (EX_ALUOut_out))
			((MEM_STData_in) (EX_STData_out))
			((MEM_inst_rd_in) (EX_inst_rd_out))
			((MEM_RegWrite_in) (EX_RegWrite_out))
			((MEM_memop_in) (EX_memop_out))
			((MEM_memop_type_in) (EX_memop_type_out))
			((MEM_memwr_in) (EX_memwr_out))
			((MEM_MUXOut_out) (MEM_MUXOut_out))
			((MEM_inst_rd_out) (MEM_inst_rd_out))
			((MEM_RegWrite_out) (MEM_RegWrite_out))
			((MEM_Addr_in) (EX_ALUOut_out))
			((MEM_LDData_in) (EX_LDData_out))
			((MEM_Addr_out) (MEM_Addr_out))
			((MEM_memwr_out) (MEM_memwr_out))
			((MEM_memop_out) (MEM_memop_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation WB 0 223 (_entity .  PPS_WriteBack)
		(_port
			((WB_inst_rd_in) (MEM_inst_rd_out))
			((WB_RegWrite_in) (MEM_RegWrite_out))
			((WB_RF_Wdata_in) (MEM_MUXOut_out))
			((WB_inst_rd_out) (WB_inst_rd_out))
			((WB_RegWrite_out) (WB_RegWrite_out))
			((WB_RF_Wdata_out) (WB_RF_Wdata_out))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Processor 12 -1)

)
I 000057 55 3695          1287547912781 Memory_Interface
(_unit VERILOG 6.326.6.249 (Memory_Interface 0 4 (Memory_Interface 0 4 ))
	(_version v32)
	(_time 1287547912312 2010.10.20 00:11:52)
	(_source (\./../../../processor/memory_interface.v\ VERILOG (\./../../../processor/memory_interface.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1287547912312)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memwr ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memop ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_read ~reg 0 17 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(5))
				(_read(0)(1)(6)(7)(8)(4)(5))
			)))
			(#ALWAYS#41_1 (_architecture 1 0 41 (_process 
				(_target(10))
				(_read(0)(1)(6)(7))
			)))
			(#ALWAYS#50_2 (_architecture 2 0 50 (_process 
				(_target(9))
				(_read(0)(1)(6)(8))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_alias ((data_write)(mem_write)(memop)(memwr)))(_simple)
				(_target(8))
				(_sensitivity(9)(3)(2))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_alias ((data_read)(mem_read)(memop)(memwr)))(_simple)
				(_target(7))
				(_sensitivity(10)(3)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Memory_Interface 6 -1)

)
I 000050 55 4627          1287547914547 PPS_Fetch
(_unit VERILOG 6.326.6.249 (PPS_Fetch 0 3 (PPS_Fetch 0 3 ))
	(_version v32)
	(_time 1287547914078 2010.10.20 00:11:54)
	(_source (\./../../../processor/pps_fetch.v\ VERILOG (\./../../../processor/pps_fetch.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287547914078)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Pstomp ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal bra_tgt ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_in ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_PC_out ~[31:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_plus4 ~[31:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_sel ~[31:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_en ~wire 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 37 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal PC ~[31:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(11))
				(_sensitivity(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_alias ((PC_sel)(Pstomp)(bra_tgt)(PC_plus4)))(_simple)
				(_target(12))
				(_sensitivity(6)(7)(11))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_alias ((IF_PC_out)(PC)))(_simple)
				(_target(10))
				(_sensitivity(14))
			)))
			(#ASSIGN#49_3 (_architecture 3 0 49 (_process (_alias ((IF_inst_out)(IF_inst_in)))(_simple)
				(_target(8))
				(_sensitivity(9))
			)))
			(#ASSIGN#52_4 (_architecture 4 0 52 (_process (_alias ((PC_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(13))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ALWAYS#54_5 (_architecture 5 0 54 (_process 
				(_target(14))
				(_read(0)(1)(13)(12))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_Fetch 7 -1)

)
I 000051 55 23197         1287547917141 PPS_Decode
(_unit VERILOG 6.326.6.249 (PPS_Decode 0 3 (PPS_Decode 0 3 ))
	(_version v32)
	(_time 1287547915890 2010.10.20 00:11:55)
	(_source (\./../../../processor/pps_decode.v\ VERILOG (\./../../../processor/pps_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 47))
	(_entity
		(_time 1287547915890)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 33 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 33 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 34 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 34 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 35 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 35 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 36 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 36 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 37 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 37 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 38 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 38 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 39 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 39 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 40 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 40 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 41 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 42 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 43 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 44 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 45 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 46 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 47 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 48 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 48 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 49 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 49 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 50 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 50 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_write ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 13 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal ID_inst_in ~[31:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_PC_in ~[31:0]wire~ 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_in ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 17 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_in ~wire 0 18 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop0_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop1_out ~[31:0]wire~ 0 21 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop2_out ~[31:0]wire~ 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_inst_rd_out ~[4:0]wire~ 0 23 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  47)))))
		(_port (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  48)))))
		(_port (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 25 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  49)))))
		(_port (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  50)))))
		(_port (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_array ~wire ((_range  51)))))
		(_port (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_Pstomp_out ~wire 0 29 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_bra_tgt_out ~[31:0]wire~ 0 31 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall_reg ~reg 0 87 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall ~wire 0 88 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal insert_bubble ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_PC_plus4 ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MUXop1_out ~[31:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MUXop2_out ~[31:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal JMP_target ~[31:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal JR_target ~[31:0]wire~ 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal BRA_target ~[31:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:59]wire~ 0 105 (_array ~wire ((_range  52)))))
		(_signal (_internal ID_inst_decode ~[0:59]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_imm31 ~[31:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rs ~[4:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rt ~[4:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rd ~[4:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_sa ~[4:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 113 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal ID_inst_imm ~[15:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 114 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal ID_inst_jmp_imm ~[25:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rdata1 ~[31:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Rdata2 ~[31:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wdata ~[31:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wd ~[31:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd1 ~[31:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd2 ~[31:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wa ~[4:0]wire~ 0 122 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra1 ~[4:0]wire~ 0 123 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra2 ~[4:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren1 ~wire 0 125 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren2 ~wire 0 126 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wen ~wire 0 127 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 129 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_array ~wire ((_range  53)))))
		(_signal (_internal bra_type ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_array ~wire ((_range  54)))))
		(_signal (_internal bra_lnk ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal alu_op ~[ALU_OP_SIZE-1:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op ~[MEM_OP_SIZE-1:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_wr ~[MEM_WR_SIZE-1:0]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_array ~wire ((_range  55)))))
		(_signal (_internal use_reg1 ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal use_reg2 ~[USE_REG1_SIZE-1:0]wire~ 0 136 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_array ~wire ((_range  56)))))
		(_signal (_internal imm1_sel ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_array ~wire ((_range  57)))))
		(_signal (_internal imm2_sel ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_array ~wire ((_range  58)))))
		(_signal (_internal sign_imm16 ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op_type ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 140 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rwe ~[RWE_SIZE-1:0]wire~ 0 141 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_array ~wire ((_range  59)))))
		(_signal (_internal dst_addr_sel ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#173_0 (_architecture 0 0 173 (_process (_alias ((RF_Ra1)(ID_inst_rs)))(_simple)
				(_target(47))
				(_sensitivity(34))
			)))
			(#ASSIGN#174_1 (_architecture 1 0 174 (_process (_alias ((RF_Ra2)(ID_inst_rt)))(_simple)
				(_target(48))
				(_sensitivity(35))
			)))
			(#ASSIGN#177_2 (_architecture 2 0 177 (_process (_alias ((RF_Wa)(WB_inst_rd_in)))(_simple)
				(_target(46))
				(_sensitivity(10))
			)))
			(#ASSIGN#181_3 (_architecture 3 0 181 (_process (_alias ((RF_Wd)(WB_RF_Wdata_in)))(_simple)
				(_target(43))
				(_sensitivity(9))
			)))
			(#ASSIGN#184_4 (_architecture 4 0 184 (_process (_alias ((RF_Wen)(WB_RegWrite_in)))(_simple)
				(_target(51))
				(_sensitivity(11))
			)))
			(#ASSIGN#185_5 (_architecture 5 0 185 (_process (_simple)
				(_target(49))
				(_sensitivity(58))
			)))
			(#ASSIGN#186_6 (_architecture 6 0 186 (_process (_simple)
				(_target(50))
				(_sensitivity(59))
			)))
			(#ASSIGN#188_7 (_architecture 7 0 188 (_process (_alias ((ID_inst_rs)(ID_inst_in(d_25_21))))(_simple)
				(_target(34))
				(_sensitivity(6(d_25_21)))
			)))
			(#ASSIGN#189_8 (_architecture 8 0 189 (_process (_alias ((ID_inst_rt)(ID_inst_in(d_20_16))))(_simple)
				(_target(35))
				(_sensitivity(6(d_20_16)))
			)))
			(#ASSIGN#190_9 (_architecture 9 0 190 (_process (_alias ((ID_inst_rd)(ID_inst_in(d_15_11))))(_simple)
				(_target(36))
				(_sensitivity(6(d_15_11)))
			)))
			(#ASSIGN#191_10 (_architecture 10 0 191 (_process (_alias ((ID_inst_sa)(ID_inst_in(d_10_6))))(_simple)
				(_target(37))
				(_sensitivity(6(d_10_6)))
			)))
			(#ASSIGN#192_11 (_architecture 11 0 192 (_process (_alias ((ID_inst_imm)(ID_inst_in(d_15_0))))(_simple)
				(_target(38))
				(_sensitivity(6(d_15_0)))
			)))
			(#ASSIGN#193_12 (_architecture 12 0 193 (_process (_alias ((ID_inst_jmp_imm)(ID_inst_in(d_25_0))))(_simple)
				(_target(39))
				(_sensitivity(6(d_25_0)))
			)))
			(#ASSIGN#198_13 (_architecture 13 0 198 (_process (_simple)
				(_target(53))
				(_sensitivity(32(_range 60)))
			)))
			(#ASSIGN#200_14 (_architecture 14 0 200 (_process (_simple)
				(_target(54))
				(_sensitivity(32(_range 61)))
			)))
			(#ASSIGN#203_15 (_architecture 15 0 203 (_process (_simple)
				(_target(55))
				(_sensitivity(32(_range 62)))
			)))
			(#ASSIGN#206_16 (_architecture 16 0 206 (_process (_simple)
				(_target(56))
				(_sensitivity(32(_range 63)))
			)))
			(#ASSIGN#210_17 (_architecture 17 0 210 (_process (_simple)
				(_target(57))
				(_sensitivity(32(_range 64)))
			)))
			(#ASSIGN#216_18 (_architecture 18 0 216 (_process (_simple)
				(_target(63))
				(_sensitivity(32(_range 65)))
			)))
			(#ASSIGN#224_19 (_architecture 19 0 224 (_process (_simple)
				(_target(58))
				(_sensitivity(32(_range 66)))
			)))
			(#ASSIGN#232_20 (_architecture 20 0 232 (_process (_simple)
				(_target(59))
				(_sensitivity(32(_range 67)))
			)))
			(#ASSIGN#241_21 (_architecture 21 0 241 (_process (_simple)
				(_target(60))
				(_sensitivity(32(_range 68)))
			)))
			(#ASSIGN#251_22 (_architecture 22 0 251 (_process (_simple)
				(_target(61))
				(_sensitivity(32(_range 69)))
			)))
			(#ASSIGN#261_23 (_architecture 23 0 261 (_process (_simple)
				(_target(62))
				(_sensitivity(32(_range 70)))
			)))
			(#ASSIGN#272_24 (_architecture 24 0 272 (_process (_simple)
				(_target(64))
				(_sensitivity(32(_range 71)))
			)))
			(#ASSIGN#284_25 (_architecture 25 0 284 (_process (_simple)
				(_target(65))
				(_sensitivity(32(_range 72)))
			)))
			(#ASSIGN#288_26 (_architecture 26 0 288 (_process (_simple)
				(_target(26))
				(_sensitivity(7))
			)))
			(#ASSIGN#289_27 (_architecture 27 0 289 (_process (_alias ((JR_target)(RF_Rd1)))(_simple)
				(_target(30))
				(_sensitivity(44))
			)))
			(#ASSIGN#290_28 (_architecture 28 0 290 (_process (_simple)
				(_target(31))
				(_sensitivity(26)(38(15))(38))
			)))
			(#ASSIGN#291_29 (_architecture 29 0 291 (_process (_simple)
				(_target(29))
				(_sensitivity(26(d_31_28))(39))
			)))
			(#ASSIGN#295_30 (_architecture 30 0 295 (_process (_simple)
				(_target(22))
				(_sensitivity(53(0))(31)(53(1))(30)(53(2))(29))
			)))
			(#ASSIGN#298_31 (_architecture 31 0 298 (_process (_simple)
				(_target(52))
				(_sensitivity(62)(38(15)))
			)))
			(#ASSIGN#299_32 (_architecture 32 0 299 (_process (_simple)
				(_target(33))
				(_sensitivity(52)(38))
			)))
			(#ASSIGN#302_33 (_architecture 33 0 302 (_process (_alias ((ID_MUXop0_out)(RF_Rd2)))(_simple)
				(_target(12))
				(_sensitivity(45))
			)))
			(#ASSIGN#303_34 (_architecture 34 0 303 (_process (_simple)
				(_target(13))
				(_sensitivity(60)(37)(44))
			)))
			(#ASSIGN#304_35 (_architecture 35 0 304 (_process (_alias ((ID_MUXop2_out)(imm2_sel)(mem_op)(ID_inst_imm31)(bra_lnk)(ID_PC_plus4)(RF_Rd2)))(_simple)
				(_target(14))
				(_sensitivity(61)(56)(33)(54)(26)(45))
			)))
			(#ASSIGN#310_36 (_architecture 36 0 310 (_process (_simple)
				(_target(15))
				(_sensitivity(65)(35)(36))
			)))
			(#ASSIGN#312_37 (_architecture 37 0 312 (_process (_simple)
				(_target(16))
				(_sensitivity(55))
			)))
			(#ASSIGN#313_38 (_architecture 38 0 313 (_process (_simple)
				(_target(25))
			)))
			(#ASSIGN#316_39 (_architecture 39 0 316 (_process (_simple)
				(_target(19))
				(_sensitivity(63))
			)))
			(#ASSIGN#317_40 (_architecture 40 0 317 (_process (_simple)
				(_target(20))
				(_sensitivity(25)(57))
			)))
			(#ASSIGN#320_41 (_architecture 41 0 320 (_process (_alias ((ID_Pstomp_out)(insert_bubble)(stall_reg)(bra_type(1))(bra_type(2))(bra_type(0))(EX_bflag_in)))(_simple)
				(_target(21))
				(_sensitivity(25)(23)(53(1))(53(2))(53(0))(8))
			)))
			(#ASSIGN#321_42 (_architecture 42 0 321 (_process (_simple)
				(_target(18))
				(_sensitivity(25)(23)(56))
			)))
			(#ASSIGN#322_43 (_architecture 43 0 322 (_process (_simple)
				(_target(17))
				(_sensitivity(25)(1)(23)(64))
			)))
			(#ALWAYS#325_44 (_architecture 44 0 325 (_process 
				(_target(23))
				(_read(0)(24))
			)))
			(#ASSIGN#328_45 (_architecture 45 0 328 (_process (_alias ((stall)(rst)(ID_Pstomp_out)))(_simple)
				(_target(24))
				(_sensitivity(1)(21))
			)))
			(#INTERNAL#0_46 (_internal 46 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Decoder 0 147 (_entity .  Decoder)
		(_port
			((inst_code) (ID_inst_in))
			((inst_decode) (ID_inst_decode))
		)
		(_strength strong0 strong1)
	)
	(_instantiation RegFile 0 156 (_entity .  RegFile)
		(_port
			((clk) (clk))
			((rst) (rst))
			((Wen) (RF_Wen))
			((Wa) (RF_Wa))
			((Wd) (RF_Wd))
			((Ren1) (RF_Ren1))
			((Ra1) (RF_Ra1))
			((Rd1) (RF_Rd1))
			((Ren2) (RF_Ren2))
			((Ra2) (RF_Ra2))
			((Rd2) (RF_Rd2))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Decode 73 -1)

)
I 000052 55 12657         1287547918812 PPS_Execute
(_unit VERILOG 6.326.6.249 (PPS_Execute 0 2 (PPS_Execute 0 2 ))
	(_version v32)
	(_time 1287547918312 2010.10.20 00:11:58)
	(_source (\./../../../processor/pps_execute.v\ VERILOG (\./../../../processor/pps_execute.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287547918312)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal data_ready ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 28 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_in ~[4:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 29 (_array ~wire ((_range  11)))))
		(_port (_internal EX_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_array ~wire ((_range  12)))))
		(_port (_internal EX_aluop_in ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_array ~wire ((_range  13)))))
		(_port (_internal EX_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_array ~wire ((_range  14)))))
		(_port (_internal EX_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_array ~wire ((_range  15)))))
		(_port (_internal EX_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 34 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal EX_MUXop0_in ~[31:0]wire~ 0 34 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_MUXop1_in ~[31:0]wire~ 0 35 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_MUXop2_in ~[31:0]wire~ 0 36 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_LDData_in ~[31:0]wire~ 0 39 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 40 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal EX_ALUOut_out ~[31:0]reg~ 0 40 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]reg~ 0 41 (_array ~reg ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_out ~[4:0]reg~ 0 41 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_array ~reg ((_range  16)))))
		(_port (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_array ~reg ((_range  17)))))
		(_port (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_RegWrite_out ~reg 0 44 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_LDData_out ~[31:0]reg~ 0 46 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_Addr_out ~[31:0]wire~ 0 47 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_STData_out ~[31:0]wire~ 0 48 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 49 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal EX_bwe_out ~[3:0]wire~ 0 49 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 50 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_out ~wire 0 51 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut ~[31:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_in ~[31:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal overflow ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal PipeReg_en ~wire 0 57 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_inter ~[31:0]reg~ 0 59 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 60 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal EX_bwe_inter ~[3:0]reg~ 0 60 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#73_0 (_architecture 0 0 73 (_process (_alias ((PipeReg_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(30))
				(_sensitivity(3)(4)(1)(2))
			)))
			(#ALWAYS#75_1 (_architecture 1 0 75 (_process 
				(_target(16)(19)(15)(17)(18)(20))
				(_read(0)(30)(5)(6)(26)(10)(8)(14)(3)(4))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((EX_Addr_out)(EX_ALUOut)))(_simple)
				(_target(21))
				(_sensitivity(26))
			)))
			(#ASSIGN#95_3 (_architecture 3 0 95 (_process (_alias ((EX_STData_in)(EX_MUXop0_in)))(_simple)
				(_target(27))
				(_sensitivity(11))
			)))
			(#ASSIGN#96_4 (_architecture 4 0 96 (_process (_alias ((EX_STData_out)(EX_STData_inter)))(_simple)
				(_target(22))
				(_sensitivity(31))
			)))
			(#ASSIGN#99_5 (_architecture 5 0 99 (_process (_simple)
				(_target(24))
				(_sensitivity(9))
			)))
			(#ASSIGN#104_6 (_architecture 6 0 104 (_process (_simple)
				(_target(28))
				(_sensitivity(8)(9))
			)))
			(#ASSIGN#105_7 (_architecture 7 0 105 (_process (_simple)
				(_target(23))
				(_sensitivity(28)(32))
			)))
			(#ALWAYS#107_8 (_architecture 8 0 107 (_process 
				(_target(32))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10))
			)))
			(#ALWAYS#144_9 (_architecture 9 0 144 (_process 
				(_target(31))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10)(27))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_1_0)))
	
	(_defparam
	)
	(_scope
	)
	(_instantiation ALU 0 63 (_entity .  ALU)
		(_port
			((op1) (EX_MUXop1_in))
			((op2) (EX_MUXop2_in))
			((ctrl) (EX_aluop_in))
			((res) (EX_ALUOut))
			((bflag) (EX_bflag_out))
			((overflow) (overflow))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Execute 18 -1)

)
I 000051 55 8963          1287547920579 PPS_Memory
(_unit VERILOG 6.326.6.249 (PPS_Memory 0 2 (PPS_Memory 0 2 ))
	(_version v32)
	(_time 1287547920078 2010.10.20 00:12:00)
	(_source (\./../../../processor/pps_memory.v\ VERILOG (\./../../../processor/pps_memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287547920078)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal MEM_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  8)))))
		(_port (_internal MEM_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  9)))))
		(_port (_internal MEM_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  10)))))
		(_port (_internal MEM_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  11)))))
		(_port (_internal MEM_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal MEM_ALUOut_in ~[31:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_STData_in ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal MEM_Addr_in ~[31:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_LDData_in ~[31:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_Addr_out ~[31:0]wire~ 0 35 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 36 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 37 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_MUXOut_out ~[31:0]wire~ 0 40 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_inst_rd_out ~[4:0]wire~ 0 41 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_RegWrite_out ~wire 0 43 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 68 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal MEM_LDData_inter ~[31:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#72_0 (_architecture 0 0 72 (_process (_alias ((MEM_Addr_out)(MEM_Addr_in)))(_simple)
				(_target(9))
				(_sensitivity(7))
			)))
			(#ASSIGN#73_1 (_architecture 1 0 73 (_process (_simple)
				(_target(10))
				(_sensitivity(4))
			)))
			(#ASSIGN#74_2 (_architecture 2 0 74 (_process (_simple)
				(_target(11))
				(_sensitivity(2))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_alias ((MEM_MUXOut_out)(MEM_memop_in)(MEM_LDData_inter)(MEM_ALUOut_in)))(_simple)
				(_target(12))
				(_sensitivity(2)(15)(5))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_alias ((MEM_inst_rd_out)(MEM_inst_rd_in)))(_simple)
				(_target(13))
				(_sensitivity(0))
			)))
			(#ASSIGN#79_5 (_architecture 5 0 79 (_process (_simple)
				(_target(14))
				(_sensitivity(1))
			)))
			(#ALWAYS#88_6 (_architecture 6 0 88 (_process 
				(_target(15))
				(_read(7(1))(8(31))(8(d_31_16))(8(15))(8(d_15_0))(8(d_31_24))(8(23))(8(d_23_16))(8(d_15_8))(8(7))(8(d_7_0)))
				(_sensitivity(7(d_1_0))(3)(8))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
				(_part(7(d_1_0)))
	
	(_defparam
	)
	(_model . PPS_Memory 12 -1)

)
I 000054 55 6373          1287547922407 PPS_WriteBack
(_unit VERILOG 6.326.6.249 (PPS_WriteBack 0 2 (PPS_WriteBack 0 2 ))
	(_version v32)
	(_time 1287547921890 2010.10.20 00:12:01)
	(_source (\./../../../processor/pps_writeback.v\ VERILOG (\./../../../processor/pps_writeback.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287547921890)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  4)))))
		(_port (_internal WB_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 25 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_inst_rd_out ~[4:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 30 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#41_0 (_architecture 0 0 41 (_process (_alias ((WB_RF_Wdata_out)(WB_RF_Wdata_in)))(_simple)
				(_target(5))
				(_sensitivity(2))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(1))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((WB_inst_rd_out)(WB_inst_rd_in)))(_simple)
				(_target(3))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_WriteBack 5 -1)

)
I 000050 55 6047          1287547924093 Test_Sync
(_unit VERILOG 6.326.6.249 (Test_Sync 0 6 (Test_Sync 0 6 ))
	(_version v32)
	(_time 1287547923656 2010.10.20 00:12:03)
	(_source (\./../../../processor/test_sync.v\ VERILOG (\./../../../processor/test_sync.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287547923656)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal data ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal pc ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal addr ~[31:0]wire~ 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_en ~wire 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 23 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal check_pc ~[31:0]reg~ 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_data ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_addr ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly1 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly2 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_dly1 ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal addr_dly1 ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly1 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly2 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en1 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en2 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_en ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data_en ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#32_0 (_architecture 0 0 32 (_process (_alias ((pc_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(21))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((data_en)(data_read)(data_write)(data_ready)))(_simple)
				(_target(22))
				(_sensitivity(4)(5)(2))
			)))
			(#ALWAYS#37_2 (_architecture 2 0 37 (_process 
				(_target(13)(10))
				(_read(0)(21)(7)(13))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(15)(11))
				(_read(0)(22)(6)(15))
			)))
			(#ALWAYS#53_4 (_architecture 4 0 53 (_process 
				(_target(16)(12))
				(_read(0)(22)(8)(16))
			)))
			(#ALWAYS#61_5 (_architecture 5 0 61 (_process 
				(_target(17)(18)(19)(20))
				(_read(0)(1)(21)(4)(5)(17)(18))
			)))
			(#ASSIGN#94_6 (_architecture 6 0 94 (_process (_alias ((check_en)(check_en1)(check_en2)))(_simple)
				(_target(9))
				(_sensitivity(19)(20))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Test_Sync 8 -1)

)
I 000048 55 3997          1287547925953 RegFile
(_unit VERILOG 6.326.6.249 (RegFile 0 2 (RegFile 0 2 ))
	(_version v32)
	(_time 1287547925421 2010.10.20 00:12:05)
	(_source (\./../../../processor/regfile.v\ VERILOG (\./../../../processor/regfile.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287547925421)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Wen ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 6 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal Wa ~[4:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 7 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal Wd ~[31:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren1 ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra1 ~[4:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd1 ~[31:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren2 ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra2 ~[4:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd2 ~[31:0]wire~ 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:31]~ 0 47 (_array ~reg ((_to (i 0) (i 31)) (_downto (i 31) (i 0))))))
		(_signal (_internal RF_mem ~[31:0]reg~[0:31]~ 0 47 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#49_0 (_architecture 0 0 49 (_process 
				(_target(11(0))(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(11))(11(12))(11(13))(11(14))(11(15))(11(16))(11(17))(11(18))(11(19))(11(20))(11(21))(11(22))(11(23))(11(24))(11(25))(11(26))(11(27))(11(28))(11(29))(11(30))(11(31))(11))
				(_read(0)(1)(2)(3)(4))
			)))
			(#ASSIGN#94_1 (_architecture 1 0 94 (_process (_simple)
				(_target(7))
				(_sensitivity(5)(3)(6)(2)(4)(11))
			)))
			(#ASSIGN#95_2 (_architecture 2 0 95 (_process (_simple)
				(_target(10))
				(_sensitivity(8)(3)(9)(2)(4)(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . RegFile 4 -1)

)
I 000048 55 17037         1287547927641 Decoder
(_unit VERILOG 6.326.6.249 (Decoder 0 3 (Decoder 0 3 ))
	(_version v32)
	(_time 1287547927171 2010.10.20 00:12:07)
	(_source (\./../../../processor/decoder.v\ VERILOG (\./../../../processor/decoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287547927171)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INST_DE_WIDTH ~vector~0 0 5 \60\ (_entity -1 (_constant \60\))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_INVALID ~vector~1 0 8 \60'b0x0000000100000000000110x11\ (_entity -1 (_constant \60'b0x0000000100000000000110x11\))))
		(_type (_internal ~vector~2 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLL ~vector~2 0 11 \60'b010000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~3 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRL ~vector~3 0 12 \60'b01000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~4 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRA ~vector~4 0 13 \60'b0100000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~5 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLLV ~vector~5 0 14 \60'b010000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~6 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRLV ~vector~6 0 15 \60'b01000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~7 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRAV ~vector~7 0 16 \60'b0100000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~8 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JR ~vector~8 0 17 \60'b0100000000000000000000000000000000x0000000000000010000110x11\ (_entity -1 (_constant \60'b0100000000000000000000000000000000x0000000000000010000110x11\))))
		(_type (_internal ~vector~9 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JALR ~vector~9 0 18 \60'b0101000000000000000000000000000000x0000000000000010000101001\ (_entity -1 (_constant \60'b0101000000000000000000000000000000x0000000000000010000101001\))))
		(_type (_internal ~vector~10 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUB ~vector~10 0 25 \60'b01000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~11 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUBU ~vector~11 0 26 \60'b0100000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~12 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADD ~vector~12 0 27 \60'b0100000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~13 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDU ~vector~13 0 28 \60'b010000000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~14 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_AND ~vector~14 0 29 \60'b0100000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~15 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_NOR ~vector~15 0 32 \60'b0100000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~16 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_OR ~vector~16 0 33 \60'b010000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~17 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLT ~vector~17 0 34 \60'b010000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~18 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTU ~vector~18 0 35 \60'b01000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~19 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XOR ~vector~19 0 36 \60'b01000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~20 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZ ~vector~20 0 40 \60'b010000000000000000000001000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000001000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~21 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZAL ~vector~21 0 41 \60'b011000000000000000000001000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000000001000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~22 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZ ~vector~22 0 42 \60'b010000000000000000001000000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000001000000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~23 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZAL ~vector~23 0 43 \60'b011000000000000000001000000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000001000000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~24 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ORI ~vector~24 0 46 \60'b010000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~25 0 47 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDI ~vector~25 0 47 \60'b0100000000000000000000000000000x0000000010000010011101000\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000010011101000\))))
		(_type (_internal ~vector~26 0 48 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDIU ~vector~26 0 48 \60'b010000000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~27 0 49 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ANDI ~vector~27 0 49 \60'b0100000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~28 0 50 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BEQ ~vector~28 0 50 \60'b010000000000000000100000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000100000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~29 0 51 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGTZ ~vector~29 0 51 \60'b010000000000000000000100000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000100000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~30 0 52 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLEZ ~vector~30 0 52 \60'b010000000000000000000010000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000010000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~31 0 53 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BNE ~vector~31 0 53 \60'b010000000000000000010000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000010000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~32 0 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_J ~vector~32 0 54 \60'b1000000000000000000000000000000000x0000000000000000000110x11\ (_entity -1 (_constant \60'b1000000000000000000000000000000000x0000000000000000000110x11\))))
		(_type (_internal ~vector~33 0 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JAL ~vector~33 0 55 \60'b1001000000000000000000000000000000x0000000000000000000101010\ (_entity -1 (_constant \60'b1001000000000000000000000000000000x0000000000000000000101010\))))
		(_type (_internal ~vector~34 0 56 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LUI ~vector~34 0 56 \60'b010000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~35 0 57 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTI ~vector~35 0 57 \60'b010000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~36 0 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTIU ~vector~36 0 58 \60'b01000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~37 0 59 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LW ~vector~37 0 59 \60'h040000005000648\ (_entity -1 (_constant \60'h040000005000648\))))
		(_type (_internal ~vector~38 0 60 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SW ~vector~38 0 60 \60'b01000000000000000000000000000111000000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000111000000000000011001110x11\))))
		(_type (_internal ~vector~39 0 61 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LB ~vector~39 0 61 \60'h040000004200648\ (_entity -1 (_constant \60'h040000004200648\))))
		(_type (_internal ~vector~40 0 62 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LH ~vector~40 0 62 \60'h040000004800648\ (_entity -1 (_constant \60'h040000004800648\))))
		(_type (_internal ~vector~41 0 64 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LBU ~vector~41 0 64 \60'h040000004100648\ (_entity -1 (_constant \60'h040000004100648\))))
		(_type (_internal ~vector~42 0 65 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LHU ~vector~42 0 65 \60'h040000004400648\ (_entity -1 (_constant \60'h040000004400648\))))
		(_type (_internal ~vector~43 0 67 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SB ~vector~43 0 67 \60'b01000000000000000000000000000110001000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110001000000000011001110x11\))))
		(_type (_internal ~vector~44 0 68 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SH ~vector~44 0 68 \60'b01000000000000000000000000000110100000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110100000000000011001110x11\))))
		(_type (_internal ~vector~45 0 71 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XORI ~vector~45 0 71 \60'b01000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_code ~[31:0]wire~ 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_array ~reg ((_range  11)))))
		(_port (_internal inst_decode ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[5:0]wire~ 0 87 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal inst_op ~[5:0]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_func ~[5:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 89 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal inst_regimm ~[4:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rs ~[4:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rt ~[4:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rd ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_sa ~[4:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 94 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal inst_imm ~[15:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 95 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal inst_jmp_imm ~[25:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((inst_op)(inst_code(d_31_26))))(_simple)
				(_target(2))
				(_sensitivity(0(d_31_26)))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((inst_func)(inst_code(d_5_0))))(_simple)
				(_target(3))
				(_sensitivity(0(d_5_0)))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((inst_rs)(inst_code(d_25_21))))(_simple)
				(_target(5))
				(_sensitivity(0(d_25_21)))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((inst_rt)(inst_code(d_20_16))))(_simple)
				(_target(6))
				(_sensitivity(0(d_20_16)))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((inst_rd)(inst_code(d_15_11))))(_simple)
				(_target(7))
				(_sensitivity(0(d_15_11)))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((inst_sa)(inst_code(d_10_6))))(_simple)
				(_target(8))
				(_sensitivity(0(d_10_6)))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((inst_imm)(inst_code(d_15_0))))(_simple)
				(_target(9))
				(_sensitivity(0(d_15_0)))
			)))
			(#ASSIGN#107_7 (_architecture 7 0 107 (_process (_alias ((inst_jmp_imm)(inst_code(d_25_0))))(_simple)
				(_target(10))
				(_sensitivity(0(d_25_0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((inst_regimm)(inst_code(d_20_16))))(_simple)
				(_target(4))
				(_sensitivity(0(d_20_16)))
			)))
			(#ALWAYS#116_9 (_architecture 9 0 116 (_process 
				(_target(1))
				(_read)
				(_sensitivity(2)(3)(4))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Decoder 12 -1)

)
I 000044 55 10635         1287547929422 ALU
(_unit VERILOG 6.326.6.249 (ALU 0 4 (ALU 0 4 ))
	(_version v32)
	(_time 1287547928984 2010.10.20 00:12:08)
	(_source (\./../../../processor/alu.v\ VERILOG (\./../../../processor/alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1287547928984)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALUCTRL_WIDTH ~vector~0 0 13 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~1 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADD ~vector~1 0 18 \29'b10000000000000000000000000000\ (_entity -1 (_constant \29'b10000000000000000000000000000\))))
		(_type (_internal ~vector~2 0 19 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDU ~vector~2 0 19 \29'b01000000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000000\))))
		(_type (_internal ~vector~3 0 20 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUB ~vector~3 0 20 \29'b0100000000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000000\))))
		(_type (_internal ~vector~4 0 21 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBU ~vector~4 0 21 \29'b010000000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000000\))))
		(_type (_internal ~vector~5 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLT ~vector~5 0 24 \29'b01000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000\))))
		(_type (_internal ~vector~6 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLTU ~vector~6 0 25 \29'b0100000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000\))))
		(_type (_internal ~vector~7 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_EQ ~vector~7 0 26 \29'b010000000000000\ (_entity -1 (_constant \29'b010000000000000\))))
		(_type (_internal ~vector~8 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NEQ ~vector~8 0 27 \29'b01000000000000\ (_entity -1 (_constant \29'b01000000000000\))))
		(_type (_internal ~vector~9 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LTZ ~vector~9 0 28 \29'b0100000000000\ (_entity -1 (_constant \29'b0100000000000\))))
		(_type (_internal ~vector~10 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GTZ ~vector~10 0 29 \29'b010000000000\ (_entity -1 (_constant \29'b010000000000\))))
		(_type (_internal ~vector~11 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LEZ ~vector~11 0 30 \29'b01000000000\ (_entity -1 (_constant \29'b01000000000\))))
		(_type (_internal ~vector~12 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GEZ ~vector~12 0 31 \29'b0100000000\ (_entity -1 (_constant \29'b0100000000\))))
		(_type (_internal ~vector~13 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_AND ~vector~13 0 34 \29'b010000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000\))))
		(_type (_internal ~vector~14 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OR ~vector~14 0 35 \29'b01000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000\))))
		(_type (_internal ~vector~15 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XOR ~vector~15 0 36 \29'b0100000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000\))))
		(_type (_internal ~vector~16 0 37 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOR ~vector~16 0 37 \29'b010000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000\))))
		(_type (_internal ~vector~17 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLL ~vector~17 0 40 \29'b01000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000\))))
		(_type (_internal ~vector~18 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRL ~vector~18 0 41 \29'b0100000000000000000\ (_entity -1 (_constant \29'b0100000000000000000\))))
		(_type (_internal ~vector~19 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRA ~vector~19 0 42 \29'b010000000000000000\ (_entity -1 (_constant \29'b010000000000000000\))))
		(_type (_internal ~vector~20 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LUI ~vector~20 0 43 \29'b01000000000000000\ (_entity -1 (_constant \29'b01000000000000000\))))
		(_type (_internal ~vector~21 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OP2 ~vector~21 0 46 \29'b0100000000000000\ (_entity -1 (_constant \29'b0100000000000000\))))
		(_type (_internal ~[31:0]wire~ 0 5 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal op1 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal op2 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  14)))))
		(_port (_internal ctrl ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 7 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal res ~[31:0]reg~ 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal bflag ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal overflow ~wire 0 11 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]wire~ 0 62 (_array ~wire ((_downto (i 32) (i 0))))))
		(_signal (_internal res_add ~[32:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op1_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op2_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal nop2_sel ~wire 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op1 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op2 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shl ~[31:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shr ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 92 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal shamt ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_lui ~[31:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#70_0 (_architecture 0 0 70 (_process (_simple)
				(_target(12))
				(_sensitivity(2))
			)))
			(#ASSIGN#71_1 (_architecture 1 0 71 (_process (_alias ((sign_op1)(sign)(op1(31))))(_simple)
				(_target(10))
				(_sensitivity(12)(0(31)))
			)))
			(#ASSIGN#72_2 (_architecture 2 0 72 (_process (_alias ((sign_op2)(sign)(op2(31))))(_simple)
				(_target(11))
				(_sensitivity(12)(1(31)))
			)))
			(#ASSIGN#75_3 (_architecture 3 0 75 (_process (_simple)
				(_target(9))
				(_sensitivity(2))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_alias ((op2_inter)(sign_op2)(op2)))(_simple)
				(_target(8))
				(_sensitivity(11)(1))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_alias ((op1_inter)(sign_op1)(op1)))(_simple)
				(_target(7))
				(_sensitivity(10)(0))
			)))
			(#ASSIGN#78_6 (_architecture 6 0 78 (_process (_alias ((res_add)(nop2_sel)(op1_inter)(op2_inter)(op1_inter)(op2_inter)))(_simple)
				(_target(6))
				(_sensitivity(9)(7)(8))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_alias ((overflow)(res_add(31))(res_add(32))))(_simple)
				(_target(5))
				(_sensitivity(6(31))(6(32)))
			)))
			(#ASSIGN#95_8 (_architecture 8 0 95 (_process (_alias ((shamt)(op1(d_4_0))))(_simple)
				(_target(15))
				(_sensitivity(0(d_4_0)))
			)))
			(#ASSIGN#96_9 (_architecture 9 0 96 (_process (_alias ((res_shl)(op2)(shamt)))(_simple)
				(_target(13))
				(_sensitivity(1)(15))
			)))
			(#ASSIGN#97_10 (_architecture 10 0 97 (_process (_simple)
				(_target(14))
				(_sensitivity(2)(1(31))(1)(15))
			)))
			(#ASSIGN#103_11 (_architecture 11 0 103 (_process (_simple)
				(_target(16))
				(_sensitivity(1(d_15_0)))
			)))
			(#ALWAYS#107_12 (_architecture 12 0 107 (_process 
				(_target(3)(4))
				(_read(6(d_31_0))(6(32))(0(31))(0(d_30_0)))
				(_sensitivity(2)(6)(0)(1)(13)(14)(16))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ALU 15 -1)

)
I 000045 55 4947          1287547931234 host
(_unit VERILOG 6.326.6.249 (host 0 8 (host 0 8 ))
	(_version v32)
	(_time 1287547930765 2010.10.20 00:12:10)
	(_source (\./../../../dma/host.v\ VERILOG (\./../../../dma/host.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287547930765)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal hclk ~reg 0 11 (_architecture (_out ))) (_reg ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rw_n ~reg 0 14 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rcv ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_txd ~wire 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rdy ~reg 0 17 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal dev_out ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_in ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 22 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal cnt ~integer 0 22 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file_size ~integer 0 23 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal status ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal memcode ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal test_data ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 29 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$fscanf\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#31_0 (_architecture 0 0 31 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#INITIAL#35_2 (_architecture 2 0 35 (_process 
				(_target(12)(11)(13)(1)(10)(4)(7)(17)(16)(15))
				(_read(13)(10)(11))
				(_monitor)
			)))
			(#ALWAYS#60_3 (_architecture 3 0 60 (_process 
				(_target(13)(7)(8)(10))
				(_read(12)(15)(7)(4)(10)(8)(5)(1))
				(_monitor(10)(8))
			)))
			(#ALWAYS#74_4 (_architecture 4 0 74 (_process 
				(_target(7)(16)(10))
				(_read(6)(4)(9)(10))
				(_monitor(10)(9))
			)))
			(#ALWAYS#85_5 (_architecture 5 0 85 (_process 
				(_target(17))
				(_read(0)(2))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . host 7 -1)

)
I 000052 55 2416          1287547932843 addr_decode
(_unit VERILOG 6.326.6.249 (addr_decode 0 2 (addr_decode 0 2 ))
	(_version v32)
	(_time 1287547932468 2010.10.20 00:12:12)
	(_source (\./../../../dma/addr_decode.v\ VERILOG (\./../../../dma/addr_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1287547932468)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal adbus_mask ~vector~0 0 8 \32'hAFFF_FFC0\ (_entity -1 (_constant \32'hAFFF_FFC0\))))
		(_type (_internal ~[31:0]wire~ 0 4 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal active ~reg 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 5 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal select ~[3:0]reg~ 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#10_0 (_architecture 0 0 10 (_process 
				(_target(1)(2))
				(_read(0(d_5_2)))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . addr_decode 2 -1)

)
I 000055 55 10573         1287547934250 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287547933937 2010.10.20 00:12:13)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287547933937)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#205_13 (_architecture 13 0 205 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#216_14 (_architecture 14 0 216 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
I 000050 55 14603         1287548291469 TestBench
(_unit VERILOG 6.326.6.249 (TestBench 0 3 (TestBench 0 3 ))
	(_version v32)
	(_time 1287548291109 2010.10.20 00:18:11)
	(_source (\./../../../testbench/testbench.v\ VERILOG (\./../../../../include/mips_utils.v\ VERILOG i (\./../../../testbench/testbench.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_entity
		(_time 1287548291109)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal clk ~reg 0 4 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rst ~reg 0 5 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hclk ~wire 0 6 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 7 (_array ~wire ((_range  17)))))
		(_signal (_internal abus1 ~[10:0]wire~ 0 7 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal abus2 ~[10:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_signal (_internal dbus1 ~[31:0]wire~ 0 9 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2i ~[31:0]wire~ 0 10 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2o ~[31:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 13 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal i ~[11:0]reg~ 0 13 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal mdata ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal run ~reg 0 15 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ADD.a ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ADD.b ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]reg~ 0 0 (_array ~reg ((_downto (i 32) (i 0))))))
		(_signal (_internal ADD.ADD ~[32:0]reg~ 0 0 (_subprogram ADD (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.a ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.b ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.SUB ~[32:0]reg~ 0 0 (_subprogram SUB (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.result ~[31:0]reg~ 1 12 (_subprogram CalcZero (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.CalcZero ~reg 0 0 (_subprogram CalcZero (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 1 17 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal sign_extend_immediate.immediate ~[15:0]reg~ 1 17 (_subprogram sign_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_immediate.sign_extend_immediate ~[31:0]reg~ 0 0 (_subprogram sign_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[17:0]reg~ 1 22 (_array ~reg ((_downto (i 17) (i 0))))))
		(_signal (_internal sign_extend_offset.offset ~[17:0]reg~ 1 22 (_subprogram sign_extend_offset (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_offset.sign_extend_offset ~[31:0]reg~ 0 0 (_subprogram sign_extend_offset (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 1 27 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal sign_extend_byte.byte ~[7:0]reg~ 1 27 (_subprogram sign_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_byte.sign_extend_byte ~[31:0]reg~ 0 0 (_subprogram sign_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.immediate ~[15:0]reg~ 1 32 (_subprogram zero_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.zero_extend_immediate ~[31:0]reg~ 0 0 (_subprogram zero_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.byte ~[7:0]reg~ 1 37 (_subprogram zero_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.zero_extend_byte ~[31:0]reg~ 0 0 (_subprogram zero_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.memword ~[31:0]reg~ 1 42 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 1 43 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal load_hword.byte ~[1:0]reg~ 1 43 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.load_hword ~[15:0]reg~ 0 0 (_subprogram load_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.temp ~[15:0]reg~ 1 44 (_subprogram load_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.memword ~[31:0]reg~ 1 59 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.byte ~[1:0]reg~ 1 60 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.load_byte ~[7:0]reg~ 0 0 (_subprogram load_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.temp ~[7:0]reg~ 1 61 (_subprogram load_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.regword ~[31:0]reg~ 1 80 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.memword ~[31:0]reg~ 1 81 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.sel ~[1:0]reg~ 1 82 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.store_byte ~[31:0]reg~ 0 0 (_subprogram store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.temp ~[31:0]reg~ 1 83 (_subprogram store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.regword ~[31:0]reg~ 1 102 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.memword ~[31:0]reg~ 1 103 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.sel ~[1:0]reg~ 1 104 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.store_hword ~[31:0]reg~ 0 0 (_subprogram store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.temp ~[31:0]reg~ 1 105 (_subprogram store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.sel ~[1:0]reg~ 1 120 (_subprogram mask_store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.mask_store_byte ~[31:0]reg~ 0 0 (_subprogram mask_store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.temp ~[31:0]reg~ 1 121 (_subprogram mask_store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.sel ~[1:0]reg~ 1 140 (_subprogram mask_store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.mask_store_hword ~[31:0]reg~ 0 0 (_subprogram mask_store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.temp ~[31:0]reg~ 1 141 (_subprogram mask_store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.valid) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.ram) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.tag) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)
			(_function \$readmemb\)
			(_internal ADD 2 1 1 (_architecture (_function)(_target(13))
				(_read(11(31))(11)(12(31))(12))
			))
			(_internal SUB 3 1 6 (_architecture (_function)(_target(16))
				(_read(14(31))(14)(15(31))(15))
			))
			(_internal CalcZero 4 1 11 (_architecture (_function)(_target(18))
				(_read(17))
			))
			(_internal sign_extend_immediate 5 1 16 (_architecture (_function)(_target(20))
				(_read(19(15))(19))
			))
			(_internal sign_extend_offset 6 1 21 (_architecture (_function)(_target(22))
				(_read(21(17))(21))
			))
			(_internal sign_extend_byte 7 1 26 (_architecture (_function)(_target(24))
				(_read(23(7))(23))
			))
			(_internal zero_extend_immediate 8 1 31 (_architecture (_function)(_target(26))
				(_read(25))
			))
			(_internal zero_extend_byte 9 1 36 (_architecture (_function)(_target(28))
				(_read(27))
			))
			(_internal load_hword 10 1 41 (_architecture (_function)(_target(32)(31))
				(_read(30)(29(d_15_0))(29(d_31_16))(32))
			))
			(_internal load_byte 11 1 58 (_architecture (_function)(_target(36)(35))
				(_read(34)(33(d_7_0))(33(d_15_8))(33(d_23_16))(33(d_31_24))(36))
			))
			(_internal store_byte 12 1 79 (_architecture (_function)(_target(41)(40))
				(_read(39)(38(d_31_8))(37(d_7_0))(38(d_31_16))(38(d_7_0))(38(d_31_24))(38(d_15_0))(38(d_23_0))(41))
			))
			(_internal store_hword 13 1 101 (_architecture (_function)(_target(46)(45))
				(_read(44)(43(d_31_16))(42(d_15_0))(43(d_15_0))(46))
			))
			(_internal mask_store_byte 14 1 119 (_architecture (_function)(_target(49)(48))
				(_read(47)(49))
			))
			(_internal mask_store_hword 15 1 139 (_architecture (_function)(_target(52)(51))
				(_read(50)(52))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#24_0 (_architecture 0 0 24 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#26_1 (_architecture 1 0 26 (_process 
				(_target(0)(1))
				(_read(54)(55)(53))
			)))
			(#INTERNAL#0_16 (_internal 16 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ADD function 1 1
		)
		(_unit SUB function 1 6
		)
		(_unit CalcZero function 1 11
		)
		(_unit sign_extend_immediate function 1 16
		)
		(_unit sign_extend_offset function 1 21
		)
		(_unit sign_extend_byte function 1 26
		)
		(_unit zero_extend_immediate function 1 31
		)
		(_unit zero_extend_byte function 1 36
		)
		(_unit load_hword function 1 41
		)
		(_unit load_byte function 1 58
		)
		(_unit store_byte function 1 79
		)
		(_unit store_hword function 1 101
		)
		(_unit mask_store_byte function 1 119
		)
		(_unit mask_store_hword function 1 139
		)
	)
	(_instantiation Top 0 20 (_entity .  PPS_Top)
		(_port
			((clk))
			((rst))
			((abus1))
			((abus2))
			((dbus1))
			((dbus2i))
			((dbus2o))
		)
		(_strength strong0 strong1)
	)
	(_model . TestBench 18 -1)

)
I 000048 55 7348          1287548293125 arbiter
(_unit VERILOG 6.326.6.249 (arbiter 0 4 (arbiter 0 4 ))
	(_version v32)
	(_time 1287548292796 2010.10.20 00:18:12)
	(_source (\./../../../arbiter/arbiter.v\ VERILOG (\./../../../arbiter/arbiter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_entity
		(_time 1287548292796)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~0 0 15 \2'd0\ (_entity -1 (_constant \2'd0\))))
		(_type (_internal ~vector~1 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal GRANT ~vector~1 0 15 \2'd1\ (_entity -1 (_constant \2'd1\))))
		(_type (_internal ~vector~2 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p0 ~vector~2 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~3 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p1 ~vector~3 0 17 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p2 ~vector~4 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p3 ~vector~5 0 19 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal skip_wait ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 9 (_array ~wire ((_range  10)))))
		(_port (_internal read_request ~[3:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_request ~[3:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 11 (_array ~reg ((_range  11)))))
		(_port (_internal grant ~[3:0]reg~ 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memory_sel ~wire 0 12 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request_int ~[3:0]wire~ 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request ~[3:0]wire~ 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal grant_int ~[3:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal enable ~wire 0 30 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal read_enable ~wire 0 31 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal write_enable ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~[4-1:0]~ 0 35 (_array ~reg ((_downto (i 3) (i 0)) (_downto (i 3) (i 0))))))
		(_signal (_internal wait_states ~[3:0]reg~[4-1:0]~ 0 35 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_state ~[3:0]reg~ 0 36 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal wait_cnt ~[3:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 38 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal memsel ~reg 0 39 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#63_0 (_architecture 0 0 63 (_process (_alias ((request)(read_request)(write_request)))(_simple)
				(_target(10))
				(_sensitivity(3)(4))
			)))
			(#ASSIGN#64_1 (_architecture 1 0 64 (_process (_simple)
				(_target(9(3)))
			)))
			(#ASSIGN#65_2 (_architecture 2 0 65 (_process (_simple)
				(_target(9(d_2_0)))
				(_sensitivity(9(d_3_1))(10(d_3_1)))
			)))
			(#ASSIGN#66_3 (_architecture 3 0 66 (_process (_alias ((read_enable)(read_request)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#67_4 (_architecture 4 0 67 (_process (_alias ((write_enable)(write_request)))(_simple)
				(_target(14))
				(_sensitivity(4))
			)))
			(#ASSIGN#68_5 (_architecture 5 0 68 (_process (_alias ((grant_int)(request_int)(request)))(_simple)
				(_target(11))
				(_sensitivity(9)(10))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_alias ((memory_sel)(memsel)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ALWAYS#71_7 (_architecture 7 0 71 (_process 
				(_target(16(0))(16(1))(16(2))(16(3)))
				(_read(0)(1))
			)))
			(#ALWAYS#80_8 (_architecture 8 0 80 (_process 
				(_target(19)(5)(20)(7)(8)(18))
				(_read(0)(1)(19)(13)(14)(11)(2)(16(3))(16(2))(16(1))(16(0))(18))
				(_monitor)
			)))
			(#INTERNAL#0_9 (_internal 9 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . arbiter 12 -1)

)
I 000046 55 8583          1287548294625 cache
(_unit VERILOG 6.326.6.249 (cache 0 6 (cache 0 6 ))
	(_version v32)
	(_time 1287548294265 2010.10.20 00:18:14)
	(_source (\./../../../cache/cache.v\ VERILOG (\./../../../cache/cache.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287548294265)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal words ~vector~0 0 25 \64\ (_entity -1 (_constant \64\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal asize ~vector~1 0 25 \6\ (_entity -1 (_constant \6\))))
		(_type (_internal ~vector~2 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bytes ~vector~2 0 26 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~3 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bsize ~vector~3 0 26 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal read_mem ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant_mem ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready_mem ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 15 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal mem_databus ~[31:0]wire~ 0 15 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal mem_adbus ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read ~wire 0 19 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 20 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal write ~[3:0]wire~ 0 20 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 23 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal adbus ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:words-1]~ 0 28 (_array ~reg ((_range  8)(_downto (i 31) (i 0))))))
		(_signal (_internal ram ~[31:0]reg~[0:words-1]~ 0 28 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_array ~reg ((_range  9)(_range  10)))))
		(_signal (_internal tag ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:words-1]~ 0 30 (_array ~reg ((_range  11)(_to (i 0) (i 0))))))
		(_signal (_internal valid ~reg[0:words-1]~ 0 30 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hit ~reg 0 32 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[asize-1:0]wire~ 0 34 (_array ~wire ((_range  12)))))
		(_signal (_internal set ~[asize-1:0]wire~ 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ce ~wire 0 35 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_data ~[31:0]reg~ 0 38 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.databus ~[31:0]reg~ 0 39 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal ram_write.write ~[3:0]reg~ 0 40 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.hit ~reg 0 41 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_write ~[31:0]reg~ 0 0 (_subprogram ram_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.write ~[3:0]reg~ 0 71 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.hit ~reg 0 72 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.valid_write ~reg 0 0 (_subprogram valid_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal ram_write 5 0 37 (_architecture (_function)(_target(25))
				(_read(24)(23)(22(d_31_24))(21(d_23_0))(21(d_31_24))(22(d_23_16))(21(d_15_0))(21(d_31_16))(22(d_15_8))(21(d_7_0))(21(d_31_8))(22(d_7_0))(22(d_31_16))(22(d_15_0))(22)(21))(_monitor(23))
			))
			(_internal valid_write 6 0 70 (_architecture (_function)(_target(28))
				(_read(27)(26))(_monitor(26))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#34_0 (_architecture 0 0 34 (_process (_simple)
				(_target(19))
				(_sensitivity(12(_range 13)))
			)))
			(#ASSIGN#91_1 (_architecture 1 0 91 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(11))
				(_sensitivity(17))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((mem_databus)(mem_databus_txd)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
			(#ASSIGN#94_3 (_architecture 3 0 94 (_process (_simple)
				(_target(20))
				(_sensitivity(12(d_31_29)))
			)))
			(#ALWAYS#96_4 (_architecture 4 0 96 (_process 
				(_target(17)(18)(6)(1)(2)(9)(10)(16)(13)(14)(15))
				(_read(0)(7)(8)(14)(19)(12(_range 14))(15)(16)(13)(20)(11)(12(_range 15))(3)(12)(4)(12(_range 16))(5)(12(_range 17)))
				(_call(0)(1))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ram_write function 0 37
		)
		(_unit valid_write function 0 70
		)
		(_unit request begin 0 108
		)
	)
	(_model . cache 18 -1)

)
I 000047 55 4206          1287548295985 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287548295718 2010.10.20 00:18:15)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287548295718)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#45_2 (_architecture 2 0 45 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
I 000048 55 14292         1287548297546 PPS_Top
(_unit VERILOG 6.326.6.249 (PPS_Top 0 3 (PPS_Top 0 3 ))
	(_version v32)
	(_time 1287548297281 2010.10.20 00:18:17)
	(_source (\./../../../processor/pps_top.v\ VERILOG (\./../../../processor/pps_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287548297281)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 3 (_array ~wire ((_range  5)))))
		(_port (_internal abus1 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal abus2 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal dbus1 ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2i ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2o ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst_addr ~[31:0]wire~ 0 14 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst ~[31:0]wire~ 0 15 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_addr ~[31:0]wire~ 0 16 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data ~[31:0]wire~ 0 17 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_out ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_in ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 21 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal select ~[3:0]wire~ 0 21 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_databus ~[31:0]wire~ 0 23 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_adbus ~[31:0]wire~ 0 24 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal grant_mem ~[3:0]wire~ 0 25 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_write ~[3:0]wire~ 0 26 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ic_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_read_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_write_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_write_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_read_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_write_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_n ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_pc ~[31:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_data ~[31:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_addr ~[31:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_en ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ready_mem ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_grant ~wire 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant ~wire 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal skip_wait ~wire 0 143 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs ~wire 0 151 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rwbar ~wire 0 152 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal hclk ~wire 0 158 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rcv ~wire 0 162 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_txd ~wire 0 163 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rdy ~wire 0 164 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \1 \ ~wire -1 59 (_internal (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \2 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \5 \ 0 147 (_uni ((49)(26)(50)(30)))))
		(_signal (_virtual \3 \ 0 146 (_uni ((48)(25)(27)(29)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#59_0 (_internal 0 0 59 (_process (_alias ((\1 \)(dc_write)))(_simple)
				(_target(46))
				(_sensitivity(17))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_alias ((dc_grant_mem)(grant_mem(2))))(_simple)
				(_target(18))
				(_sensitivity(16(2)))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((ic_grant_mem)(grant_mem(1))))(_simple)
				(_target(19))
				(_sensitivity(16(1)))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_alias ((dma_grant_mem)(grant_mem(0))))(_simple)
				(_target(20))
				(_sensitivity(16(0)))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Test_Sync 0 54 (_entity .  Test_Sync)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (dc_read))
			((data_write) (\1 \))
			((data_ready) (dc_ready))
			((inst_ready) (ic_ready))
			((pc) (inst_addr))
			((data) (data))
			((addr) (data_addr))
			((check_en) (check_en))
			((check_pc) (check_pc))
			((check_data) (check_data))
			((check_addr) (check_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation Processor 0 74 (_entity .  PPS_Processor)
		(_port
			((clk) (clk))
			((rst) (rst))
			((inst_addr) (inst_addr))
			((inst_read) (ic_read))
			((inst_ready) (ic_ready))
			((inst) (inst))
			((data_addr) (data_addr))
			((data) (data))
			((bwe) (dc_write))
			((data_read) (dc_read))
			((data_ready) (dc_ready))
		)
		(_strength strong0 strong1)
	)
	(_instantiation icache 0 96 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (ic_read_mem))
			((write_mem) (ic_write_mem))
			((grant_mem) (ic_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (ic_read))
			((write) (\2 \))
			((ready) (ic_ready))
			((grant) (ic_grant))
			((databus) (inst))
			((adbus) (inst_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dcache 0 118 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (dc_read_mem))
			((write_mem) (dc_write_mem))
			((grant_mem) (dc_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (dc_read))
			((write) (dc_write))
			((ready) (dc_ready))
			((grant) (dc_grant))
			((databus) (data))
			((adbus) (data_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation arbiter 0 140 (_entity .  arbiter)
		(_port
			((clk) (clk))
			((rst) (rst))
			((skip_wait) (skip_wait))
			((read_request) (\3 \))
			((write_request) (\5 \))
			((grant) (grant_mem))
			((memory_sel) (cs))
			((rwbar) (rwbar))
			((ready) (ready_mem))
		)
		(_strength strong0 strong1)
	)
	(_instantiation host 0 156 (_entity .  host)
		(_port
			((clk) (clk))
			((hclk) (hclk))
			((adbus) (mem_adbus))
			((databus) (mem_databus))
			((rw_n) (rw_n))
			((data_rcv) (dev_rcv))
			((data_txd) (dev_txd))
			((data_rdy) (dev_rdy))
			((dev_out) (dev_out))
			((dev_in) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation addr_decode 0 169 (_entity .  addr_decode)
		(_port
			((adbus) (mem_adbus))
			((active) (skip_wait))
			((select) (select))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dma_controller 0 175 (_entity .  dma_controller)
		(_port
			((clk) (clk))
			((rst) (rst))
			((read_mem) (dma_read_mem))
			((write_mem) (dma_write_mem))
			((databus) (mem_databus))
			((adbus) (mem_adbus))
			((ready) (ready_mem))
			((grant) (dma_grant_mem))
			((status_wr) (dc_write))
			((status_rd) (dc_read))
			((select_reg) (select))
			((error1) (\8 \))
			((error2) (\9 \))
			((dev_rdy) (dev_rdy))
			((dma_rcv) (dev_rcv))
			((dma_txd) (dev_txd))
			((dev_wdata) (dev_out))
			((dev_rdata) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation SRAM 0 214 (_entity .  memory)
		(_port
			((clk) (clk))
			((cs) (cs))
			((rwbar) (rwbar))
			((adbus) (mem_adbus(d_12_2)))
			((databus) (mem_databus))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Top 6 -1)

)
I 000054 55 18494         1287548299000 PPS_Processor
(_unit VERILOG 6.326.6.249 (PPS_Processor 0 2 (PPS_Processor 0 2 ))
	(_version v32)
	(_time 1287548298734 2010.10.20 00:18:18)
	(_source (\./../../../processor/pps_processor.v\ VERILOG (\./../../../processor/pps_processor.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287548298734)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_addr ~[31:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~wire 0 30 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_addr ~[31:0]wire~ 0 34 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data ~[31:0]wire~ 0 35 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 36 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_ready ~wire 0 37 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 38 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal bwe ~[3:0]wire~ 0 38 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_PC_out ~[31:0]wire~ 0 40 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_inst_out ~[31:0]wire~ 0 41 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal IF_inst_in ~[31:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 44 (_array ~wire ((_range  7)))))
		(_signal (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_array ~wire ((_range  8)))))
		(_signal (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_array ~wire ((_range  9)))))
		(_signal (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_array ~wire ((_range  10)))))
		(_signal (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_array ~wire ((_range  11)))))
		(_signal (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop0_out ~[31:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop1_out ~[31:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop2_out ~[31:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_bra_tgt_out ~[31:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 53 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal ID_inst_rd_out ~[4:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstomp_out ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstall_out ~wire 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_STData_out ~[31:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut_out ~[31:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_LDData_in ~[31:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_LDData_out ~[31:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_Addr_out ~[31:0]wire~ 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_inst_rd_out ~[4:0]wire~ 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bflag_out ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_RegWrite_out ~wire 0 68 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_in ~[31:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_MUXOut_out ~[31:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_STData_out ~[31:0]wire~ 0 72 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_out ~[31:0]wire~ 0 73 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_LDData_in ~[31:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_inst_rd_out ~[4:0]wire~ 0 75 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memwr_out ~wire 0 76 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memop_out ~wire 0 77 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_RegWrite_out ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_inst_rd_out ~[4:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bwe_out ~[3:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MEM_bwe_out ~[3:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_write ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#88_0 (_architecture 0 0 88 (_process (_alias ((inst_addr)(IF_PC_out)))(_simple)
				(_target(2))
				(_sensitivity(11))
			)))
			(#ASSIGN#90_1 (_architecture 1 0 90 (_process (_alias ((data_addr)(EX_Addr_out)))(_simple)
				(_target(6))
				(_sensitivity(33))
			)))
			(#ASSIGN#93_2 (_architecture 2 0 93 (_process (_simple)
				(_target(7))
				(_sensitivity(51)(26))
			)))
			(#ASSIGN#96_3 (_architecture 3 0 96 (_process (_alias ((EX_LDData_in)(data)))(_simple)
				(_target(31))
				(_sensitivity(7))
			)))
			(#ASSIGN#99_4 (_architecture 4 0 99 (_process (_alias ((IF_inst_in)(inst)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_simple)
				(_target(10))
				(_sensitivity(51)(49))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation MI 0 105 (_entity .  Memory_Interface)
		(_port
			((clk) (clk))
			((rst) (rst))
			((memwr) (ID_memwr_out))
			((memop) (ID_memop_out))
			((inst_ready) (inst_ready))
			((data_ready) (data_ready))
			((inst_read) (inst_read))
			((data_read) (data_read))
			((data_write) (data_write))
		)
		(_strength strong0 strong1)
	)
	(_instantiation IF 0 117 (_entity .  PPS_Fetch)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((Pstomp) (ID_Pstomp_out))
			((bra_tgt) (ID_bra_tgt_out))
			((IF_inst_in) (IF_inst_in))
			((IF_inst_out) (IF_inst_out))
			((IF_PC_out) (IF_PC_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation ID 0 134 (_entity .  PPS_Decode)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((data_read) (data_read))
			((data_write) (data_write))
			((ID_inst_in) (IF_inst_out))
			((ID_PC_in) (IF_PC_out))
			((EX_bflag_in) (EX_bflag_out))
			((WB_RF_Wdata_in) (WB_RF_Wdata_out))
			((WB_inst_rd_in) (WB_inst_rd_out))
			((WB_RegWrite_in) (WB_RegWrite_out))
			((ID_MUXop0_out) (ID_MUXop0_out))
			((ID_MUXop1_out) (ID_MUXop1_out))
			((ID_MUXop2_out) (ID_MUXop2_out))
			((ID_inst_rd_out) (ID_inst_rd_out))
			((ID_aluop_out) (ID_aluop_out))
			((ID_RegWrite_out) (ID_RegWrite_out))
			((ID_memop_out) (ID_memop_out))
			((ID_memop_type_out) (ID_memop_type_out))
			((ID_memwr_out) (ID_memwr_out))
			((ID_Pstomp_out) (ID_Pstomp_out))
			((ID_bra_tgt_out) (ID_bra_tgt_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation EXE 0 165 (_entity .  PPS_Execute)
		(_port
			((clk) (clk))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((EX_MUXop0_in) (ID_MUXop0_out))
			((EX_MUXop1_in) (ID_MUXop1_out))
			((EX_MUXop2_in) (ID_MUXop2_out))
			((EX_inst_rd_in) (ID_inst_rd_out))
			((EX_aluop_in) (ID_aluop_out))
			((EX_RegWrite_in) (ID_RegWrite_out))
			((EX_memop_in) (ID_memop_out))
			((EX_memop_type_in) (ID_memop_type_out))
			((EX_memwr_in) (ID_memwr_out))
			((EX_LDData_in) (EX_LDData_in))
			((EX_ALUOut_out) (EX_ALUOut_out))
			((EX_Addr_out) (EX_Addr_out))
			((EX_STData_out) (EX_STData_out))
			((EX_LDData_out) (EX_LDData_out))
			((EX_bwe_out) (EX_bwe_out))
			((EX_inst_rd_out) (EX_inst_rd_out))
			((EX_memop_out) (EX_memop_out))
			((EX_memop_type_out) (EX_memop_type_out))
			((EX_memwr_out) (EX_memwr_out))
			((EX_RegWrite_out) (EX_RegWrite_out))
			((EX_bflag_out) (EX_bflag_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation MEM 0 196 (_entity .  PPS_Memory)
		(_port
			((MEM_ALUOut_in) (EX_ALUOut_out))
			((MEM_STData_in) (EX_STData_out))
			((MEM_inst_rd_in) (EX_inst_rd_out))
			((MEM_RegWrite_in) (EX_RegWrite_out))
			((MEM_memop_in) (EX_memop_out))
			((MEM_memop_type_in) (EX_memop_type_out))
			((MEM_memwr_in) (EX_memwr_out))
			((MEM_MUXOut_out) (MEM_MUXOut_out))
			((MEM_inst_rd_out) (MEM_inst_rd_out))
			((MEM_RegWrite_out) (MEM_RegWrite_out))
			((MEM_Addr_in) (EX_ALUOut_out))
			((MEM_LDData_in) (EX_LDData_out))
			((MEM_Addr_out) (MEM_Addr_out))
			((MEM_memwr_out) (MEM_memwr_out))
			((MEM_memop_out) (MEM_memop_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation WB 0 223 (_entity .  PPS_WriteBack)
		(_port
			((WB_inst_rd_in) (MEM_inst_rd_out))
			((WB_RegWrite_in) (MEM_RegWrite_out))
			((WB_RF_Wdata_in) (MEM_MUXOut_out))
			((WB_inst_rd_out) (WB_inst_rd_out))
			((WB_RegWrite_out) (WB_RegWrite_out))
			((WB_RF_Wdata_out) (WB_RF_Wdata_out))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Processor 12 -1)

)
I 000057 55 3695          1287548300437 Memory_Interface
(_unit VERILOG 6.326.6.249 (Memory_Interface 0 4 (Memory_Interface 0 4 ))
	(_version v32)
	(_time 1287548300156 2010.10.20 00:18:20)
	(_source (\./../../../processor/memory_interface.v\ VERILOG (\./../../../processor/memory_interface.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1287548300156)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memwr ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memop ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_read ~reg 0 17 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(5))
				(_read(0)(1)(6)(7)(8)(4)(5))
			)))
			(#ALWAYS#41_1 (_architecture 1 0 41 (_process 
				(_target(10))
				(_read(0)(1)(6)(7))
			)))
			(#ALWAYS#50_2 (_architecture 2 0 50 (_process 
				(_target(9))
				(_read(0)(1)(6)(8))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_alias ((data_write)(mem_write)(memop)(memwr)))(_simple)
				(_target(8))
				(_sensitivity(9)(3)(2))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_alias ((data_read)(mem_read)(memop)(memwr)))(_simple)
				(_target(7))
				(_sensitivity(10)(3)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Memory_Interface 6 -1)

)
I 000050 55 4627          1287548301891 PPS_Fetch
(_unit VERILOG 6.326.6.249 (PPS_Fetch 0 3 (PPS_Fetch 0 3 ))
	(_version v32)
	(_time 1287548301609 2010.10.20 00:18:21)
	(_source (\./../../../processor/pps_fetch.v\ VERILOG (\./../../../processor/pps_fetch.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287548301609)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Pstomp ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal bra_tgt ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_in ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_PC_out ~[31:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_plus4 ~[31:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_sel ~[31:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_en ~wire 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 37 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal PC ~[31:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(11))
				(_sensitivity(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_alias ((PC_sel)(Pstomp)(bra_tgt)(PC_plus4)))(_simple)
				(_target(12))
				(_sensitivity(6)(7)(11))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_alias ((IF_PC_out)(PC)))(_simple)
				(_target(10))
				(_sensitivity(14))
			)))
			(#ASSIGN#49_3 (_architecture 3 0 49 (_process (_alias ((IF_inst_out)(IF_inst_in)))(_simple)
				(_target(8))
				(_sensitivity(9))
			)))
			(#ASSIGN#52_4 (_architecture 4 0 52 (_process (_alias ((PC_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(13))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ALWAYS#54_5 (_architecture 5 0 54 (_process 
				(_target(14))
				(_read(0)(1)(13)(12))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_Fetch 7 -1)

)
I 000051 55 23197         1287548304094 PPS_Decode
(_unit VERILOG 6.326.6.249 (PPS_Decode 0 3 (PPS_Decode 0 3 ))
	(_version v32)
	(_time 1287548303109 2010.10.20 00:18:23)
	(_source (\./../../../processor/pps_decode.v\ VERILOG (\./../../../processor/pps_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 47))
	(_entity
		(_time 1287548303109)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 33 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 33 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 34 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 34 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 35 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 35 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 36 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 36 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 37 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 37 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 38 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 38 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 39 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 39 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 40 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 40 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 41 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 42 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 43 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 44 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 45 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 46 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 47 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 48 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 48 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 49 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 49 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 50 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 50 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_write ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 13 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal ID_inst_in ~[31:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_PC_in ~[31:0]wire~ 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_in ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 17 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_in ~wire 0 18 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop0_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop1_out ~[31:0]wire~ 0 21 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop2_out ~[31:0]wire~ 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_inst_rd_out ~[4:0]wire~ 0 23 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  47)))))
		(_port (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  48)))))
		(_port (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 25 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  49)))))
		(_port (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  50)))))
		(_port (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_array ~wire ((_range  51)))))
		(_port (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_Pstomp_out ~wire 0 29 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_bra_tgt_out ~[31:0]wire~ 0 31 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall_reg ~reg 0 87 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall ~wire 0 88 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal insert_bubble ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_PC_plus4 ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MUXop1_out ~[31:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MUXop2_out ~[31:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal JMP_target ~[31:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal JR_target ~[31:0]wire~ 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal BRA_target ~[31:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:59]wire~ 0 105 (_array ~wire ((_range  52)))))
		(_signal (_internal ID_inst_decode ~[0:59]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_imm31 ~[31:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rs ~[4:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rt ~[4:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rd ~[4:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_sa ~[4:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 113 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal ID_inst_imm ~[15:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 114 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal ID_inst_jmp_imm ~[25:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rdata1 ~[31:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Rdata2 ~[31:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wdata ~[31:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wd ~[31:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd1 ~[31:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd2 ~[31:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wa ~[4:0]wire~ 0 122 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra1 ~[4:0]wire~ 0 123 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra2 ~[4:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren1 ~wire 0 125 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren2 ~wire 0 126 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wen ~wire 0 127 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 129 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_array ~wire ((_range  53)))))
		(_signal (_internal bra_type ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_array ~wire ((_range  54)))))
		(_signal (_internal bra_lnk ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal alu_op ~[ALU_OP_SIZE-1:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op ~[MEM_OP_SIZE-1:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_wr ~[MEM_WR_SIZE-1:0]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_array ~wire ((_range  55)))))
		(_signal (_internal use_reg1 ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal use_reg2 ~[USE_REG1_SIZE-1:0]wire~ 0 136 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_array ~wire ((_range  56)))))
		(_signal (_internal imm1_sel ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_array ~wire ((_range  57)))))
		(_signal (_internal imm2_sel ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_array ~wire ((_range  58)))))
		(_signal (_internal sign_imm16 ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op_type ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 140 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rwe ~[RWE_SIZE-1:0]wire~ 0 141 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_array ~wire ((_range  59)))))
		(_signal (_internal dst_addr_sel ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#173_0 (_architecture 0 0 173 (_process (_alias ((RF_Ra1)(ID_inst_rs)))(_simple)
				(_target(47))
				(_sensitivity(34))
			)))
			(#ASSIGN#174_1 (_architecture 1 0 174 (_process (_alias ((RF_Ra2)(ID_inst_rt)))(_simple)
				(_target(48))
				(_sensitivity(35))
			)))
			(#ASSIGN#177_2 (_architecture 2 0 177 (_process (_alias ((RF_Wa)(WB_inst_rd_in)))(_simple)
				(_target(46))
				(_sensitivity(10))
			)))
			(#ASSIGN#181_3 (_architecture 3 0 181 (_process (_alias ((RF_Wd)(WB_RF_Wdata_in)))(_simple)
				(_target(43))
				(_sensitivity(9))
			)))
			(#ASSIGN#184_4 (_architecture 4 0 184 (_process (_alias ((RF_Wen)(WB_RegWrite_in)))(_simple)
				(_target(51))
				(_sensitivity(11))
			)))
			(#ASSIGN#185_5 (_architecture 5 0 185 (_process (_simple)
				(_target(49))
				(_sensitivity(58))
			)))
			(#ASSIGN#186_6 (_architecture 6 0 186 (_process (_simple)
				(_target(50))
				(_sensitivity(59))
			)))
			(#ASSIGN#188_7 (_architecture 7 0 188 (_process (_alias ((ID_inst_rs)(ID_inst_in(d_25_21))))(_simple)
				(_target(34))
				(_sensitivity(6(d_25_21)))
			)))
			(#ASSIGN#189_8 (_architecture 8 0 189 (_process (_alias ((ID_inst_rt)(ID_inst_in(d_20_16))))(_simple)
				(_target(35))
				(_sensitivity(6(d_20_16)))
			)))
			(#ASSIGN#190_9 (_architecture 9 0 190 (_process (_alias ((ID_inst_rd)(ID_inst_in(d_15_11))))(_simple)
				(_target(36))
				(_sensitivity(6(d_15_11)))
			)))
			(#ASSIGN#191_10 (_architecture 10 0 191 (_process (_alias ((ID_inst_sa)(ID_inst_in(d_10_6))))(_simple)
				(_target(37))
				(_sensitivity(6(d_10_6)))
			)))
			(#ASSIGN#192_11 (_architecture 11 0 192 (_process (_alias ((ID_inst_imm)(ID_inst_in(d_15_0))))(_simple)
				(_target(38))
				(_sensitivity(6(d_15_0)))
			)))
			(#ASSIGN#193_12 (_architecture 12 0 193 (_process (_alias ((ID_inst_jmp_imm)(ID_inst_in(d_25_0))))(_simple)
				(_target(39))
				(_sensitivity(6(d_25_0)))
			)))
			(#ASSIGN#198_13 (_architecture 13 0 198 (_process (_simple)
				(_target(53))
				(_sensitivity(32(_range 60)))
			)))
			(#ASSIGN#200_14 (_architecture 14 0 200 (_process (_simple)
				(_target(54))
				(_sensitivity(32(_range 61)))
			)))
			(#ASSIGN#203_15 (_architecture 15 0 203 (_process (_simple)
				(_target(55))
				(_sensitivity(32(_range 62)))
			)))
			(#ASSIGN#206_16 (_architecture 16 0 206 (_process (_simple)
				(_target(56))
				(_sensitivity(32(_range 63)))
			)))
			(#ASSIGN#210_17 (_architecture 17 0 210 (_process (_simple)
				(_target(57))
				(_sensitivity(32(_range 64)))
			)))
			(#ASSIGN#216_18 (_architecture 18 0 216 (_process (_simple)
				(_target(63))
				(_sensitivity(32(_range 65)))
			)))
			(#ASSIGN#224_19 (_architecture 19 0 224 (_process (_simple)
				(_target(58))
				(_sensitivity(32(_range 66)))
			)))
			(#ASSIGN#232_20 (_architecture 20 0 232 (_process (_simple)
				(_target(59))
				(_sensitivity(32(_range 67)))
			)))
			(#ASSIGN#241_21 (_architecture 21 0 241 (_process (_simple)
				(_target(60))
				(_sensitivity(32(_range 68)))
			)))
			(#ASSIGN#251_22 (_architecture 22 0 251 (_process (_simple)
				(_target(61))
				(_sensitivity(32(_range 69)))
			)))
			(#ASSIGN#261_23 (_architecture 23 0 261 (_process (_simple)
				(_target(62))
				(_sensitivity(32(_range 70)))
			)))
			(#ASSIGN#272_24 (_architecture 24 0 272 (_process (_simple)
				(_target(64))
				(_sensitivity(32(_range 71)))
			)))
			(#ASSIGN#284_25 (_architecture 25 0 284 (_process (_simple)
				(_target(65))
				(_sensitivity(32(_range 72)))
			)))
			(#ASSIGN#288_26 (_architecture 26 0 288 (_process (_simple)
				(_target(26))
				(_sensitivity(7))
			)))
			(#ASSIGN#289_27 (_architecture 27 0 289 (_process (_alias ((JR_target)(RF_Rd1)))(_simple)
				(_target(30))
				(_sensitivity(44))
			)))
			(#ASSIGN#290_28 (_architecture 28 0 290 (_process (_simple)
				(_target(31))
				(_sensitivity(26)(38(15))(38))
			)))
			(#ASSIGN#291_29 (_architecture 29 0 291 (_process (_simple)
				(_target(29))
				(_sensitivity(26(d_31_28))(39))
			)))
			(#ASSIGN#295_30 (_architecture 30 0 295 (_process (_simple)
				(_target(22))
				(_sensitivity(53(0))(31)(53(1))(30)(53(2))(29))
			)))
			(#ASSIGN#298_31 (_architecture 31 0 298 (_process (_simple)
				(_target(52))
				(_sensitivity(62)(38(15)))
			)))
			(#ASSIGN#299_32 (_architecture 32 0 299 (_process (_simple)
				(_target(33))
				(_sensitivity(52)(38))
			)))
			(#ASSIGN#302_33 (_architecture 33 0 302 (_process (_alias ((ID_MUXop0_out)(RF_Rd2)))(_simple)
				(_target(12))
				(_sensitivity(45))
			)))
			(#ASSIGN#303_34 (_architecture 34 0 303 (_process (_simple)
				(_target(13))
				(_sensitivity(60)(37)(44))
			)))
			(#ASSIGN#304_35 (_architecture 35 0 304 (_process (_alias ((ID_MUXop2_out)(imm2_sel)(mem_op)(ID_inst_imm31)(bra_lnk)(ID_PC_plus4)(RF_Rd2)))(_simple)
				(_target(14))
				(_sensitivity(61)(56)(33)(54)(26)(45))
			)))
			(#ASSIGN#310_36 (_architecture 36 0 310 (_process (_simple)
				(_target(15))
				(_sensitivity(65)(35)(36))
			)))
			(#ASSIGN#312_37 (_architecture 37 0 312 (_process (_simple)
				(_target(16))
				(_sensitivity(55))
			)))
			(#ASSIGN#313_38 (_architecture 38 0 313 (_process (_simple)
				(_target(25))
			)))
			(#ASSIGN#316_39 (_architecture 39 0 316 (_process (_simple)
				(_target(19))
				(_sensitivity(63))
			)))
			(#ASSIGN#317_40 (_architecture 40 0 317 (_process (_simple)
				(_target(20))
				(_sensitivity(25)(57))
			)))
			(#ASSIGN#320_41 (_architecture 41 0 320 (_process (_alias ((ID_Pstomp_out)(insert_bubble)(stall_reg)(bra_type(1))(bra_type(2))(bra_type(0))(EX_bflag_in)))(_simple)
				(_target(21))
				(_sensitivity(25)(23)(53(1))(53(2))(53(0))(8))
			)))
			(#ASSIGN#321_42 (_architecture 42 0 321 (_process (_simple)
				(_target(18))
				(_sensitivity(25)(23)(56))
			)))
			(#ASSIGN#322_43 (_architecture 43 0 322 (_process (_simple)
				(_target(17))
				(_sensitivity(25)(1)(23)(64))
			)))
			(#ALWAYS#325_44 (_architecture 44 0 325 (_process 
				(_target(23))
				(_read(0)(24))
			)))
			(#ASSIGN#328_45 (_architecture 45 0 328 (_process (_alias ((stall)(rst)(ID_Pstomp_out)))(_simple)
				(_target(24))
				(_sensitivity(1)(21))
			)))
			(#INTERNAL#0_46 (_internal 46 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Decoder 0 147 (_entity .  Decoder)
		(_port
			((inst_code) (ID_inst_in))
			((inst_decode) (ID_inst_decode))
		)
		(_strength strong0 strong1)
	)
	(_instantiation RegFile 0 156 (_entity .  RegFile)
		(_port
			((clk) (clk))
			((rst) (rst))
			((Wen) (RF_Wen))
			((Wa) (RF_Wa))
			((Wd) (RF_Wd))
			((Ren1) (RF_Ren1))
			((Ra1) (RF_Ra1))
			((Rd1) (RF_Rd1))
			((Ren2) (RF_Ren2))
			((Ra2) (RF_Ra2))
			((Rd2) (RF_Rd2))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Decode 73 -1)

)
I 000052 55 12657         1287548305515 PPS_Execute
(_unit VERILOG 6.326.6.249 (PPS_Execute 0 2 (PPS_Execute 0 2 ))
	(_version v32)
	(_time 1287548305218 2010.10.20 00:18:25)
	(_source (\./../../../processor/pps_execute.v\ VERILOG (\./../../../processor/pps_execute.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287548305218)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal data_ready ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 28 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_in ~[4:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 29 (_array ~wire ((_range  11)))))
		(_port (_internal EX_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_array ~wire ((_range  12)))))
		(_port (_internal EX_aluop_in ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_array ~wire ((_range  13)))))
		(_port (_internal EX_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_array ~wire ((_range  14)))))
		(_port (_internal EX_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_array ~wire ((_range  15)))))
		(_port (_internal EX_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 34 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal EX_MUXop0_in ~[31:0]wire~ 0 34 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_MUXop1_in ~[31:0]wire~ 0 35 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_MUXop2_in ~[31:0]wire~ 0 36 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_LDData_in ~[31:0]wire~ 0 39 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 40 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal EX_ALUOut_out ~[31:0]reg~ 0 40 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]reg~ 0 41 (_array ~reg ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_out ~[4:0]reg~ 0 41 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_array ~reg ((_range  16)))))
		(_port (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_array ~reg ((_range  17)))))
		(_port (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_RegWrite_out ~reg 0 44 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_LDData_out ~[31:0]reg~ 0 46 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_Addr_out ~[31:0]wire~ 0 47 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_STData_out ~[31:0]wire~ 0 48 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 49 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal EX_bwe_out ~[3:0]wire~ 0 49 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 50 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_out ~wire 0 51 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut ~[31:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_in ~[31:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal overflow ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal PipeReg_en ~wire 0 57 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_inter ~[31:0]reg~ 0 59 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 60 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal EX_bwe_inter ~[3:0]reg~ 0 60 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#73_0 (_architecture 0 0 73 (_process (_alias ((PipeReg_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(30))
				(_sensitivity(3)(4)(1)(2))
			)))
			(#ALWAYS#75_1 (_architecture 1 0 75 (_process 
				(_target(16)(19)(15)(17)(18)(20))
				(_read(0)(30)(5)(6)(26)(10)(8)(14)(3)(4))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((EX_Addr_out)(EX_ALUOut)))(_simple)
				(_target(21))
				(_sensitivity(26))
			)))
			(#ASSIGN#95_3 (_architecture 3 0 95 (_process (_alias ((EX_STData_in)(EX_MUXop0_in)))(_simple)
				(_target(27))
				(_sensitivity(11))
			)))
			(#ASSIGN#96_4 (_architecture 4 0 96 (_process (_alias ((EX_STData_out)(EX_STData_inter)))(_simple)
				(_target(22))
				(_sensitivity(31))
			)))
			(#ASSIGN#99_5 (_architecture 5 0 99 (_process (_simple)
				(_target(24))
				(_sensitivity(9))
			)))
			(#ASSIGN#104_6 (_architecture 6 0 104 (_process (_simple)
				(_target(28))
				(_sensitivity(8)(9))
			)))
			(#ASSIGN#105_7 (_architecture 7 0 105 (_process (_simple)
				(_target(23))
				(_sensitivity(28)(32))
			)))
			(#ALWAYS#107_8 (_architecture 8 0 107 (_process 
				(_target(32))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10))
			)))
			(#ALWAYS#144_9 (_architecture 9 0 144 (_process 
				(_target(31))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10)(27))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_1_0)))
	
	(_defparam
	)
	(_scope
	)
	(_instantiation ALU 0 63 (_entity .  ALU)
		(_port
			((op1) (EX_MUXop1_in))
			((op2) (EX_MUXop2_in))
			((ctrl) (EX_aluop_in))
			((res) (EX_ALUOut))
			((bflag) (EX_bflag_out))
			((overflow) (overflow))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Execute 18 -1)

)
I 000051 55 8963          1287548306984 PPS_Memory
(_unit VERILOG 6.326.6.249 (PPS_Memory 0 2 (PPS_Memory 0 2 ))
	(_version v32)
	(_time 1287548306671 2010.10.20 00:18:26)
	(_source (\./../../../processor/pps_memory.v\ VERILOG (\./../../../processor/pps_memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287548306671)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal MEM_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  8)))))
		(_port (_internal MEM_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  9)))))
		(_port (_internal MEM_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  10)))))
		(_port (_internal MEM_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  11)))))
		(_port (_internal MEM_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal MEM_ALUOut_in ~[31:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_STData_in ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal MEM_Addr_in ~[31:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_LDData_in ~[31:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_Addr_out ~[31:0]wire~ 0 35 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 36 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 37 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_MUXOut_out ~[31:0]wire~ 0 40 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_inst_rd_out ~[4:0]wire~ 0 41 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_RegWrite_out ~wire 0 43 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 68 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal MEM_LDData_inter ~[31:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#72_0 (_architecture 0 0 72 (_process (_alias ((MEM_Addr_out)(MEM_Addr_in)))(_simple)
				(_target(9))
				(_sensitivity(7))
			)))
			(#ASSIGN#73_1 (_architecture 1 0 73 (_process (_simple)
				(_target(10))
				(_sensitivity(4))
			)))
			(#ASSIGN#74_2 (_architecture 2 0 74 (_process (_simple)
				(_target(11))
				(_sensitivity(2))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_alias ((MEM_MUXOut_out)(MEM_memop_in)(MEM_LDData_inter)(MEM_ALUOut_in)))(_simple)
				(_target(12))
				(_sensitivity(2)(15)(5))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_alias ((MEM_inst_rd_out)(MEM_inst_rd_in)))(_simple)
				(_target(13))
				(_sensitivity(0))
			)))
			(#ASSIGN#79_5 (_architecture 5 0 79 (_process (_simple)
				(_target(14))
				(_sensitivity(1))
			)))
			(#ALWAYS#88_6 (_architecture 6 0 88 (_process 
				(_target(15))
				(_read(7(1))(8(31))(8(d_31_16))(8(15))(8(d_15_0))(8(d_31_24))(8(23))(8(d_23_16))(8(d_15_8))(8(7))(8(d_7_0)))
				(_sensitivity(7(d_1_0))(3)(8))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
				(_part(7(d_1_0)))
	
	(_defparam
	)
	(_model . PPS_Memory 12 -1)

)
I 000054 55 6373          1287548308391 PPS_WriteBack
(_unit VERILOG 6.326.6.249 (PPS_WriteBack 0 2 (PPS_WriteBack 0 2 ))
	(_version v32)
	(_time 1287548308140 2010.10.20 00:18:28)
	(_source (\./../../../processor/pps_writeback.v\ VERILOG (\./../../../processor/pps_writeback.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287548308140)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  4)))))
		(_port (_internal WB_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 25 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_inst_rd_out ~[4:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 30 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#41_0 (_architecture 0 0 41 (_process (_alias ((WB_RF_Wdata_out)(WB_RF_Wdata_in)))(_simple)
				(_target(5))
				(_sensitivity(2))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(1))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((WB_inst_rd_out)(WB_inst_rd_in)))(_simple)
				(_target(3))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_WriteBack 5 -1)

)
I 000050 55 6047          1287548309876 Test_Sync
(_unit VERILOG 6.326.6.249 (Test_Sync 0 6 (Test_Sync 0 6 ))
	(_version v32)
	(_time 1287548309609 2010.10.20 00:18:29)
	(_source (\./../../../processor/test_sync.v\ VERILOG (\./../../../processor/test_sync.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287548309609)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal data ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal pc ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal addr ~[31:0]wire~ 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_en ~wire 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 23 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal check_pc ~[31:0]reg~ 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_data ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_addr ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly1 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly2 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_dly1 ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal addr_dly1 ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly1 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly2 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en1 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en2 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_en ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data_en ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#32_0 (_architecture 0 0 32 (_process (_alias ((pc_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(21))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((data_en)(data_read)(data_write)(data_ready)))(_simple)
				(_target(22))
				(_sensitivity(4)(5)(2))
			)))
			(#ALWAYS#37_2 (_architecture 2 0 37 (_process 
				(_target(13)(10))
				(_read(0)(21)(7)(13))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(15)(11))
				(_read(0)(22)(6)(15))
			)))
			(#ALWAYS#53_4 (_architecture 4 0 53 (_process 
				(_target(16)(12))
				(_read(0)(22)(8)(16))
			)))
			(#ALWAYS#61_5 (_architecture 5 0 61 (_process 
				(_target(17)(18)(19)(20))
				(_read(0)(1)(21)(4)(5)(17)(18))
			)))
			(#ASSIGN#94_6 (_architecture 6 0 94 (_process (_alias ((check_en)(check_en1)(check_en2)))(_simple)
				(_target(9))
				(_sensitivity(19)(20))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Test_Sync 8 -1)

)
I 000048 55 3997          1287548311344 RegFile
(_unit VERILOG 6.326.6.249 (RegFile 0 2 (RegFile 0 2 ))
	(_version v32)
	(_time 1287548311062 2010.10.20 00:18:31)
	(_source (\./../../../processor/regfile.v\ VERILOG (\./../../../processor/regfile.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287548311062)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Wen ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 6 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal Wa ~[4:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 7 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal Wd ~[31:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren1 ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra1 ~[4:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd1 ~[31:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren2 ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra2 ~[4:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd2 ~[31:0]wire~ 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:31]~ 0 47 (_array ~reg ((_to (i 0) (i 31)) (_downto (i 31) (i 0))))))
		(_signal (_internal RF_mem ~[31:0]reg~[0:31]~ 0 47 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#49_0 (_architecture 0 0 49 (_process 
				(_target(11(0))(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(11))(11(12))(11(13))(11(14))(11(15))(11(16))(11(17))(11(18))(11(19))(11(20))(11(21))(11(22))(11(23))(11(24))(11(25))(11(26))(11(27))(11(28))(11(29))(11(30))(11(31))(11))
				(_read(0)(1)(2)(3)(4))
			)))
			(#ASSIGN#94_1 (_architecture 1 0 94 (_process (_simple)
				(_target(7))
				(_sensitivity(5)(3)(6)(2)(4)(11))
			)))
			(#ASSIGN#95_2 (_architecture 2 0 95 (_process (_simple)
				(_target(10))
				(_sensitivity(8)(3)(9)(2)(4)(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . RegFile 4 -1)

)
I 000048 55 17037         1287548312907 Decoder
(_unit VERILOG 6.326.6.249 (Decoder 0 3 (Decoder 0 3 ))
	(_version v32)
	(_time 1287548312531 2010.10.20 00:18:32)
	(_source (\./../../../processor/decoder.v\ VERILOG (\./../../../processor/decoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287548312531)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INST_DE_WIDTH ~vector~0 0 5 \60\ (_entity -1 (_constant \60\))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_INVALID ~vector~1 0 8 \60'b0x0000000100000000000110x11\ (_entity -1 (_constant \60'b0x0000000100000000000110x11\))))
		(_type (_internal ~vector~2 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLL ~vector~2 0 11 \60'b010000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~3 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRL ~vector~3 0 12 \60'b01000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~4 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRA ~vector~4 0 13 \60'b0100000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~5 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLLV ~vector~5 0 14 \60'b010000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~6 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRLV ~vector~6 0 15 \60'b01000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~7 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRAV ~vector~7 0 16 \60'b0100000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~8 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JR ~vector~8 0 17 \60'b0100000000000000000000000000000000x0000000000000010000110x11\ (_entity -1 (_constant \60'b0100000000000000000000000000000000x0000000000000010000110x11\))))
		(_type (_internal ~vector~9 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JALR ~vector~9 0 18 \60'b0101000000000000000000000000000000x0000000000000010000101001\ (_entity -1 (_constant \60'b0101000000000000000000000000000000x0000000000000010000101001\))))
		(_type (_internal ~vector~10 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUB ~vector~10 0 25 \60'b01000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~11 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUBU ~vector~11 0 26 \60'b0100000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~12 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADD ~vector~12 0 27 \60'b0100000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~13 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDU ~vector~13 0 28 \60'b010000000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~14 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_AND ~vector~14 0 29 \60'b0100000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~15 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_NOR ~vector~15 0 32 \60'b0100000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~16 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_OR ~vector~16 0 33 \60'b010000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~17 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLT ~vector~17 0 34 \60'b010000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~18 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTU ~vector~18 0 35 \60'b01000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~19 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XOR ~vector~19 0 36 \60'b01000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~20 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZ ~vector~20 0 40 \60'b010000000000000000000001000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000001000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~21 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZAL ~vector~21 0 41 \60'b011000000000000000000001000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000000001000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~22 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZ ~vector~22 0 42 \60'b010000000000000000001000000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000001000000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~23 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZAL ~vector~23 0 43 \60'b011000000000000000001000000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000001000000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~24 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ORI ~vector~24 0 46 \60'b010000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~25 0 47 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDI ~vector~25 0 47 \60'b0100000000000000000000000000000x0000000010000010011101000\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000010011101000\))))
		(_type (_internal ~vector~26 0 48 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDIU ~vector~26 0 48 \60'b010000000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~27 0 49 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ANDI ~vector~27 0 49 \60'b0100000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~28 0 50 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BEQ ~vector~28 0 50 \60'b010000000000000000100000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000100000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~29 0 51 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGTZ ~vector~29 0 51 \60'b010000000000000000000100000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000100000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~30 0 52 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLEZ ~vector~30 0 52 \60'b010000000000000000000010000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000010000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~31 0 53 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BNE ~vector~31 0 53 \60'b010000000000000000010000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000010000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~32 0 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_J ~vector~32 0 54 \60'b1000000000000000000000000000000000x0000000000000000000110x11\ (_entity -1 (_constant \60'b1000000000000000000000000000000000x0000000000000000000110x11\))))
		(_type (_internal ~vector~33 0 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JAL ~vector~33 0 55 \60'b1001000000000000000000000000000000x0000000000000000000101010\ (_entity -1 (_constant \60'b1001000000000000000000000000000000x0000000000000000000101010\))))
		(_type (_internal ~vector~34 0 56 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LUI ~vector~34 0 56 \60'b010000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~35 0 57 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTI ~vector~35 0 57 \60'b010000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~36 0 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTIU ~vector~36 0 58 \60'b01000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~37 0 59 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LW ~vector~37 0 59 \60'h040000005000648\ (_entity -1 (_constant \60'h040000005000648\))))
		(_type (_internal ~vector~38 0 60 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SW ~vector~38 0 60 \60'b01000000000000000000000000000111000000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000111000000000000011001110x11\))))
		(_type (_internal ~vector~39 0 61 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LB ~vector~39 0 61 \60'h040000004200648\ (_entity -1 (_constant \60'h040000004200648\))))
		(_type (_internal ~vector~40 0 62 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LH ~vector~40 0 62 \60'h040000004800648\ (_entity -1 (_constant \60'h040000004800648\))))
		(_type (_internal ~vector~41 0 64 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LBU ~vector~41 0 64 \60'h040000004100648\ (_entity -1 (_constant \60'h040000004100648\))))
		(_type (_internal ~vector~42 0 65 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LHU ~vector~42 0 65 \60'h040000004400648\ (_entity -1 (_constant \60'h040000004400648\))))
		(_type (_internal ~vector~43 0 67 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SB ~vector~43 0 67 \60'b01000000000000000000000000000110001000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110001000000000011001110x11\))))
		(_type (_internal ~vector~44 0 68 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SH ~vector~44 0 68 \60'b01000000000000000000000000000110100000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110100000000000011001110x11\))))
		(_type (_internal ~vector~45 0 71 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XORI ~vector~45 0 71 \60'b01000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_code ~[31:0]wire~ 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_array ~reg ((_range  11)))))
		(_port (_internal inst_decode ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[5:0]wire~ 0 87 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal inst_op ~[5:0]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_func ~[5:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 89 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal inst_regimm ~[4:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rs ~[4:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rt ~[4:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rd ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_sa ~[4:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 94 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal inst_imm ~[15:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 95 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal inst_jmp_imm ~[25:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((inst_op)(inst_code(d_31_26))))(_simple)
				(_target(2))
				(_sensitivity(0(d_31_26)))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((inst_func)(inst_code(d_5_0))))(_simple)
				(_target(3))
				(_sensitivity(0(d_5_0)))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((inst_rs)(inst_code(d_25_21))))(_simple)
				(_target(5))
				(_sensitivity(0(d_25_21)))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((inst_rt)(inst_code(d_20_16))))(_simple)
				(_target(6))
				(_sensitivity(0(d_20_16)))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((inst_rd)(inst_code(d_15_11))))(_simple)
				(_target(7))
				(_sensitivity(0(d_15_11)))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((inst_sa)(inst_code(d_10_6))))(_simple)
				(_target(8))
				(_sensitivity(0(d_10_6)))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((inst_imm)(inst_code(d_15_0))))(_simple)
				(_target(9))
				(_sensitivity(0(d_15_0)))
			)))
			(#ASSIGN#107_7 (_architecture 7 0 107 (_process (_alias ((inst_jmp_imm)(inst_code(d_25_0))))(_simple)
				(_target(10))
				(_sensitivity(0(d_25_0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((inst_regimm)(inst_code(d_20_16))))(_simple)
				(_target(4))
				(_sensitivity(0(d_20_16)))
			)))
			(#ALWAYS#116_9 (_architecture 9 0 116 (_process 
				(_target(1))
				(_read)
				(_sensitivity(2)(3)(4))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Decoder 12 -1)

)
I 000044 55 10635         1287548314343 ALU
(_unit VERILOG 6.326.6.249 (ALU 0 4 (ALU 0 4 ))
	(_version v32)
	(_time 1287548314031 2010.10.20 00:18:34)
	(_source (\./../../../processor/alu.v\ VERILOG (\./../../../processor/alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1287548314031)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALUCTRL_WIDTH ~vector~0 0 13 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~1 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADD ~vector~1 0 18 \29'b10000000000000000000000000000\ (_entity -1 (_constant \29'b10000000000000000000000000000\))))
		(_type (_internal ~vector~2 0 19 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDU ~vector~2 0 19 \29'b01000000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000000\))))
		(_type (_internal ~vector~3 0 20 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUB ~vector~3 0 20 \29'b0100000000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000000\))))
		(_type (_internal ~vector~4 0 21 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBU ~vector~4 0 21 \29'b010000000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000000\))))
		(_type (_internal ~vector~5 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLT ~vector~5 0 24 \29'b01000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000\))))
		(_type (_internal ~vector~6 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLTU ~vector~6 0 25 \29'b0100000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000\))))
		(_type (_internal ~vector~7 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_EQ ~vector~7 0 26 \29'b010000000000000\ (_entity -1 (_constant \29'b010000000000000\))))
		(_type (_internal ~vector~8 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NEQ ~vector~8 0 27 \29'b01000000000000\ (_entity -1 (_constant \29'b01000000000000\))))
		(_type (_internal ~vector~9 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LTZ ~vector~9 0 28 \29'b0100000000000\ (_entity -1 (_constant \29'b0100000000000\))))
		(_type (_internal ~vector~10 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GTZ ~vector~10 0 29 \29'b010000000000\ (_entity -1 (_constant \29'b010000000000\))))
		(_type (_internal ~vector~11 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LEZ ~vector~11 0 30 \29'b01000000000\ (_entity -1 (_constant \29'b01000000000\))))
		(_type (_internal ~vector~12 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GEZ ~vector~12 0 31 \29'b0100000000\ (_entity -1 (_constant \29'b0100000000\))))
		(_type (_internal ~vector~13 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_AND ~vector~13 0 34 \29'b010000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000\))))
		(_type (_internal ~vector~14 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OR ~vector~14 0 35 \29'b01000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000\))))
		(_type (_internal ~vector~15 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XOR ~vector~15 0 36 \29'b0100000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000\))))
		(_type (_internal ~vector~16 0 37 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOR ~vector~16 0 37 \29'b010000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000\))))
		(_type (_internal ~vector~17 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLL ~vector~17 0 40 \29'b01000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000\))))
		(_type (_internal ~vector~18 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRL ~vector~18 0 41 \29'b0100000000000000000\ (_entity -1 (_constant \29'b0100000000000000000\))))
		(_type (_internal ~vector~19 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRA ~vector~19 0 42 \29'b010000000000000000\ (_entity -1 (_constant \29'b010000000000000000\))))
		(_type (_internal ~vector~20 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LUI ~vector~20 0 43 \29'b01000000000000000\ (_entity -1 (_constant \29'b01000000000000000\))))
		(_type (_internal ~vector~21 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OP2 ~vector~21 0 46 \29'b0100000000000000\ (_entity -1 (_constant \29'b0100000000000000\))))
		(_type (_internal ~[31:0]wire~ 0 5 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal op1 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal op2 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  14)))))
		(_port (_internal ctrl ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 7 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal res ~[31:0]reg~ 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal bflag ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal overflow ~wire 0 11 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]wire~ 0 62 (_array ~wire ((_downto (i 32) (i 0))))))
		(_signal (_internal res_add ~[32:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op1_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op2_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal nop2_sel ~wire 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op1 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op2 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shl ~[31:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shr ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 92 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal shamt ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_lui ~[31:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#70_0 (_architecture 0 0 70 (_process (_simple)
				(_target(12))
				(_sensitivity(2))
			)))
			(#ASSIGN#71_1 (_architecture 1 0 71 (_process (_alias ((sign_op1)(sign)(op1(31))))(_simple)
				(_target(10))
				(_sensitivity(12)(0(31)))
			)))
			(#ASSIGN#72_2 (_architecture 2 0 72 (_process (_alias ((sign_op2)(sign)(op2(31))))(_simple)
				(_target(11))
				(_sensitivity(12)(1(31)))
			)))
			(#ASSIGN#75_3 (_architecture 3 0 75 (_process (_simple)
				(_target(9))
				(_sensitivity(2))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_alias ((op2_inter)(sign_op2)(op2)))(_simple)
				(_target(8))
				(_sensitivity(11)(1))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_alias ((op1_inter)(sign_op1)(op1)))(_simple)
				(_target(7))
				(_sensitivity(10)(0))
			)))
			(#ASSIGN#78_6 (_architecture 6 0 78 (_process (_alias ((res_add)(nop2_sel)(op1_inter)(op2_inter)(op1_inter)(op2_inter)))(_simple)
				(_target(6))
				(_sensitivity(9)(7)(8))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_alias ((overflow)(res_add(31))(res_add(32))))(_simple)
				(_target(5))
				(_sensitivity(6(31))(6(32)))
			)))
			(#ASSIGN#95_8 (_architecture 8 0 95 (_process (_alias ((shamt)(op1(d_4_0))))(_simple)
				(_target(15))
				(_sensitivity(0(d_4_0)))
			)))
			(#ASSIGN#96_9 (_architecture 9 0 96 (_process (_alias ((res_shl)(op2)(shamt)))(_simple)
				(_target(13))
				(_sensitivity(1)(15))
			)))
			(#ASSIGN#97_10 (_architecture 10 0 97 (_process (_simple)
				(_target(14))
				(_sensitivity(2)(1(31))(1)(15))
			)))
			(#ASSIGN#103_11 (_architecture 11 0 103 (_process (_simple)
				(_target(16))
				(_sensitivity(1(d_15_0)))
			)))
			(#ALWAYS#107_12 (_architecture 12 0 107 (_process 
				(_target(3)(4))
				(_read(6(d_31_0))(6(32))(0(31))(0(d_30_0)))
				(_sensitivity(2)(6)(0)(1)(13)(14)(16))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ALU 15 -1)

)
I 000045 55 4947          1287548315797 host
(_unit VERILOG 6.326.6.249 (host 0 8 (host 0 8 ))
	(_version v32)
	(_time 1287548315531 2010.10.20 00:18:35)
	(_source (\./../../../dma/host.v\ VERILOG (\./../../../dma/host.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287548315531)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal hclk ~reg 0 11 (_architecture (_out ))) (_reg ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rw_n ~reg 0 14 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rcv ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_txd ~wire 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rdy ~reg 0 17 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal dev_out ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_in ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 22 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal cnt ~integer 0 22 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file_size ~integer 0 23 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal status ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal memcode ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal test_data ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 29 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$fscanf\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#31_0 (_architecture 0 0 31 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#INITIAL#35_2 (_architecture 2 0 35 (_process 
				(_target(12)(11)(13)(1)(10)(4)(7)(17)(16)(15))
				(_read(13)(10)(11))
				(_monitor)
			)))
			(#ALWAYS#60_3 (_architecture 3 0 60 (_process 
				(_target(13)(7)(8)(10))
				(_read(12)(15)(7)(4)(10)(8)(5)(1))
				(_monitor(10)(8))
			)))
			(#ALWAYS#74_4 (_architecture 4 0 74 (_process 
				(_target(7)(16)(10))
				(_read(6)(4)(9)(10))
				(_monitor(10)(9))
			)))
			(#ALWAYS#85_5 (_architecture 5 0 85 (_process 
				(_target(17))
				(_read(0)(2))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . host 7 -1)

)
I 000052 55 2416          1287548317235 addr_decode
(_unit VERILOG 6.326.6.249 (addr_decode 0 2 (addr_decode 0 2 ))
	(_version v32)
	(_time 1287548316953 2010.10.20 00:18:36)
	(_source (\./../../../dma/addr_decode.v\ VERILOG (\./../../../dma/addr_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1287548316953)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal adbus_mask ~vector~0 0 8 \32'hAFFF_FFC0\ (_entity -1 (_constant \32'hAFFF_FFC0\))))
		(_type (_internal ~[31:0]wire~ 0 4 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal active ~reg 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 5 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal select ~[3:0]reg~ 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#10_0 (_architecture 0 0 10 (_process 
				(_target(1)(2))
				(_read(0(d_5_2)))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . addr_decode 2 -1)

)
I 000055 55 10573         1287548318718 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287548318406 2010.10.20 00:18:38)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287548318406)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#205_13 (_architecture 13 0 205 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#216_14 (_architecture 14 0 216 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
I 000050 55 14603         1287549038312 TestBench
(_unit VERILOG 6.326.6.249 (TestBench 0 3 (TestBench 0 3 ))
	(_version v32)
	(_time 1287549037937 2010.10.20 00:30:37)
	(_source (\./../../../testbench/testbench.v\ VERILOG (\./../../../../include/mips_utils.v\ VERILOG i (\./../../../testbench/testbench.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_entity
		(_time 1287549037937)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal clk ~reg 0 4 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rst ~reg 0 5 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hclk ~wire 0 6 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 7 (_array ~wire ((_range  17)))))
		(_signal (_internal abus1 ~[10:0]wire~ 0 7 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal abus2 ~[10:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_signal (_internal dbus1 ~[31:0]wire~ 0 9 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2i ~[31:0]wire~ 0 10 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2o ~[31:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 13 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal i ~[11:0]reg~ 0 13 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal mdata ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal run ~reg 0 15 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ADD.a ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ADD.b ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]reg~ 0 0 (_array ~reg ((_downto (i 32) (i 0))))))
		(_signal (_internal ADD.ADD ~[32:0]reg~ 0 0 (_subprogram ADD (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.a ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.b ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.SUB ~[32:0]reg~ 0 0 (_subprogram SUB (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.result ~[31:0]reg~ 1 12 (_subprogram CalcZero (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.CalcZero ~reg 0 0 (_subprogram CalcZero (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 1 17 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal sign_extend_immediate.immediate ~[15:0]reg~ 1 17 (_subprogram sign_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_immediate.sign_extend_immediate ~[31:0]reg~ 0 0 (_subprogram sign_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[17:0]reg~ 1 22 (_array ~reg ((_downto (i 17) (i 0))))))
		(_signal (_internal sign_extend_offset.offset ~[17:0]reg~ 1 22 (_subprogram sign_extend_offset (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_offset.sign_extend_offset ~[31:0]reg~ 0 0 (_subprogram sign_extend_offset (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 1 27 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal sign_extend_byte.byte ~[7:0]reg~ 1 27 (_subprogram sign_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_byte.sign_extend_byte ~[31:0]reg~ 0 0 (_subprogram sign_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.immediate ~[15:0]reg~ 1 32 (_subprogram zero_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.zero_extend_immediate ~[31:0]reg~ 0 0 (_subprogram zero_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.byte ~[7:0]reg~ 1 37 (_subprogram zero_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.zero_extend_byte ~[31:0]reg~ 0 0 (_subprogram zero_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.memword ~[31:0]reg~ 1 42 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 1 43 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal load_hword.byte ~[1:0]reg~ 1 43 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.load_hword ~[15:0]reg~ 0 0 (_subprogram load_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.temp ~[15:0]reg~ 1 44 (_subprogram load_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.memword ~[31:0]reg~ 1 59 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.byte ~[1:0]reg~ 1 60 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.load_byte ~[7:0]reg~ 0 0 (_subprogram load_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.temp ~[7:0]reg~ 1 61 (_subprogram load_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.regword ~[31:0]reg~ 1 80 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.memword ~[31:0]reg~ 1 81 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.sel ~[1:0]reg~ 1 82 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.store_byte ~[31:0]reg~ 0 0 (_subprogram store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.temp ~[31:0]reg~ 1 83 (_subprogram store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.regword ~[31:0]reg~ 1 102 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.memword ~[31:0]reg~ 1 103 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.sel ~[1:0]reg~ 1 104 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.store_hword ~[31:0]reg~ 0 0 (_subprogram store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.temp ~[31:0]reg~ 1 105 (_subprogram store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.sel ~[1:0]reg~ 1 120 (_subprogram mask_store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.mask_store_byte ~[31:0]reg~ 0 0 (_subprogram mask_store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.temp ~[31:0]reg~ 1 121 (_subprogram mask_store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.sel ~[1:0]reg~ 1 140 (_subprogram mask_store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.mask_store_hword ~[31:0]reg~ 0 0 (_subprogram mask_store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.temp ~[31:0]reg~ 1 141 (_subprogram mask_store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.valid) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.ram) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.tag) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)
			(_function \$readmemb\)
			(_internal ADD 2 1 1 (_architecture (_function)(_target(13))
				(_read(11(31))(11)(12(31))(12))
			))
			(_internal SUB 3 1 6 (_architecture (_function)(_target(16))
				(_read(14(31))(14)(15(31))(15))
			))
			(_internal CalcZero 4 1 11 (_architecture (_function)(_target(18))
				(_read(17))
			))
			(_internal sign_extend_immediate 5 1 16 (_architecture (_function)(_target(20))
				(_read(19(15))(19))
			))
			(_internal sign_extend_offset 6 1 21 (_architecture (_function)(_target(22))
				(_read(21(17))(21))
			))
			(_internal sign_extend_byte 7 1 26 (_architecture (_function)(_target(24))
				(_read(23(7))(23))
			))
			(_internal zero_extend_immediate 8 1 31 (_architecture (_function)(_target(26))
				(_read(25))
			))
			(_internal zero_extend_byte 9 1 36 (_architecture (_function)(_target(28))
				(_read(27))
			))
			(_internal load_hword 10 1 41 (_architecture (_function)(_target(32)(31))
				(_read(30)(29(d_15_0))(29(d_31_16))(32))
			))
			(_internal load_byte 11 1 58 (_architecture (_function)(_target(36)(35))
				(_read(34)(33(d_7_0))(33(d_15_8))(33(d_23_16))(33(d_31_24))(36))
			))
			(_internal store_byte 12 1 79 (_architecture (_function)(_target(41)(40))
				(_read(39)(38(d_31_8))(37(d_7_0))(38(d_31_16))(38(d_7_0))(38(d_31_24))(38(d_15_0))(38(d_23_0))(41))
			))
			(_internal store_hword 13 1 101 (_architecture (_function)(_target(46)(45))
				(_read(44)(43(d_31_16))(42(d_15_0))(43(d_15_0))(46))
			))
			(_internal mask_store_byte 14 1 119 (_architecture (_function)(_target(49)(48))
				(_read(47)(49))
			))
			(_internal mask_store_hword 15 1 139 (_architecture (_function)(_target(52)(51))
				(_read(50)(52))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#24_0 (_architecture 0 0 24 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#26_1 (_architecture 1 0 26 (_process 
				(_target(0)(1))
				(_read(54)(55)(53))
			)))
			(#INTERNAL#0_16 (_internal 16 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ADD function 1 1
		)
		(_unit SUB function 1 6
		)
		(_unit CalcZero function 1 11
		)
		(_unit sign_extend_immediate function 1 16
		)
		(_unit sign_extend_offset function 1 21
		)
		(_unit sign_extend_byte function 1 26
		)
		(_unit zero_extend_immediate function 1 31
		)
		(_unit zero_extend_byte function 1 36
		)
		(_unit load_hword function 1 41
		)
		(_unit load_byte function 1 58
		)
		(_unit store_byte function 1 79
		)
		(_unit store_hword function 1 101
		)
		(_unit mask_store_byte function 1 119
		)
		(_unit mask_store_hword function 1 139
		)
	)
	(_instantiation Top 0 20 (_entity .  PPS_Top)
		(_port
			((clk))
			((rst))
			((abus1))
			((abus2))
			((dbus1))
			((dbus2i))
			((dbus2o))
		)
		(_strength strong0 strong1)
	)
	(_model . TestBench 18 -1)

)
I 000048 55 7348          1287549039953 arbiter
(_unit VERILOG 6.326.6.249 (arbiter 0 4 (arbiter 0 4 ))
	(_version v32)
	(_time 1287549039671 2010.10.20 00:30:39)
	(_source (\./../../../arbiter/arbiter.v\ VERILOG (\./../../../arbiter/arbiter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_entity
		(_time 1287549039671)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~0 0 15 \2'd0\ (_entity -1 (_constant \2'd0\))))
		(_type (_internal ~vector~1 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal GRANT ~vector~1 0 15 \2'd1\ (_entity -1 (_constant \2'd1\))))
		(_type (_internal ~vector~2 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p0 ~vector~2 0 16 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~3 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p1 ~vector~3 0 17 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~4 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p2 ~vector~4 0 18 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~5 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p3 ~vector~5 0 19 \4\ (_entity -1 (_constant \4\))))
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal skip_wait ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 9 (_array ~wire ((_range  10)))))
		(_port (_internal read_request ~[3:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_request ~[3:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 11 (_array ~reg ((_range  11)))))
		(_port (_internal grant ~[3:0]reg~ 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memory_sel ~wire 0 12 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request_int ~[3:0]wire~ 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request ~[3:0]wire~ 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal grant_int ~[3:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal enable ~wire 0 30 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal read_enable ~wire 0 31 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal write_enable ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~[4-1:0]~ 0 35 (_array ~reg ((_downto (i 3) (i 0)) (_downto (i 3) (i 0))))))
		(_signal (_internal wait_states ~[3:0]reg~[4-1:0]~ 0 35 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_state ~[3:0]reg~ 0 36 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal wait_cnt ~[3:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 38 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal memsel ~reg 0 39 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#63_0 (_architecture 0 0 63 (_process (_alias ((request)(read_request)(write_request)))(_simple)
				(_target(10))
				(_sensitivity(3)(4))
			)))
			(#ASSIGN#64_1 (_architecture 1 0 64 (_process (_simple)
				(_target(9(3)))
			)))
			(#ASSIGN#65_2 (_architecture 2 0 65 (_process (_simple)
				(_target(9(d_2_0)))
				(_sensitivity(9(d_3_1))(10(d_3_1)))
			)))
			(#ASSIGN#66_3 (_architecture 3 0 66 (_process (_alias ((read_enable)(read_request)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#67_4 (_architecture 4 0 67 (_process (_alias ((write_enable)(write_request)))(_simple)
				(_target(14))
				(_sensitivity(4))
			)))
			(#ASSIGN#68_5 (_architecture 5 0 68 (_process (_alias ((grant_int)(request_int)(request)))(_simple)
				(_target(11))
				(_sensitivity(9)(10))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_alias ((memory_sel)(memsel)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ALWAYS#71_7 (_architecture 7 0 71 (_process 
				(_target(16(0))(16(1))(16(2))(16(3)))
				(_read(0)(1))
			)))
			(#ALWAYS#80_8 (_architecture 8 0 80 (_process 
				(_target(19)(5)(20)(7)(8)(18))
				(_read(0)(1)(19)(13)(14)(11)(2)(16(3))(16(2))(16(1))(16(0))(18))
				(_monitor)
			)))
			(#INTERNAL#0_9 (_internal 9 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . arbiter 12 -1)

)
I 000046 55 8583          1287549041484 cache
(_unit VERILOG 6.326.6.249 (cache 0 6 (cache 0 6 ))
	(_version v32)
	(_time 1287549041140 2010.10.20 00:30:41)
	(_source (\./../../../cache/cache.v\ VERILOG (\./../../../cache/cache.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287549041140)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal words ~vector~0 0 25 \64\ (_entity -1 (_constant \64\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal asize ~vector~1 0 25 \6\ (_entity -1 (_constant \6\))))
		(_type (_internal ~vector~2 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bytes ~vector~2 0 26 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~3 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bsize ~vector~3 0 26 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal read_mem ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant_mem ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready_mem ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 15 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal mem_databus ~[31:0]wire~ 0 15 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal mem_adbus ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read ~wire 0 19 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 20 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal write ~[3:0]wire~ 0 20 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 23 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal adbus ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:words-1]~ 0 28 (_array ~reg ((_range  8)(_downto (i 31) (i 0))))))
		(_signal (_internal ram ~[31:0]reg~[0:words-1]~ 0 28 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_array ~reg ((_range  9)(_range  10)))))
		(_signal (_internal tag ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:words-1]~ 0 30 (_array ~reg ((_range  11)(_to (i 0) (i 0))))))
		(_signal (_internal valid ~reg[0:words-1]~ 0 30 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hit ~reg 0 32 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[asize-1:0]wire~ 0 34 (_array ~wire ((_range  12)))))
		(_signal (_internal set ~[asize-1:0]wire~ 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ce ~wire 0 35 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_data ~[31:0]reg~ 0 38 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.databus ~[31:0]reg~ 0 39 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal ram_write.write ~[3:0]reg~ 0 40 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.hit ~reg 0 41 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_write ~[31:0]reg~ 0 0 (_subprogram ram_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.write ~[3:0]reg~ 0 71 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.hit ~reg 0 72 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.valid_write ~reg 0 0 (_subprogram valid_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal ram_write 5 0 37 (_architecture (_function)(_target(25))
				(_read(24)(23)(22(d_31_24))(21(d_23_0))(21(d_31_24))(22(d_23_16))(21(d_15_0))(21(d_31_16))(22(d_15_8))(21(d_7_0))(21(d_31_8))(22(d_7_0))(22(d_31_16))(22(d_15_0))(22)(21))(_monitor(23))
			))
			(_internal valid_write 6 0 70 (_architecture (_function)(_target(28))
				(_read(27)(26))(_monitor(26))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#34_0 (_architecture 0 0 34 (_process (_simple)
				(_target(19))
				(_sensitivity(12(_range 13)))
			)))
			(#ASSIGN#91_1 (_architecture 1 0 91 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(11))
				(_sensitivity(17))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((mem_databus)(mem_databus_txd)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
			(#ASSIGN#94_3 (_architecture 3 0 94 (_process (_simple)
				(_target(20))
				(_sensitivity(12(d_31_29)))
			)))
			(#ALWAYS#96_4 (_architecture 4 0 96 (_process 
				(_target(17)(18)(6)(1)(2)(9)(10)(16)(13)(14)(15))
				(_read(0)(7)(8)(14)(19)(12(_range 14))(15)(16)(13)(20)(11)(12(_range 15))(3)(12)(4)(12(_range 16))(5)(12(_range 17)))
				(_call(0)(1))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ram_write function 0 37
		)
		(_unit valid_write function 0 70
		)
		(_unit request begin 0 108
		)
	)
	(_model . cache 18 -1)

)
I 000047 55 4206          1287549042859 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287549042578 2010.10.20 00:30:42)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287549042578)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \4\ (_entity -1 (_constant \4\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#45_2 (_architecture 2 0 45 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
I 000048 55 14292         1287549044376 PPS_Top
(_unit VERILOG 6.326.6.249 (PPS_Top 0 3 (PPS_Top 0 3 ))
	(_version v32)
	(_time 1287549044125 2010.10.20 00:30:44)
	(_source (\./../../../processor/pps_top.v\ VERILOG (\./../../../processor/pps_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287549044125)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 3 (_array ~wire ((_range  5)))))
		(_port (_internal abus1 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal abus2 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal dbus1 ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2i ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2o ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst_addr ~[31:0]wire~ 0 14 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst ~[31:0]wire~ 0 15 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_addr ~[31:0]wire~ 0 16 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data ~[31:0]wire~ 0 17 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_out ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_in ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 21 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal select ~[3:0]wire~ 0 21 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_databus ~[31:0]wire~ 0 23 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_adbus ~[31:0]wire~ 0 24 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal grant_mem ~[3:0]wire~ 0 25 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_write ~[3:0]wire~ 0 26 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ic_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_read_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_write_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_write_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_read_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_write_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_n ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_pc ~[31:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_data ~[31:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_addr ~[31:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_en ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ready_mem ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_grant ~wire 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant ~wire 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal skip_wait ~wire 0 143 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs ~wire 0 151 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rwbar ~wire 0 152 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal hclk ~wire 0 158 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rcv ~wire 0 162 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_txd ~wire 0 163 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rdy ~wire 0 164 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \1 \ ~wire -1 59 (_internal (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \2 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \5 \ 0 147 (_uni ((49)(26)(50)(30)))))
		(_signal (_virtual \3 \ 0 146 (_uni ((48)(25)(27)(29)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#59_0 (_internal 0 0 59 (_process (_alias ((\1 \)(dc_write)))(_simple)
				(_target(46))
				(_sensitivity(17))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_alias ((dc_grant_mem)(grant_mem(2))))(_simple)
				(_target(18))
				(_sensitivity(16(2)))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((ic_grant_mem)(grant_mem(1))))(_simple)
				(_target(19))
				(_sensitivity(16(1)))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_alias ((dma_grant_mem)(grant_mem(0))))(_simple)
				(_target(20))
				(_sensitivity(16(0)))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Test_Sync 0 54 (_entity .  Test_Sync)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (dc_read))
			((data_write) (\1 \))
			((data_ready) (dc_ready))
			((inst_ready) (ic_ready))
			((pc) (inst_addr))
			((data) (data))
			((addr) (data_addr))
			((check_en) (check_en))
			((check_pc) (check_pc))
			((check_data) (check_data))
			((check_addr) (check_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation Processor 0 74 (_entity .  PPS_Processor)
		(_port
			((clk) (clk))
			((rst) (rst))
			((inst_addr) (inst_addr))
			((inst_read) (ic_read))
			((inst_ready) (ic_ready))
			((inst) (inst))
			((data_addr) (data_addr))
			((data) (data))
			((bwe) (dc_write))
			((data_read) (dc_read))
			((data_ready) (dc_ready))
		)
		(_strength strong0 strong1)
	)
	(_instantiation icache 0 96 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (ic_read_mem))
			((write_mem) (ic_write_mem))
			((grant_mem) (ic_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (ic_read))
			((write) (\2 \))
			((ready) (ic_ready))
			((grant) (ic_grant))
			((databus) (inst))
			((adbus) (inst_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dcache 0 118 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (dc_read_mem))
			((write_mem) (dc_write_mem))
			((grant_mem) (dc_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (dc_read))
			((write) (dc_write))
			((ready) (dc_ready))
			((grant) (dc_grant))
			((databus) (data))
			((adbus) (data_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation arbiter 0 140 (_entity .  arbiter)
		(_port
			((clk) (clk))
			((rst) (rst))
			((skip_wait) (skip_wait))
			((read_request) (\3 \))
			((write_request) (\5 \))
			((grant) (grant_mem))
			((memory_sel) (cs))
			((rwbar) (rwbar))
			((ready) (ready_mem))
		)
		(_strength strong0 strong1)
	)
	(_instantiation host 0 156 (_entity .  host)
		(_port
			((clk) (clk))
			((hclk) (hclk))
			((adbus) (mem_adbus))
			((databus) (mem_databus))
			((rw_n) (rw_n))
			((data_rcv) (dev_rcv))
			((data_txd) (dev_txd))
			((data_rdy) (dev_rdy))
			((dev_out) (dev_out))
			((dev_in) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation addr_decode 0 169 (_entity .  addr_decode)
		(_port
			((adbus) (mem_adbus))
			((active) (skip_wait))
			((select) (select))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dma_controller 0 175 (_entity .  dma_controller)
		(_port
			((clk) (clk))
			((rst) (rst))
			((read_mem) (dma_read_mem))
			((write_mem) (dma_write_mem))
			((databus) (mem_databus))
			((adbus) (mem_adbus))
			((ready) (ready_mem))
			((grant) (dma_grant_mem))
			((status_wr) (dc_write))
			((status_rd) (dc_read))
			((select_reg) (select))
			((error1) (\8 \))
			((error2) (\9 \))
			((dev_rdy) (dev_rdy))
			((dma_rcv) (dev_rcv))
			((dma_txd) (dev_txd))
			((dev_wdata) (dev_out))
			((dev_rdata) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation SRAM 0 214 (_entity .  memory)
		(_port
			((clk) (clk))
			((cs) (cs))
			((rwbar) (rwbar))
			((adbus) (mem_adbus(d_12_2)))
			((databus) (mem_databus))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Top 6 -1)

)
I 000054 55 18494         1287549045906 PPS_Processor
(_unit VERILOG 6.326.6.249 (PPS_Processor 0 2 (PPS_Processor 0 2 ))
	(_version v32)
	(_time 1287549045625 2010.10.20 00:30:45)
	(_source (\./../../../processor/pps_processor.v\ VERILOG (\./../../../processor/pps_processor.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287549045625)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_addr ~[31:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~wire 0 30 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_addr ~[31:0]wire~ 0 34 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data ~[31:0]wire~ 0 35 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 36 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_ready ~wire 0 37 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 38 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal bwe ~[3:0]wire~ 0 38 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_PC_out ~[31:0]wire~ 0 40 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_inst_out ~[31:0]wire~ 0 41 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal IF_inst_in ~[31:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 44 (_array ~wire ((_range  7)))))
		(_signal (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_array ~wire ((_range  8)))))
		(_signal (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_array ~wire ((_range  9)))))
		(_signal (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_array ~wire ((_range  10)))))
		(_signal (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_array ~wire ((_range  11)))))
		(_signal (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop0_out ~[31:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop1_out ~[31:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop2_out ~[31:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_bra_tgt_out ~[31:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 53 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal ID_inst_rd_out ~[4:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstomp_out ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstall_out ~wire 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_STData_out ~[31:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut_out ~[31:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_LDData_in ~[31:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_LDData_out ~[31:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_Addr_out ~[31:0]wire~ 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_inst_rd_out ~[4:0]wire~ 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bflag_out ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_RegWrite_out ~wire 0 68 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_in ~[31:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_MUXOut_out ~[31:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_STData_out ~[31:0]wire~ 0 72 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_out ~[31:0]wire~ 0 73 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_LDData_in ~[31:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_inst_rd_out ~[4:0]wire~ 0 75 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memwr_out ~wire 0 76 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memop_out ~wire 0 77 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_RegWrite_out ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_inst_rd_out ~[4:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bwe_out ~[3:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MEM_bwe_out ~[3:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_write ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#88_0 (_architecture 0 0 88 (_process (_alias ((inst_addr)(IF_PC_out)))(_simple)
				(_target(2))
				(_sensitivity(11))
			)))
			(#ASSIGN#90_1 (_architecture 1 0 90 (_process (_alias ((data_addr)(EX_Addr_out)))(_simple)
				(_target(6))
				(_sensitivity(33))
			)))
			(#ASSIGN#93_2 (_architecture 2 0 93 (_process (_simple)
				(_target(7))
				(_sensitivity(51)(26))
			)))
			(#ASSIGN#96_3 (_architecture 3 0 96 (_process (_alias ((EX_LDData_in)(data)))(_simple)
				(_target(31))
				(_sensitivity(7))
			)))
			(#ASSIGN#99_4 (_architecture 4 0 99 (_process (_alias ((IF_inst_in)(inst)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_simple)
				(_target(10))
				(_sensitivity(51)(49))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation MI 0 105 (_entity .  Memory_Interface)
		(_port
			((clk) (clk))
			((rst) (rst))
			((memwr) (ID_memwr_out))
			((memop) (ID_memop_out))
			((inst_ready) (inst_ready))
			((data_ready) (data_ready))
			((inst_read) (inst_read))
			((data_read) (data_read))
			((data_write) (data_write))
		)
		(_strength strong0 strong1)
	)
	(_instantiation IF 0 117 (_entity .  PPS_Fetch)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((Pstomp) (ID_Pstomp_out))
			((bra_tgt) (ID_bra_tgt_out))
			((IF_inst_in) (IF_inst_in))
			((IF_inst_out) (IF_inst_out))
			((IF_PC_out) (IF_PC_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation ID 0 134 (_entity .  PPS_Decode)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((data_read) (data_read))
			((data_write) (data_write))
			((ID_inst_in) (IF_inst_out))
			((ID_PC_in) (IF_PC_out))
			((EX_bflag_in) (EX_bflag_out))
			((WB_RF_Wdata_in) (WB_RF_Wdata_out))
			((WB_inst_rd_in) (WB_inst_rd_out))
			((WB_RegWrite_in) (WB_RegWrite_out))
			((ID_MUXop0_out) (ID_MUXop0_out))
			((ID_MUXop1_out) (ID_MUXop1_out))
			((ID_MUXop2_out) (ID_MUXop2_out))
			((ID_inst_rd_out) (ID_inst_rd_out))
			((ID_aluop_out) (ID_aluop_out))
			((ID_RegWrite_out) (ID_RegWrite_out))
			((ID_memop_out) (ID_memop_out))
			((ID_memop_type_out) (ID_memop_type_out))
			((ID_memwr_out) (ID_memwr_out))
			((ID_Pstomp_out) (ID_Pstomp_out))
			((ID_bra_tgt_out) (ID_bra_tgt_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation EXE 0 165 (_entity .  PPS_Execute)
		(_port
			((clk) (clk))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((EX_MUXop0_in) (ID_MUXop0_out))
			((EX_MUXop1_in) (ID_MUXop1_out))
			((EX_MUXop2_in) (ID_MUXop2_out))
			((EX_inst_rd_in) (ID_inst_rd_out))
			((EX_aluop_in) (ID_aluop_out))
			((EX_RegWrite_in) (ID_RegWrite_out))
			((EX_memop_in) (ID_memop_out))
			((EX_memop_type_in) (ID_memop_type_out))
			((EX_memwr_in) (ID_memwr_out))
			((EX_LDData_in) (EX_LDData_in))
			((EX_ALUOut_out) (EX_ALUOut_out))
			((EX_Addr_out) (EX_Addr_out))
			((EX_STData_out) (EX_STData_out))
			((EX_LDData_out) (EX_LDData_out))
			((EX_bwe_out) (EX_bwe_out))
			((EX_inst_rd_out) (EX_inst_rd_out))
			((EX_memop_out) (EX_memop_out))
			((EX_memop_type_out) (EX_memop_type_out))
			((EX_memwr_out) (EX_memwr_out))
			((EX_RegWrite_out) (EX_RegWrite_out))
			((EX_bflag_out) (EX_bflag_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation MEM 0 196 (_entity .  PPS_Memory)
		(_port
			((MEM_ALUOut_in) (EX_ALUOut_out))
			((MEM_STData_in) (EX_STData_out))
			((MEM_inst_rd_in) (EX_inst_rd_out))
			((MEM_RegWrite_in) (EX_RegWrite_out))
			((MEM_memop_in) (EX_memop_out))
			((MEM_memop_type_in) (EX_memop_type_out))
			((MEM_memwr_in) (EX_memwr_out))
			((MEM_MUXOut_out) (MEM_MUXOut_out))
			((MEM_inst_rd_out) (MEM_inst_rd_out))
			((MEM_RegWrite_out) (MEM_RegWrite_out))
			((MEM_Addr_in) (EX_ALUOut_out))
			((MEM_LDData_in) (EX_LDData_out))
			((MEM_Addr_out) (MEM_Addr_out))
			((MEM_memwr_out) (MEM_memwr_out))
			((MEM_memop_out) (MEM_memop_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation WB 0 223 (_entity .  PPS_WriteBack)
		(_port
			((WB_inst_rd_in) (MEM_inst_rd_out))
			((WB_RegWrite_in) (MEM_RegWrite_out))
			((WB_RF_Wdata_in) (MEM_MUXOut_out))
			((WB_inst_rd_out) (WB_inst_rd_out))
			((WB_RegWrite_out) (WB_RegWrite_out))
			((WB_RF_Wdata_out) (WB_RF_Wdata_out))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Processor 12 -1)

)
I 000057 55 3695          1287549047328 Memory_Interface
(_unit VERILOG 6.326.6.249 (Memory_Interface 0 4 (Memory_Interface 0 4 ))
	(_version v32)
	(_time 1287549047062 2010.10.20 00:30:47)
	(_source (\./../../../processor/memory_interface.v\ VERILOG (\./../../../processor/memory_interface.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1287549047062)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memwr ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memop ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_read ~reg 0 17 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(5))
				(_read(0)(1)(6)(7)(8)(4)(5))
			)))
			(#ALWAYS#41_1 (_architecture 1 0 41 (_process 
				(_target(10))
				(_read(0)(1)(6)(7))
			)))
			(#ALWAYS#50_2 (_architecture 2 0 50 (_process 
				(_target(9))
				(_read(0)(1)(6)(8))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_alias ((data_write)(mem_write)(memop)(memwr)))(_simple)
				(_target(8))
				(_sensitivity(9)(3)(2))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_alias ((data_read)(mem_read)(memop)(memwr)))(_simple)
				(_target(7))
				(_sensitivity(10)(3)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Memory_Interface 6 -1)

)
I 000050 55 4627          1287549048796 PPS_Fetch
(_unit VERILOG 6.326.6.249 (PPS_Fetch 0 3 (PPS_Fetch 0 3 ))
	(_version v32)
	(_time 1287549048515 2010.10.20 00:30:48)
	(_source (\./../../../processor/pps_fetch.v\ VERILOG (\./../../../processor/pps_fetch.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287549048515)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Pstomp ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal bra_tgt ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_in ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_PC_out ~[31:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_plus4 ~[31:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_sel ~[31:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_en ~wire 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 37 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal PC ~[31:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(11))
				(_sensitivity(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_alias ((PC_sel)(Pstomp)(bra_tgt)(PC_plus4)))(_simple)
				(_target(12))
				(_sensitivity(6)(7)(11))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_alias ((IF_PC_out)(PC)))(_simple)
				(_target(10))
				(_sensitivity(14))
			)))
			(#ASSIGN#49_3 (_architecture 3 0 49 (_process (_alias ((IF_inst_out)(IF_inst_in)))(_simple)
				(_target(8))
				(_sensitivity(9))
			)))
			(#ASSIGN#52_4 (_architecture 4 0 52 (_process (_alias ((PC_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(13))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ALWAYS#54_5 (_architecture 5 0 54 (_process 
				(_target(14))
				(_read(0)(1)(13)(12))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_Fetch 7 -1)

)
I 000051 55 23197         1287549050921 PPS_Decode
(_unit VERILOG 6.326.6.249 (PPS_Decode 0 3 (PPS_Decode 0 3 ))
	(_version v32)
	(_time 1287549050000 2010.10.20 00:30:50)
	(_source (\./../../../processor/pps_decode.v\ VERILOG (\./../../../processor/pps_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 47))
	(_entity
		(_time 1287549050000)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 33 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 33 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 34 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 34 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 35 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 35 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 36 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 36 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 37 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 37 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 38 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 38 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 39 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 39 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 40 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 40 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 41 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 42 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 43 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 44 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 45 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 46 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 47 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 48 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 48 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 49 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 49 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 50 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 50 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_write ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 13 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal ID_inst_in ~[31:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_PC_in ~[31:0]wire~ 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_in ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 17 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_in ~wire 0 18 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop0_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop1_out ~[31:0]wire~ 0 21 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop2_out ~[31:0]wire~ 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_inst_rd_out ~[4:0]wire~ 0 23 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  47)))))
		(_port (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  48)))))
		(_port (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 25 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  49)))))
		(_port (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  50)))))
		(_port (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_array ~wire ((_range  51)))))
		(_port (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_Pstomp_out ~wire 0 29 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_bra_tgt_out ~[31:0]wire~ 0 31 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall_reg ~reg 0 87 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall ~wire 0 88 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal insert_bubble ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_PC_plus4 ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MUXop1_out ~[31:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MUXop2_out ~[31:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal JMP_target ~[31:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal JR_target ~[31:0]wire~ 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal BRA_target ~[31:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:59]wire~ 0 105 (_array ~wire ((_range  52)))))
		(_signal (_internal ID_inst_decode ~[0:59]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_imm31 ~[31:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rs ~[4:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rt ~[4:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rd ~[4:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_sa ~[4:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 113 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal ID_inst_imm ~[15:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 114 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal ID_inst_jmp_imm ~[25:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rdata1 ~[31:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Rdata2 ~[31:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wdata ~[31:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wd ~[31:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd1 ~[31:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd2 ~[31:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wa ~[4:0]wire~ 0 122 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra1 ~[4:0]wire~ 0 123 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra2 ~[4:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren1 ~wire 0 125 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren2 ~wire 0 126 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wen ~wire 0 127 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 129 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_array ~wire ((_range  53)))))
		(_signal (_internal bra_type ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_array ~wire ((_range  54)))))
		(_signal (_internal bra_lnk ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal alu_op ~[ALU_OP_SIZE-1:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op ~[MEM_OP_SIZE-1:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_wr ~[MEM_WR_SIZE-1:0]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_array ~wire ((_range  55)))))
		(_signal (_internal use_reg1 ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal use_reg2 ~[USE_REG1_SIZE-1:0]wire~ 0 136 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_array ~wire ((_range  56)))))
		(_signal (_internal imm1_sel ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_array ~wire ((_range  57)))))
		(_signal (_internal imm2_sel ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_array ~wire ((_range  58)))))
		(_signal (_internal sign_imm16 ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op_type ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 140 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rwe ~[RWE_SIZE-1:0]wire~ 0 141 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_array ~wire ((_range  59)))))
		(_signal (_internal dst_addr_sel ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#173_0 (_architecture 0 0 173 (_process (_alias ((RF_Ra1)(ID_inst_rs)))(_simple)
				(_target(47))
				(_sensitivity(34))
			)))
			(#ASSIGN#174_1 (_architecture 1 0 174 (_process (_alias ((RF_Ra2)(ID_inst_rt)))(_simple)
				(_target(48))
				(_sensitivity(35))
			)))
			(#ASSIGN#177_2 (_architecture 2 0 177 (_process (_alias ((RF_Wa)(WB_inst_rd_in)))(_simple)
				(_target(46))
				(_sensitivity(10))
			)))
			(#ASSIGN#181_3 (_architecture 3 0 181 (_process (_alias ((RF_Wd)(WB_RF_Wdata_in)))(_simple)
				(_target(43))
				(_sensitivity(9))
			)))
			(#ASSIGN#184_4 (_architecture 4 0 184 (_process (_alias ((RF_Wen)(WB_RegWrite_in)))(_simple)
				(_target(51))
				(_sensitivity(11))
			)))
			(#ASSIGN#185_5 (_architecture 5 0 185 (_process (_simple)
				(_target(49))
				(_sensitivity(58))
			)))
			(#ASSIGN#186_6 (_architecture 6 0 186 (_process (_simple)
				(_target(50))
				(_sensitivity(59))
			)))
			(#ASSIGN#188_7 (_architecture 7 0 188 (_process (_alias ((ID_inst_rs)(ID_inst_in(d_25_21))))(_simple)
				(_target(34))
				(_sensitivity(6(d_25_21)))
			)))
			(#ASSIGN#189_8 (_architecture 8 0 189 (_process (_alias ((ID_inst_rt)(ID_inst_in(d_20_16))))(_simple)
				(_target(35))
				(_sensitivity(6(d_20_16)))
			)))
			(#ASSIGN#190_9 (_architecture 9 0 190 (_process (_alias ((ID_inst_rd)(ID_inst_in(d_15_11))))(_simple)
				(_target(36))
				(_sensitivity(6(d_15_11)))
			)))
			(#ASSIGN#191_10 (_architecture 10 0 191 (_process (_alias ((ID_inst_sa)(ID_inst_in(d_10_6))))(_simple)
				(_target(37))
				(_sensitivity(6(d_10_6)))
			)))
			(#ASSIGN#192_11 (_architecture 11 0 192 (_process (_alias ((ID_inst_imm)(ID_inst_in(d_15_0))))(_simple)
				(_target(38))
				(_sensitivity(6(d_15_0)))
			)))
			(#ASSIGN#193_12 (_architecture 12 0 193 (_process (_alias ((ID_inst_jmp_imm)(ID_inst_in(d_25_0))))(_simple)
				(_target(39))
				(_sensitivity(6(d_25_0)))
			)))
			(#ASSIGN#198_13 (_architecture 13 0 198 (_process (_simple)
				(_target(53))
				(_sensitivity(32(_range 60)))
			)))
			(#ASSIGN#200_14 (_architecture 14 0 200 (_process (_simple)
				(_target(54))
				(_sensitivity(32(_range 61)))
			)))
			(#ASSIGN#203_15 (_architecture 15 0 203 (_process (_simple)
				(_target(55))
				(_sensitivity(32(_range 62)))
			)))
			(#ASSIGN#206_16 (_architecture 16 0 206 (_process (_simple)
				(_target(56))
				(_sensitivity(32(_range 63)))
			)))
			(#ASSIGN#210_17 (_architecture 17 0 210 (_process (_simple)
				(_target(57))
				(_sensitivity(32(_range 64)))
			)))
			(#ASSIGN#216_18 (_architecture 18 0 216 (_process (_simple)
				(_target(63))
				(_sensitivity(32(_range 65)))
			)))
			(#ASSIGN#224_19 (_architecture 19 0 224 (_process (_simple)
				(_target(58))
				(_sensitivity(32(_range 66)))
			)))
			(#ASSIGN#232_20 (_architecture 20 0 232 (_process (_simple)
				(_target(59))
				(_sensitivity(32(_range 67)))
			)))
			(#ASSIGN#241_21 (_architecture 21 0 241 (_process (_simple)
				(_target(60))
				(_sensitivity(32(_range 68)))
			)))
			(#ASSIGN#251_22 (_architecture 22 0 251 (_process (_simple)
				(_target(61))
				(_sensitivity(32(_range 69)))
			)))
			(#ASSIGN#261_23 (_architecture 23 0 261 (_process (_simple)
				(_target(62))
				(_sensitivity(32(_range 70)))
			)))
			(#ASSIGN#272_24 (_architecture 24 0 272 (_process (_simple)
				(_target(64))
				(_sensitivity(32(_range 71)))
			)))
			(#ASSIGN#284_25 (_architecture 25 0 284 (_process (_simple)
				(_target(65))
				(_sensitivity(32(_range 72)))
			)))
			(#ASSIGN#288_26 (_architecture 26 0 288 (_process (_simple)
				(_target(26))
				(_sensitivity(7))
			)))
			(#ASSIGN#289_27 (_architecture 27 0 289 (_process (_alias ((JR_target)(RF_Rd1)))(_simple)
				(_target(30))
				(_sensitivity(44))
			)))
			(#ASSIGN#290_28 (_architecture 28 0 290 (_process (_simple)
				(_target(31))
				(_sensitivity(26)(38(15))(38))
			)))
			(#ASSIGN#291_29 (_architecture 29 0 291 (_process (_simple)
				(_target(29))
				(_sensitivity(26(d_31_28))(39))
			)))
			(#ASSIGN#295_30 (_architecture 30 0 295 (_process (_simple)
				(_target(22))
				(_sensitivity(53(0))(31)(53(1))(30)(53(2))(29))
			)))
			(#ASSIGN#298_31 (_architecture 31 0 298 (_process (_simple)
				(_target(52))
				(_sensitivity(62)(38(15)))
			)))
			(#ASSIGN#299_32 (_architecture 32 0 299 (_process (_simple)
				(_target(33))
				(_sensitivity(52)(38))
			)))
			(#ASSIGN#302_33 (_architecture 33 0 302 (_process (_alias ((ID_MUXop0_out)(RF_Rd2)))(_simple)
				(_target(12))
				(_sensitivity(45))
			)))
			(#ASSIGN#303_34 (_architecture 34 0 303 (_process (_simple)
				(_target(13))
				(_sensitivity(60)(37)(44))
			)))
			(#ASSIGN#304_35 (_architecture 35 0 304 (_process (_alias ((ID_MUXop2_out)(imm2_sel)(mem_op)(ID_inst_imm31)(bra_lnk)(ID_PC_plus4)(RF_Rd2)))(_simple)
				(_target(14))
				(_sensitivity(61)(56)(33)(54)(26)(45))
			)))
			(#ASSIGN#310_36 (_architecture 36 0 310 (_process (_simple)
				(_target(15))
				(_sensitivity(65)(35)(36))
			)))
			(#ASSIGN#312_37 (_architecture 37 0 312 (_process (_simple)
				(_target(16))
				(_sensitivity(55))
			)))
			(#ASSIGN#313_38 (_architecture 38 0 313 (_process (_simple)
				(_target(25))
			)))
			(#ASSIGN#316_39 (_architecture 39 0 316 (_process (_simple)
				(_target(19))
				(_sensitivity(63))
			)))
			(#ASSIGN#317_40 (_architecture 40 0 317 (_process (_simple)
				(_target(20))
				(_sensitivity(25)(57))
			)))
			(#ASSIGN#320_41 (_architecture 41 0 320 (_process (_alias ((ID_Pstomp_out)(insert_bubble)(stall_reg)(bra_type(1))(bra_type(2))(bra_type(0))(EX_bflag_in)))(_simple)
				(_target(21))
				(_sensitivity(25)(23)(53(1))(53(2))(53(0))(8))
			)))
			(#ASSIGN#321_42 (_architecture 42 0 321 (_process (_simple)
				(_target(18))
				(_sensitivity(25)(23)(56))
			)))
			(#ASSIGN#322_43 (_architecture 43 0 322 (_process (_simple)
				(_target(17))
				(_sensitivity(25)(1)(23)(64))
			)))
			(#ALWAYS#325_44 (_architecture 44 0 325 (_process 
				(_target(23))
				(_read(0)(24))
			)))
			(#ASSIGN#328_45 (_architecture 45 0 328 (_process (_alias ((stall)(rst)(ID_Pstomp_out)))(_simple)
				(_target(24))
				(_sensitivity(1)(21))
			)))
			(#INTERNAL#0_46 (_internal 46 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Decoder 0 147 (_entity .  Decoder)
		(_port
			((inst_code) (ID_inst_in))
			((inst_decode) (ID_inst_decode))
		)
		(_strength strong0 strong1)
	)
	(_instantiation RegFile 0 156 (_entity .  RegFile)
		(_port
			((clk) (clk))
			((rst) (rst))
			((Wen) (RF_Wen))
			((Wa) (RF_Wa))
			((Wd) (RF_Wd))
			((Ren1) (RF_Ren1))
			((Ra1) (RF_Ra1))
			((Rd1) (RF_Rd1))
			((Ren2) (RF_Ren2))
			((Ra2) (RF_Ra2))
			((Rd2) (RF_Rd2))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Decode 73 -1)

)
I 000052 55 12657         1287549052375 PPS_Execute
(_unit VERILOG 6.326.6.249 (PPS_Execute 0 2 (PPS_Execute 0 2 ))
	(_version v32)
	(_time 1287549052093 2010.10.20 00:30:52)
	(_source (\./../../../processor/pps_execute.v\ VERILOG (\./../../../processor/pps_execute.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287549052093)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal data_ready ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 28 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_in ~[4:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 29 (_array ~wire ((_range  11)))))
		(_port (_internal EX_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_array ~wire ((_range  12)))))
		(_port (_internal EX_aluop_in ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_array ~wire ((_range  13)))))
		(_port (_internal EX_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_array ~wire ((_range  14)))))
		(_port (_internal EX_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_array ~wire ((_range  15)))))
		(_port (_internal EX_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 34 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal EX_MUXop0_in ~[31:0]wire~ 0 34 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_MUXop1_in ~[31:0]wire~ 0 35 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_MUXop2_in ~[31:0]wire~ 0 36 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_LDData_in ~[31:0]wire~ 0 39 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 40 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal EX_ALUOut_out ~[31:0]reg~ 0 40 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]reg~ 0 41 (_array ~reg ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_out ~[4:0]reg~ 0 41 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_array ~reg ((_range  16)))))
		(_port (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_array ~reg ((_range  17)))))
		(_port (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_RegWrite_out ~reg 0 44 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_LDData_out ~[31:0]reg~ 0 46 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_Addr_out ~[31:0]wire~ 0 47 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_STData_out ~[31:0]wire~ 0 48 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 49 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal EX_bwe_out ~[3:0]wire~ 0 49 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 50 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_out ~wire 0 51 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut ~[31:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_in ~[31:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal overflow ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal PipeReg_en ~wire 0 57 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_inter ~[31:0]reg~ 0 59 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 60 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal EX_bwe_inter ~[3:0]reg~ 0 60 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#73_0 (_architecture 0 0 73 (_process (_alias ((PipeReg_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(30))
				(_sensitivity(3)(4)(1)(2))
			)))
			(#ALWAYS#75_1 (_architecture 1 0 75 (_process 
				(_target(16)(19)(15)(17)(18)(20))
				(_read(0)(30)(5)(6)(26)(10)(8)(14)(3)(4))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((EX_Addr_out)(EX_ALUOut)))(_simple)
				(_target(21))
				(_sensitivity(26))
			)))
			(#ASSIGN#95_3 (_architecture 3 0 95 (_process (_alias ((EX_STData_in)(EX_MUXop0_in)))(_simple)
				(_target(27))
				(_sensitivity(11))
			)))
			(#ASSIGN#96_4 (_architecture 4 0 96 (_process (_alias ((EX_STData_out)(EX_STData_inter)))(_simple)
				(_target(22))
				(_sensitivity(31))
			)))
			(#ASSIGN#99_5 (_architecture 5 0 99 (_process (_simple)
				(_target(24))
				(_sensitivity(9))
			)))
			(#ASSIGN#104_6 (_architecture 6 0 104 (_process (_simple)
				(_target(28))
				(_sensitivity(8)(9))
			)))
			(#ASSIGN#105_7 (_architecture 7 0 105 (_process (_simple)
				(_target(23))
				(_sensitivity(28)(32))
			)))
			(#ALWAYS#107_8 (_architecture 8 0 107 (_process 
				(_target(32))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10))
			)))
			(#ALWAYS#144_9 (_architecture 9 0 144 (_process 
				(_target(31))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10)(27))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_1_0)))
	
	(_defparam
	)
	(_scope
	)
	(_instantiation ALU 0 63 (_entity .  ALU)
		(_port
			((op1) (EX_MUXop1_in))
			((op2) (EX_MUXop2_in))
			((ctrl) (EX_aluop_in))
			((res) (EX_ALUOut))
			((bflag) (EX_bflag_out))
			((overflow) (overflow))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Execute 18 -1)

)
I 000051 55 8963          1287549053859 PPS_Memory
(_unit VERILOG 6.326.6.249 (PPS_Memory 0 2 (PPS_Memory 0 2 ))
	(_version v32)
	(_time 1287549053546 2010.10.20 00:30:53)
	(_source (\./../../../processor/pps_memory.v\ VERILOG (\./../../../processor/pps_memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287549053546)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal MEM_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  8)))))
		(_port (_internal MEM_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  9)))))
		(_port (_internal MEM_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  10)))))
		(_port (_internal MEM_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  11)))))
		(_port (_internal MEM_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal MEM_ALUOut_in ~[31:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_STData_in ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal MEM_Addr_in ~[31:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_LDData_in ~[31:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_Addr_out ~[31:0]wire~ 0 35 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 36 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 37 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_MUXOut_out ~[31:0]wire~ 0 40 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_inst_rd_out ~[4:0]wire~ 0 41 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_RegWrite_out ~wire 0 43 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 68 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal MEM_LDData_inter ~[31:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#72_0 (_architecture 0 0 72 (_process (_alias ((MEM_Addr_out)(MEM_Addr_in)))(_simple)
				(_target(9))
				(_sensitivity(7))
			)))
			(#ASSIGN#73_1 (_architecture 1 0 73 (_process (_simple)
				(_target(10))
				(_sensitivity(4))
			)))
			(#ASSIGN#74_2 (_architecture 2 0 74 (_process (_simple)
				(_target(11))
				(_sensitivity(2))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_alias ((MEM_MUXOut_out)(MEM_memop_in)(MEM_LDData_inter)(MEM_ALUOut_in)))(_simple)
				(_target(12))
				(_sensitivity(2)(15)(5))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_alias ((MEM_inst_rd_out)(MEM_inst_rd_in)))(_simple)
				(_target(13))
				(_sensitivity(0))
			)))
			(#ASSIGN#79_5 (_architecture 5 0 79 (_process (_simple)
				(_target(14))
				(_sensitivity(1))
			)))
			(#ALWAYS#88_6 (_architecture 6 0 88 (_process 
				(_target(15))
				(_read(7(1))(8(31))(8(d_31_16))(8(15))(8(d_15_0))(8(d_31_24))(8(23))(8(d_23_16))(8(d_15_8))(8(7))(8(d_7_0)))
				(_sensitivity(7(d_1_0))(3)(8))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
				(_part(7(d_1_0)))
	
	(_defparam
	)
	(_model . PPS_Memory 12 -1)

)
I 000054 55 6373          1287549055281 PPS_WriteBack
(_unit VERILOG 6.326.6.249 (PPS_WriteBack 0 2 (PPS_WriteBack 0 2 ))
	(_version v32)
	(_time 1287549055015 2010.10.20 00:30:55)
	(_source (\./../../../processor/pps_writeback.v\ VERILOG (\./../../../processor/pps_writeback.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287549055015)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  4)))))
		(_port (_internal WB_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 25 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_inst_rd_out ~[4:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 30 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#41_0 (_architecture 0 0 41 (_process (_alias ((WB_RF_Wdata_out)(WB_RF_Wdata_in)))(_simple)
				(_target(5))
				(_sensitivity(2))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(1))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((WB_inst_rd_out)(WB_inst_rd_in)))(_simple)
				(_target(3))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_WriteBack 5 -1)

)
I 000050 55 6047          1287549056750 Test_Sync
(_unit VERILOG 6.326.6.249 (Test_Sync 0 6 (Test_Sync 0 6 ))
	(_version v32)
	(_time 1287549056468 2010.10.20 00:30:56)
	(_source (\./../../../processor/test_sync.v\ VERILOG (\./../../../processor/test_sync.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287549056468)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal data ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal pc ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal addr ~[31:0]wire~ 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_en ~wire 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 23 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal check_pc ~[31:0]reg~ 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_data ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_addr ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly1 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly2 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_dly1 ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal addr_dly1 ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly1 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly2 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en1 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en2 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_en ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data_en ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#32_0 (_architecture 0 0 32 (_process (_alias ((pc_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(21))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((data_en)(data_read)(data_write)(data_ready)))(_simple)
				(_target(22))
				(_sensitivity(4)(5)(2))
			)))
			(#ALWAYS#37_2 (_architecture 2 0 37 (_process 
				(_target(13)(10))
				(_read(0)(21)(7)(13))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(15)(11))
				(_read(0)(22)(6)(15))
			)))
			(#ALWAYS#53_4 (_architecture 4 0 53 (_process 
				(_target(16)(12))
				(_read(0)(22)(8)(16))
			)))
			(#ALWAYS#61_5 (_architecture 5 0 61 (_process 
				(_target(17)(18)(19)(20))
				(_read(0)(1)(21)(4)(5)(17)(18))
			)))
			(#ASSIGN#94_6 (_architecture 6 0 94 (_process (_alias ((check_en)(check_en1)(check_en2)))(_simple)
				(_target(9))
				(_sensitivity(19)(20))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Test_Sync 8 -1)

)
I 000048 55 3997          1287549058250 RegFile
(_unit VERILOG 6.326.6.249 (RegFile 0 2 (RegFile 0 2 ))
	(_version v32)
	(_time 1287549057953 2010.10.20 00:30:57)
	(_source (\./../../../processor/regfile.v\ VERILOG (\./../../../processor/regfile.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287549057953)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Wen ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 6 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal Wa ~[4:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 7 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal Wd ~[31:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren1 ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra1 ~[4:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd1 ~[31:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren2 ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra2 ~[4:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd2 ~[31:0]wire~ 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:31]~ 0 47 (_array ~reg ((_to (i 0) (i 31)) (_downto (i 31) (i 0))))))
		(_signal (_internal RF_mem ~[31:0]reg~[0:31]~ 0 47 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#49_0 (_architecture 0 0 49 (_process 
				(_target(11(0))(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(11))(11(12))(11(13))(11(14))(11(15))(11(16))(11(17))(11(18))(11(19))(11(20))(11(21))(11(22))(11(23))(11(24))(11(25))(11(26))(11(27))(11(28))(11(29))(11(30))(11(31))(11))
				(_read(0)(1)(2)(3)(4))
			)))
			(#ASSIGN#94_1 (_architecture 1 0 94 (_process (_simple)
				(_target(7))
				(_sensitivity(5)(3)(6)(2)(4)(11))
			)))
			(#ASSIGN#95_2 (_architecture 2 0 95 (_process (_simple)
				(_target(10))
				(_sensitivity(8)(3)(9)(2)(4)(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . RegFile 4 -1)

)
I 000048 55 17037         1287549059796 Decoder
(_unit VERILOG 6.326.6.249 (Decoder 0 3 (Decoder 0 3 ))
	(_version v32)
	(_time 1287549059406 2010.10.20 00:30:59)
	(_source (\./../../../processor/decoder.v\ VERILOG (\./../../../processor/decoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287549059406)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INST_DE_WIDTH ~vector~0 0 5 \60\ (_entity -1 (_constant \60\))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_INVALID ~vector~1 0 8 \60'b0x0000000100000000000110x11\ (_entity -1 (_constant \60'b0x0000000100000000000110x11\))))
		(_type (_internal ~vector~2 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLL ~vector~2 0 11 \60'b010000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~3 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRL ~vector~3 0 12 \60'b01000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~4 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRA ~vector~4 0 13 \60'b0100000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~5 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLLV ~vector~5 0 14 \60'b010000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~6 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRLV ~vector~6 0 15 \60'b01000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~7 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRAV ~vector~7 0 16 \60'b0100000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~8 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JR ~vector~8 0 17 \60'b0100000000000000000000000000000000x0000000000000010000110x11\ (_entity -1 (_constant \60'b0100000000000000000000000000000000x0000000000000010000110x11\))))
		(_type (_internal ~vector~9 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JALR ~vector~9 0 18 \60'b0101000000000000000000000000000000x0000000000000010000101001\ (_entity -1 (_constant \60'b0101000000000000000000000000000000x0000000000000010000101001\))))
		(_type (_internal ~vector~10 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUB ~vector~10 0 25 \60'b01000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~11 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUBU ~vector~11 0 26 \60'b0100000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~12 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADD ~vector~12 0 27 \60'b0100000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~13 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDU ~vector~13 0 28 \60'b010000000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~14 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_AND ~vector~14 0 29 \60'b0100000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~15 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_NOR ~vector~15 0 32 \60'b0100000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~16 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_OR ~vector~16 0 33 \60'b010000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~17 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLT ~vector~17 0 34 \60'b010000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~18 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTU ~vector~18 0 35 \60'b01000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~19 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XOR ~vector~19 0 36 \60'b01000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~20 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZ ~vector~20 0 40 \60'b010000000000000000000001000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000001000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~21 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZAL ~vector~21 0 41 \60'b011000000000000000000001000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000000001000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~22 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZ ~vector~22 0 42 \60'b010000000000000000001000000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000001000000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~23 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZAL ~vector~23 0 43 \60'b011000000000000000001000000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000001000000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~24 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ORI ~vector~24 0 46 \60'b010000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~25 0 47 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDI ~vector~25 0 47 \60'b0100000000000000000000000000000x0000000010000010011101000\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000010011101000\))))
		(_type (_internal ~vector~26 0 48 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDIU ~vector~26 0 48 \60'b010000000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~27 0 49 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ANDI ~vector~27 0 49 \60'b0100000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~28 0 50 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BEQ ~vector~28 0 50 \60'b010000000000000000100000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000100000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~29 0 51 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGTZ ~vector~29 0 51 \60'b010000000000000000000100000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000100000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~30 0 52 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLEZ ~vector~30 0 52 \60'b010000000000000000000010000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000010000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~31 0 53 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BNE ~vector~31 0 53 \60'b010000000000000000010000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000010000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~32 0 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_J ~vector~32 0 54 \60'b1000000000000000000000000000000000x0000000000000000000110x11\ (_entity -1 (_constant \60'b1000000000000000000000000000000000x0000000000000000000110x11\))))
		(_type (_internal ~vector~33 0 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JAL ~vector~33 0 55 \60'b1001000000000000000000000000000000x0000000000000000000101010\ (_entity -1 (_constant \60'b1001000000000000000000000000000000x0000000000000000000101010\))))
		(_type (_internal ~vector~34 0 56 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LUI ~vector~34 0 56 \60'b010000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~35 0 57 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTI ~vector~35 0 57 \60'b010000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~36 0 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTIU ~vector~36 0 58 \60'b01000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~37 0 59 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LW ~vector~37 0 59 \60'h040000005000648\ (_entity -1 (_constant \60'h040000005000648\))))
		(_type (_internal ~vector~38 0 60 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SW ~vector~38 0 60 \60'b01000000000000000000000000000111000000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000111000000000000011001110x11\))))
		(_type (_internal ~vector~39 0 61 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LB ~vector~39 0 61 \60'h040000004200648\ (_entity -1 (_constant \60'h040000004200648\))))
		(_type (_internal ~vector~40 0 62 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LH ~vector~40 0 62 \60'h040000004800648\ (_entity -1 (_constant \60'h040000004800648\))))
		(_type (_internal ~vector~41 0 64 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LBU ~vector~41 0 64 \60'h040000004100648\ (_entity -1 (_constant \60'h040000004100648\))))
		(_type (_internal ~vector~42 0 65 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LHU ~vector~42 0 65 \60'h040000004400648\ (_entity -1 (_constant \60'h040000004400648\))))
		(_type (_internal ~vector~43 0 67 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SB ~vector~43 0 67 \60'b01000000000000000000000000000110001000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110001000000000011001110x11\))))
		(_type (_internal ~vector~44 0 68 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SH ~vector~44 0 68 \60'b01000000000000000000000000000110100000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110100000000000011001110x11\))))
		(_type (_internal ~vector~45 0 71 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XORI ~vector~45 0 71 \60'b01000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_code ~[31:0]wire~ 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_array ~reg ((_range  11)))))
		(_port (_internal inst_decode ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[5:0]wire~ 0 87 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal inst_op ~[5:0]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_func ~[5:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 89 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal inst_regimm ~[4:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rs ~[4:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rt ~[4:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rd ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_sa ~[4:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 94 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal inst_imm ~[15:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 95 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal inst_jmp_imm ~[25:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((inst_op)(inst_code(d_31_26))))(_simple)
				(_target(2))
				(_sensitivity(0(d_31_26)))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((inst_func)(inst_code(d_5_0))))(_simple)
				(_target(3))
				(_sensitivity(0(d_5_0)))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((inst_rs)(inst_code(d_25_21))))(_simple)
				(_target(5))
				(_sensitivity(0(d_25_21)))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((inst_rt)(inst_code(d_20_16))))(_simple)
				(_target(6))
				(_sensitivity(0(d_20_16)))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((inst_rd)(inst_code(d_15_11))))(_simple)
				(_target(7))
				(_sensitivity(0(d_15_11)))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((inst_sa)(inst_code(d_10_6))))(_simple)
				(_target(8))
				(_sensitivity(0(d_10_6)))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((inst_imm)(inst_code(d_15_0))))(_simple)
				(_target(9))
				(_sensitivity(0(d_15_0)))
			)))
			(#ASSIGN#107_7 (_architecture 7 0 107 (_process (_alias ((inst_jmp_imm)(inst_code(d_25_0))))(_simple)
				(_target(10))
				(_sensitivity(0(d_25_0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((inst_regimm)(inst_code(d_20_16))))(_simple)
				(_target(4))
				(_sensitivity(0(d_20_16)))
			)))
			(#ALWAYS#116_9 (_architecture 9 0 116 (_process 
				(_target(1))
				(_read)
				(_sensitivity(2)(3)(4))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Decoder 12 -1)

)
I 000044 55 10635         1287549061188 ALU
(_unit VERILOG 6.326.6.249 (ALU 0 4 (ALU 0 4 ))
	(_version v32)
	(_time 1287549060875 2010.10.20 00:31:00)
	(_source (\./../../../processor/alu.v\ VERILOG (\./../../../processor/alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1287549060875)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALUCTRL_WIDTH ~vector~0 0 13 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~1 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADD ~vector~1 0 18 \29'b10000000000000000000000000000\ (_entity -1 (_constant \29'b10000000000000000000000000000\))))
		(_type (_internal ~vector~2 0 19 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDU ~vector~2 0 19 \29'b01000000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000000\))))
		(_type (_internal ~vector~3 0 20 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUB ~vector~3 0 20 \29'b0100000000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000000\))))
		(_type (_internal ~vector~4 0 21 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBU ~vector~4 0 21 \29'b010000000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000000\))))
		(_type (_internal ~vector~5 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLT ~vector~5 0 24 \29'b01000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000\))))
		(_type (_internal ~vector~6 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLTU ~vector~6 0 25 \29'b0100000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000\))))
		(_type (_internal ~vector~7 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_EQ ~vector~7 0 26 \29'b010000000000000\ (_entity -1 (_constant \29'b010000000000000\))))
		(_type (_internal ~vector~8 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NEQ ~vector~8 0 27 \29'b01000000000000\ (_entity -1 (_constant \29'b01000000000000\))))
		(_type (_internal ~vector~9 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LTZ ~vector~9 0 28 \29'b0100000000000\ (_entity -1 (_constant \29'b0100000000000\))))
		(_type (_internal ~vector~10 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GTZ ~vector~10 0 29 \29'b010000000000\ (_entity -1 (_constant \29'b010000000000\))))
		(_type (_internal ~vector~11 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LEZ ~vector~11 0 30 \29'b01000000000\ (_entity -1 (_constant \29'b01000000000\))))
		(_type (_internal ~vector~12 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GEZ ~vector~12 0 31 \29'b0100000000\ (_entity -1 (_constant \29'b0100000000\))))
		(_type (_internal ~vector~13 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_AND ~vector~13 0 34 \29'b010000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000\))))
		(_type (_internal ~vector~14 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OR ~vector~14 0 35 \29'b01000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000\))))
		(_type (_internal ~vector~15 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XOR ~vector~15 0 36 \29'b0100000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000\))))
		(_type (_internal ~vector~16 0 37 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOR ~vector~16 0 37 \29'b010000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000\))))
		(_type (_internal ~vector~17 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLL ~vector~17 0 40 \29'b01000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000\))))
		(_type (_internal ~vector~18 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRL ~vector~18 0 41 \29'b0100000000000000000\ (_entity -1 (_constant \29'b0100000000000000000\))))
		(_type (_internal ~vector~19 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRA ~vector~19 0 42 \29'b010000000000000000\ (_entity -1 (_constant \29'b010000000000000000\))))
		(_type (_internal ~vector~20 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LUI ~vector~20 0 43 \29'b01000000000000000\ (_entity -1 (_constant \29'b01000000000000000\))))
		(_type (_internal ~vector~21 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OP2 ~vector~21 0 46 \29'b0100000000000000\ (_entity -1 (_constant \29'b0100000000000000\))))
		(_type (_internal ~[31:0]wire~ 0 5 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal op1 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal op2 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  14)))))
		(_port (_internal ctrl ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 7 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal res ~[31:0]reg~ 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal bflag ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal overflow ~wire 0 11 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]wire~ 0 62 (_array ~wire ((_downto (i 32) (i 0))))))
		(_signal (_internal res_add ~[32:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op1_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op2_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal nop2_sel ~wire 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op1 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op2 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shl ~[31:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shr ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 92 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal shamt ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_lui ~[31:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#70_0 (_architecture 0 0 70 (_process (_simple)
				(_target(12))
				(_sensitivity(2))
			)))
			(#ASSIGN#71_1 (_architecture 1 0 71 (_process (_alias ((sign_op1)(sign)(op1(31))))(_simple)
				(_target(10))
				(_sensitivity(12)(0(31)))
			)))
			(#ASSIGN#72_2 (_architecture 2 0 72 (_process (_alias ((sign_op2)(sign)(op2(31))))(_simple)
				(_target(11))
				(_sensitivity(12)(1(31)))
			)))
			(#ASSIGN#75_3 (_architecture 3 0 75 (_process (_simple)
				(_target(9))
				(_sensitivity(2))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_alias ((op2_inter)(sign_op2)(op2)))(_simple)
				(_target(8))
				(_sensitivity(11)(1))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_alias ((op1_inter)(sign_op1)(op1)))(_simple)
				(_target(7))
				(_sensitivity(10)(0))
			)))
			(#ASSIGN#78_6 (_architecture 6 0 78 (_process (_alias ((res_add)(nop2_sel)(op1_inter)(op2_inter)(op1_inter)(op2_inter)))(_simple)
				(_target(6))
				(_sensitivity(9)(7)(8))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_alias ((overflow)(res_add(31))(res_add(32))))(_simple)
				(_target(5))
				(_sensitivity(6(31))(6(32)))
			)))
			(#ASSIGN#95_8 (_architecture 8 0 95 (_process (_alias ((shamt)(op1(d_4_0))))(_simple)
				(_target(15))
				(_sensitivity(0(d_4_0)))
			)))
			(#ASSIGN#96_9 (_architecture 9 0 96 (_process (_alias ((res_shl)(op2)(shamt)))(_simple)
				(_target(13))
				(_sensitivity(1)(15))
			)))
			(#ASSIGN#97_10 (_architecture 10 0 97 (_process (_simple)
				(_target(14))
				(_sensitivity(2)(1(31))(1)(15))
			)))
			(#ASSIGN#103_11 (_architecture 11 0 103 (_process (_simple)
				(_target(16))
				(_sensitivity(1(d_15_0)))
			)))
			(#ALWAYS#107_12 (_architecture 12 0 107 (_process 
				(_target(3)(4))
				(_read(6(d_31_0))(6(32))(0(31))(0(d_30_0)))
				(_sensitivity(2)(6)(0)(1)(13)(14)(16))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ALU 15 -1)

)
I 000045 55 4947          1287549062656 host
(_unit VERILOG 6.326.6.249 (host 0 8 (host 0 8 ))
	(_version v32)
	(_time 1287549062375 2010.10.20 00:31:02)
	(_source (\./../../../dma/host.v\ VERILOG (\./../../../dma/host.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287549062375)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal hclk ~reg 0 11 (_architecture (_out ))) (_reg ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rw_n ~reg 0 14 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rcv ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_txd ~wire 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rdy ~reg 0 17 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal dev_out ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_in ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 22 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal cnt ~integer 0 22 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file_size ~integer 0 23 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal status ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal memcode ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal test_data ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 29 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$fscanf\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#31_0 (_architecture 0 0 31 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#INITIAL#35_2 (_architecture 2 0 35 (_process 
				(_target(12)(11)(13)(1)(10)(4)(7)(17)(16)(15))
				(_read(13)(10)(11))
				(_monitor)
			)))
			(#ALWAYS#60_3 (_architecture 3 0 60 (_process 
				(_target(13)(7)(8)(10))
				(_read(12)(15)(7)(4)(10)(8)(5)(1))
				(_monitor(10)(8))
			)))
			(#ALWAYS#74_4 (_architecture 4 0 74 (_process 
				(_target(7)(16)(10))
				(_read(6)(4)(9)(10))
				(_monitor(10)(9))
			)))
			(#ALWAYS#85_5 (_architecture 5 0 85 (_process 
				(_target(17))
				(_read(0)(2))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . host 7 -1)

)
I 000052 55 2416          1287549064062 addr_decode
(_unit VERILOG 6.326.6.249 (addr_decode 0 2 (addr_decode 0 2 ))
	(_version v32)
	(_time 1287549063796 2010.10.20 00:31:03)
	(_source (\./../../../dma/addr_decode.v\ VERILOG (\./../../../dma/addr_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1287549063796)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal adbus_mask ~vector~0 0 8 \32'hAFFF_FFC0\ (_entity -1 (_constant \32'hAFFF_FFC0\))))
		(_type (_internal ~[31:0]wire~ 0 4 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal active ~reg 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 5 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal select ~[3:0]reg~ 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#10_0 (_architecture 0 0 10 (_process 
				(_target(1)(2))
				(_read(0(d_5_2)))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . addr_decode 2 -1)

)
I 000055 55 10573         1287549065579 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287549065250 2010.10.20 00:31:05)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287549065250)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#205_13 (_architecture 13 0 205 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#216_14 (_architecture 14 0 216 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
I 000047 55 4206          1287550658484 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287550657906 2010.10.20 00:57:37)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287550657906)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \4\ (_entity -1 (_constant \4\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
I 000055 55 10573         1287551140343 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287551139484 2010.10.20 01:05:39)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287551139484)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#208_13 (_architecture 13 0 208 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#219_14 (_architecture 14 0 219 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
I 000047 55 4206          1287553083546 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287553082968 2010.10.20 01:38:02)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287553082968)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \4\ (_entity -1 (_constant \4\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
I 000055 55 10573         1287553896484 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287553896031 2010.10.20 01:51:36)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287553896031)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#208_13 (_architecture 13 0 208 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#219_14 (_architecture 14 0 219 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
V 000050 55 14603         1287554708016 TestBench
(_unit VERILOG 6.326.6.249 (TestBench 0 3 (TestBench 0 3 ))
	(_version v32)
	(_time 1287554707656 2010.10.20 02:05:07)
	(_source (\./../../../testbench/testbench.v\ VERILOG (\./../../../../include/mips_utils.v\ VERILOG i (\./../../../testbench/testbench.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_entity
		(_time 1287554707656)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal clk ~reg 0 4 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rst ~reg 0 5 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hclk ~wire 0 6 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 7 (_array ~wire ((_range  17)))))
		(_signal (_internal abus1 ~[10:0]wire~ 0 7 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal abus2 ~[10:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_signal (_internal dbus1 ~[31:0]wire~ 0 9 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2i ~[31:0]wire~ 0 10 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dbus2o ~[31:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 13 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal i ~[11:0]reg~ 0 13 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal mdata ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal run ~reg 0 15 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ADD.a ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ADD.b ~[31:0]reg~ 1 2 (_subprogram ADD (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]reg~ 0 0 (_array ~reg ((_downto (i 32) (i 0))))))
		(_signal (_internal ADD.ADD ~[32:0]reg~ 0 0 (_subprogram ADD (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.a ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.b ~[31:0]reg~ 1 7 (_subprogram SUB (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal SUB.SUB ~[32:0]reg~ 0 0 (_subprogram SUB (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.result ~[31:0]reg~ 1 12 (_subprogram CalcZero (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CalcZero.CalcZero ~reg 0 0 (_subprogram CalcZero (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 1 17 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal sign_extend_immediate.immediate ~[15:0]reg~ 1 17 (_subprogram sign_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_immediate.sign_extend_immediate ~[31:0]reg~ 0 0 (_subprogram sign_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[17:0]reg~ 1 22 (_array ~reg ((_downto (i 17) (i 0))))))
		(_signal (_internal sign_extend_offset.offset ~[17:0]reg~ 1 22 (_subprogram sign_extend_offset (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_offset.sign_extend_offset ~[31:0]reg~ 0 0 (_subprogram sign_extend_offset (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 1 27 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal sign_extend_byte.byte ~[7:0]reg~ 1 27 (_subprogram sign_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_extend_byte.sign_extend_byte ~[31:0]reg~ 0 0 (_subprogram sign_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.immediate ~[15:0]reg~ 1 32 (_subprogram zero_extend_immediate (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_immediate.zero_extend_immediate ~[31:0]reg~ 0 0 (_subprogram zero_extend_immediate (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.byte ~[7:0]reg~ 1 37 (_subprogram zero_extend_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal zero_extend_byte.zero_extend_byte ~[31:0]reg~ 0 0 (_subprogram zero_extend_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.memword ~[31:0]reg~ 1 42 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 1 43 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal load_hword.byte ~[1:0]reg~ 1 43 (_subprogram load_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.load_hword ~[15:0]reg~ 0 0 (_subprogram load_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_hword.temp ~[15:0]reg~ 1 44 (_subprogram load_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.memword ~[31:0]reg~ 1 59 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.byte ~[1:0]reg~ 1 60 (_subprogram load_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.load_byte ~[7:0]reg~ 0 0 (_subprogram load_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal load_byte.temp ~[7:0]reg~ 1 61 (_subprogram load_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.regword ~[31:0]reg~ 1 80 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.memword ~[31:0]reg~ 1 81 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.sel ~[1:0]reg~ 1 82 (_subprogram store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.store_byte ~[31:0]reg~ 0 0 (_subprogram store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_byte.temp ~[31:0]reg~ 1 83 (_subprogram store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.regword ~[31:0]reg~ 1 102 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.memword ~[31:0]reg~ 1 103 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.sel ~[1:0]reg~ 1 104 (_subprogram store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.store_hword ~[31:0]reg~ 0 0 (_subprogram store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal store_hword.temp ~[31:0]reg~ 1 105 (_subprogram store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.sel ~[1:0]reg~ 1 120 (_subprogram mask_store_byte (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.mask_store_byte ~[31:0]reg~ 0 0 (_subprogram mask_store_byte (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_byte.temp ~[31:0]reg~ 1 121 (_subprogram mask_store_byte (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.sel ~[1:0]reg~ 1 140 (_subprogram mask_store_hword (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.mask_store_hword ~[31:0]reg~ 0 0 (_subprogram mask_store_hword (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mask_store_hword.temp ~[31:0]reg~ 1 141 (_subprogram mask_store_hword (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.valid) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.ram) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 Top.icache.tag) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)
			(_function \$readmemb\)
			(_internal ADD 2 1 1 (_architecture (_function)(_target(13))
				(_read(11(31))(11)(12(31))(12))
			))
			(_internal SUB 3 1 6 (_architecture (_function)(_target(16))
				(_read(14(31))(14)(15(31))(15))
			))
			(_internal CalcZero 4 1 11 (_architecture (_function)(_target(18))
				(_read(17))
			))
			(_internal sign_extend_immediate 5 1 16 (_architecture (_function)(_target(20))
				(_read(19(15))(19))
			))
			(_internal sign_extend_offset 6 1 21 (_architecture (_function)(_target(22))
				(_read(21(17))(21))
			))
			(_internal sign_extend_byte 7 1 26 (_architecture (_function)(_target(24))
				(_read(23(7))(23))
			))
			(_internal zero_extend_immediate 8 1 31 (_architecture (_function)(_target(26))
				(_read(25))
			))
			(_internal zero_extend_byte 9 1 36 (_architecture (_function)(_target(28))
				(_read(27))
			))
			(_internal load_hword 10 1 41 (_architecture (_function)(_target(32)(31))
				(_read(30)(29(d_15_0))(29(d_31_16))(32))
			))
			(_internal load_byte 11 1 58 (_architecture (_function)(_target(36)(35))
				(_read(34)(33(d_7_0))(33(d_15_8))(33(d_23_16))(33(d_31_24))(36))
			))
			(_internal store_byte 12 1 79 (_architecture (_function)(_target(41)(40))
				(_read(39)(38(d_31_8))(37(d_7_0))(38(d_31_16))(38(d_7_0))(38(d_31_24))(38(d_15_0))(38(d_23_0))(41))
			))
			(_internal store_hword 13 1 101 (_architecture (_function)(_target(46)(45))
				(_read(44)(43(d_31_16))(42(d_15_0))(43(d_15_0))(46))
			))
			(_internal mask_store_byte 14 1 119 (_architecture (_function)(_target(49)(48))
				(_read(47)(49))
			))
			(_internal mask_store_hword 15 1 139 (_architecture (_function)(_target(52)(51))
				(_read(50)(52))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#24_0 (_architecture 0 0 24 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#26_1 (_architecture 1 0 26 (_process 
				(_target(0)(1))
				(_read(54)(55)(53))
			)))
			(#INTERNAL#0_16 (_internal 16 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ADD function 1 1
		)
		(_unit SUB function 1 6
		)
		(_unit CalcZero function 1 11
		)
		(_unit sign_extend_immediate function 1 16
		)
		(_unit sign_extend_offset function 1 21
		)
		(_unit sign_extend_byte function 1 26
		)
		(_unit zero_extend_immediate function 1 31
		)
		(_unit zero_extend_byte function 1 36
		)
		(_unit load_hword function 1 41
		)
		(_unit load_byte function 1 58
		)
		(_unit store_byte function 1 79
		)
		(_unit store_hword function 1 101
		)
		(_unit mask_store_byte function 1 119
		)
		(_unit mask_store_hword function 1 139
		)
	)
	(_instantiation Top 0 20 (_entity .  PPS_Top)
		(_port
			((clk))
			((rst))
			((abus1))
			((abus2))
			((dbus1))
			((dbus2i))
			((dbus2o))
		)
		(_strength strong0 strong1)
	)
	(_model . TestBench 18 -1)

)
V 000048 55 7348          1287554709640 arbiter
(_unit VERILOG 6.326.6.249 (arbiter 0 4 (arbiter 0 4 ))
	(_version v32)
	(_time 1287554709343 2010.10.20 02:05:09)
	(_source (\./../../../arbiter/arbiter.v\ VERILOG (\./../../../arbiter/arbiter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_entity
		(_time 1287554709343)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~0 0 15 \2'd0\ (_entity -1 (_constant \2'd0\))))
		(_type (_internal ~vector~1 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal GRANT ~vector~1 0 15 \2'd1\ (_entity -1 (_constant \2'd1\))))
		(_type (_internal ~vector~2 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p0 ~vector~2 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~3 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p1 ~vector~3 0 17 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p2 ~vector~4 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal wait_states_p3 ~vector~5 0 19 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal skip_wait ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 9 (_array ~wire ((_range  10)))))
		(_port (_internal read_request ~[3:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_request ~[3:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 11 (_array ~reg ((_range  11)))))
		(_port (_internal grant ~[3:0]reg~ 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memory_sel ~wire 0 12 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request_int ~[3:0]wire~ 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal request ~[3:0]wire~ 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal grant_int ~[3:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal enable ~wire 0 30 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal read_enable ~wire 0 31 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal write_enable ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~[4-1:0]~ 0 35 (_array ~reg ((_downto (i 3) (i 0)) (_downto (i 3) (i 0))))))
		(_signal (_internal wait_states ~[3:0]reg~[4-1:0]~ 0 35 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wait_state ~[3:0]reg~ 0 36 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal wait_cnt ~[3:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 38 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal memsel ~reg 0 39 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#63_0 (_architecture 0 0 63 (_process (_alias ((request)(read_request)(write_request)))(_simple)
				(_target(10))
				(_sensitivity(3)(4))
			)))
			(#ASSIGN#64_1 (_architecture 1 0 64 (_process (_simple)
				(_target(9(3)))
			)))
			(#ASSIGN#65_2 (_architecture 2 0 65 (_process (_simple)
				(_target(9(d_2_0)))
				(_sensitivity(9(d_3_1))(10(d_3_1)))
			)))
			(#ASSIGN#66_3 (_architecture 3 0 66 (_process (_alias ((read_enable)(read_request)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#67_4 (_architecture 4 0 67 (_process (_alias ((write_enable)(write_request)))(_simple)
				(_target(14))
				(_sensitivity(4))
			)))
			(#ASSIGN#68_5 (_architecture 5 0 68 (_process (_alias ((grant_int)(request_int)(request)))(_simple)
				(_target(11))
				(_sensitivity(9)(10))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_alias ((memory_sel)(memsel)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ALWAYS#71_7 (_architecture 7 0 71 (_process 
				(_target(16(0))(16(1))(16(2))(16(3)))
				(_read(0)(1))
			)))
			(#ALWAYS#80_8 (_architecture 8 0 80 (_process 
				(_target(19)(5)(20)(7)(8)(18))
				(_read(0)(1)(19)(13)(14)(11)(2)(16(3))(16(2))(16(1))(16(0))(18))
				(_monitor)
			)))
			(#INTERNAL#0_9 (_internal 9 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . arbiter 12 -1)

)
V 000046 55 8583          1287554711234 cache
(_unit VERILOG 6.326.6.249 (cache 0 6 (cache 0 6 ))
	(_version v32)
	(_time 1287554710875 2010.10.20 02:05:10)
	(_source (\./../../../cache/cache.v\ VERILOG (\./../../../cache/cache.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287554710875)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal words ~vector~0 0 25 \64\ (_entity -1 (_constant \64\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal asize ~vector~1 0 25 \6\ (_entity -1 (_constant \6\))))
		(_type (_internal ~vector~2 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bytes ~vector~2 0 26 \4\ (_entity -1 (_constant \4\))))
		(_type (_internal ~vector~3 0 26 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal bsize ~vector~3 0 26 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal read_mem ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant_mem ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready_mem ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 15 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal mem_databus ~[31:0]wire~ 0 15 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal mem_adbus ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read ~wire 0 19 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 20 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal write ~[3:0]wire~ 0 20 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal ready ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 23 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal adbus ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:words-1]~ 0 28 (_array ~reg ((_range  8)(_downto (i 31) (i 0))))))
		(_signal (_internal ram ~[31:0]reg~[0:words-1]~ 0 28 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_array ~reg ((_range  9)(_range  10)))))
		(_signal (_internal tag ~[31-asize-bsize:0]reg~[0:words-1]~ 0 29 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:words-1]~ 0 30 (_array ~reg ((_range  11)(_to (i 0) (i 0))))))
		(_signal (_internal valid ~reg[0:words-1]~ 0 30 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal hit ~reg 0 32 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_databus_txd ~[31:0]reg~ 0 33 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[asize-1:0]wire~ 0 34 (_array ~wire ((_range  12)))))
		(_signal (_internal set ~[asize-1:0]wire~ 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ce ~wire 0 35 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_data ~[31:0]reg~ 0 38 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.databus ~[31:0]reg~ 0 39 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal ram_write.write ~[3:0]reg~ 0 40 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.hit ~reg 0 41 (_subprogram ram_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ram_write.ram_write ~[31:0]reg~ 0 0 (_subprogram ram_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.write ~[3:0]reg~ 0 71 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.hit ~reg 0 72 (_subprogram valid_write (_in ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal valid_write.valid_write ~reg 0 0 (_subprogram valid_write (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal ram_write 5 0 37 (_architecture (_function)(_target(25))
				(_read(24)(23)(22(d_31_24))(21(d_23_0))(21(d_31_24))(22(d_23_16))(21(d_15_0))(21(d_31_16))(22(d_15_8))(21(d_7_0))(21(d_31_8))(22(d_7_0))(22(d_31_16))(22(d_15_0))(22)(21))(_monitor(23))
			))
			(_internal valid_write 6 0 70 (_architecture (_function)(_target(28))
				(_read(27)(26))(_monitor(26))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#34_0 (_architecture 0 0 34 (_process (_simple)
				(_target(19))
				(_sensitivity(12(_range 13)))
			)))
			(#ASSIGN#91_1 (_architecture 1 0 91 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(11))
				(_sensitivity(17))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((mem_databus)(mem_databus_txd)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
			(#ASSIGN#94_3 (_architecture 3 0 94 (_process (_simple)
				(_target(20))
				(_sensitivity(12(d_31_29)))
			)))
			(#ALWAYS#96_4 (_architecture 4 0 96 (_process 
				(_target(17)(18)(6)(1)(2)(9)(10)(16)(13)(14)(15))
				(_read(0)(7)(8)(14)(19)(12(_range 14))(15)(16)(13)(20)(11)(12(_range 15))(3)(12)(4)(12(_range 16))(5)(12(_range 17)))
				(_call(0)(1))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit ram_write function 0 37
		)
		(_unit valid_write function 0 70
		)
		(_unit request begin 0 108
		)
	)
	(_model . cache 18 -1)

)
V 000047 55 4206          1287554712875 memory
(_unit VERILOG 6.326.6.249 (memory 0 3 (memory 0 3 ))
	(_version v32)
	(_time 1287554712546 2010.10.20 02:05:12)
	(_source (\./../../../cache/memory.v\ VERILOG (\./../../../cache/memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287554712546)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ADDR_WIDTH ~vector~0 0 4 \10\ (_entity -1 (_constant \10\))))
		(_type (_internal ~vector~1 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_SIZE ~vector~1 0 5 \2048\ (_entity -1 (_constant \2048\))))
		(_type (_internal ~vector~2 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_DELAY ~vector~2 0 6 \1\ (_entity -1 (_constant \1\))))
		(_port (_internal clk ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal cs ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rwbar ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ADDR_WIDTH:0]wire~ 0 12 (_array ~wire ((_range  4)))))
		(_port (_internal adbus ~[ADDR_WIDTH:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 14 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal bus ~[31:0]reg~ 0 14 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_array ~reg ((_range  5)(_downto (i 31) (i 0))))))
		(_signal (_internal sram ~[31:0]reg~[0:MEM_SIZE-1]~ 0 15 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 19 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal initialize_memory.i ~integer 0 19 (_process #INITIAL#18_0 (_uni ))) (_reg integer) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#18_0 (_architecture 0 0 18 (_process 
				(_target(8)(6))
				(_read(8))
			)))
			(#ALWAYS#24_1 (_architecture 1 0 24 (_process 
				(_target(5)(7)(6))
				(_read(0)(1)(2)(6)(3)(4))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(7)(5))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit initialize_memory begin 0 18
		)
	)
	(_model . memory 6 -1)

)
V 000048 55 14292         1287554714375 PPS_Top
(_unit VERILOG 6.326.6.249 (PPS_Top 0 3 (PPS_Top 0 3 ))
	(_version v32)
	(_time 1287554714109 2010.10.20 02:05:14)
	(_source (\./../../../processor/pps_top.v\ VERILOG (\./../../../processor/pps_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287554714109)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[10:0]wire~ 0 3 (_array ~wire ((_range  5)))))
		(_port (_internal abus1 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal abus2 ~[10:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal dbus1 ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2i ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal dbus2o ~[31:0]wire~ 0 3 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst_addr ~[31:0]wire~ 0 14 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal inst ~[31:0]wire~ 0 15 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_addr ~[31:0]wire~ 0 16 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data ~[31:0]wire~ 0 17 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_out ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_in ~[31:0]wire~ 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 21 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal select ~[3:0]wire~ 0 21 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_databus ~[31:0]wire~ 0 23 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mem_adbus ~[31:0]wire~ 0 24 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal grant_mem ~[3:0]wire~ 0 25 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_write ~[3:0]wire~ 0 26 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ic_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_grant_mem ~wire 0 27 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dc_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read ~wire 0 28 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_ready ~wire 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_read_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_write_mem ~wire 0 30 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_read_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_write_mem ~wire 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_read_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dma_write_mem ~wire 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_n ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_pc ~[31:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_data ~[31:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_addr ~[31:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal check_en ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ready_mem ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ic_grant ~wire 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dc_grant ~wire 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal skip_wait ~wire 0 143 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs ~wire 0 151 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rwbar ~wire 0 152 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal hclk ~wire 0 158 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rcv ~wire 0 162 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_txd ~wire 0 163 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dev_rdy ~wire 0 164 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \1 \ ~wire -1 59 (_internal (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \2 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \5 \ 0 147 (_uni ((49)(26)(50)(30)))))
		(_signal (_virtual \3 \ 0 146 (_uni ((48)(25)(27)(29)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#59_0 (_internal 0 0 59 (_process (_alias ((\1 \)(dc_write)))(_simple)
				(_target(46))
				(_sensitivity(17))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_alias ((dc_grant_mem)(grant_mem(2))))(_simple)
				(_target(18))
				(_sensitivity(16(2)))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((ic_grant_mem)(grant_mem(1))))(_simple)
				(_target(19))
				(_sensitivity(16(1)))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_alias ((dma_grant_mem)(grant_mem(0))))(_simple)
				(_target(20))
				(_sensitivity(16(0)))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Test_Sync 0 54 (_entity .  Test_Sync)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (dc_read))
			((data_write) (\1 \))
			((data_ready) (dc_ready))
			((inst_ready) (ic_ready))
			((pc) (inst_addr))
			((data) (data))
			((addr) (data_addr))
			((check_en) (check_en))
			((check_pc) (check_pc))
			((check_data) (check_data))
			((check_addr) (check_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation Processor 0 74 (_entity .  PPS_Processor)
		(_port
			((clk) (clk))
			((rst) (rst))
			((inst_addr) (inst_addr))
			((inst_read) (ic_read))
			((inst_ready) (ic_ready))
			((inst) (inst))
			((data_addr) (data_addr))
			((data) (data))
			((bwe) (dc_write))
			((data_read) (dc_read))
			((data_ready) (dc_ready))
		)
		(_strength strong0 strong1)
	)
	(_instantiation icache 0 96 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (ic_read_mem))
			((write_mem) (ic_write_mem))
			((grant_mem) (ic_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (ic_read))
			((write) (\2 \))
			((ready) (ic_ready))
			((grant) (ic_grant))
			((databus) (inst))
			((adbus) (inst_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dcache 0 118 (_entity .  cache)
		(_port
			((clk) (clk))
			((read_mem) (dc_read_mem))
			((write_mem) (dc_write_mem))
			((grant_mem) (dc_grant_mem))
			((ready_mem) (ready_mem))
			((mem_databus) (mem_databus))
			((mem_adbus) (mem_adbus))
			((read) (dc_read))
			((write) (dc_write))
			((ready) (dc_ready))
			((grant) (dc_grant))
			((databus) (data))
			((adbus) (data_addr))
		)
		(_strength strong0 strong1)
	)
	(_instantiation arbiter 0 140 (_entity .  arbiter)
		(_port
			((clk) (clk))
			((rst) (rst))
			((skip_wait) (skip_wait))
			((read_request) (\3 \))
			((write_request) (\5 \))
			((grant) (grant_mem))
			((memory_sel) (cs))
			((rwbar) (rwbar))
			((ready) (ready_mem))
		)
		(_strength strong0 strong1)
	)
	(_instantiation host 0 156 (_entity .  host)
		(_port
			((clk) (clk))
			((hclk) (hclk))
			((adbus) (mem_adbus))
			((databus) (mem_databus))
			((rw_n) (rw_n))
			((data_rcv) (dev_rcv))
			((data_txd) (dev_txd))
			((data_rdy) (dev_rdy))
			((dev_out) (dev_out))
			((dev_in) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation addr_decode 0 169 (_entity .  addr_decode)
		(_port
			((adbus) (mem_adbus))
			((active) (skip_wait))
			((select) (select))
		)
		(_strength strong0 strong1)
	)
	(_instantiation dma_controller 0 175 (_entity .  dma_controller)
		(_port
			((clk) (clk))
			((rst) (rst))
			((read_mem) (dma_read_mem))
			((write_mem) (dma_write_mem))
			((databus) (mem_databus))
			((adbus) (mem_adbus))
			((ready) (ready_mem))
			((grant) (dma_grant_mem))
			((status_wr) (dc_write))
			((status_rd) (dc_read))
			((select_reg) (select))
			((error1) (\8 \))
			((error2) (\9 \))
			((dev_rdy) (dev_rdy))
			((dma_rcv) (dev_rcv))
			((dma_txd) (dev_txd))
			((dev_wdata) (dev_out))
			((dev_rdata) (dev_in))
		)
		(_strength strong0 strong1)
	)
	(_instantiation SRAM 0 214 (_entity .  memory)
		(_port
			((clk) (clk))
			((cs) (cs))
			((rwbar) (rwbar))
			((adbus) (mem_adbus(d_12_2)))
			((databus) (mem_databus))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Top 6 -1)

)
V 000054 55 18494         1287554715812 PPS_Processor
(_unit VERILOG 6.326.6.249 (PPS_Processor 0 2 (PPS_Processor 0 2 ))
	(_version v32)
	(_time 1287554715546 2010.10.20 02:05:15)
	(_source (\./../../../processor/pps_processor.v\ VERILOG (\./../../../processor/pps_processor.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287554715546)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal rst ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_addr ~[31:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~wire 0 30 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_addr ~[31:0]wire~ 0 34 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data ~[31:0]wire~ 0 35 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 36 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_ready ~wire 0 37 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 38 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal bwe ~[3:0]wire~ 0 38 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_PC_out ~[31:0]wire~ 0 40 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IF_inst_out ~[31:0]wire~ 0 41 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal IF_inst_in ~[31:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 44 (_array ~wire ((_range  7)))))
		(_signal (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_array ~wire ((_range  8)))))
		(_signal (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_array ~wire ((_range  9)))))
		(_signal (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_array ~wire ((_range  10)))))
		(_signal (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_array ~wire ((_range  11)))))
		(_signal (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop0_out ~[31:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop1_out ~[31:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_MUXop2_out ~[31:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_bra_tgt_out ~[31:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 53 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal ID_inst_rd_out ~[4:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstomp_out ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ID_Pstall_out ~wire 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_STData_out ~[31:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut_out ~[31:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_LDData_in ~[31:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_LDData_out ~[31:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_Addr_out ~[31:0]wire~ 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_inst_rd_out ~[4:0]wire~ 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bflag_out ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_RegWrite_out ~wire 0 68 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_in ~[31:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_MUXOut_out ~[31:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_STData_out ~[31:0]wire~ 0 72 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_Addr_out ~[31:0]wire~ 0 73 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_LDData_in ~[31:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_inst_rd_out ~[4:0]wire~ 0 75 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memwr_out ~wire 0 76 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_memop_out ~wire 0 77 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MEM_RegWrite_out ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_inst_rd_out ~[4:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_bwe_out ~[3:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MEM_bwe_out ~[3:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_write ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#88_0 (_architecture 0 0 88 (_process (_alias ((inst_addr)(IF_PC_out)))(_simple)
				(_target(2))
				(_sensitivity(11))
			)))
			(#ASSIGN#90_1 (_architecture 1 0 90 (_process (_alias ((data_addr)(EX_Addr_out)))(_simple)
				(_target(6))
				(_sensitivity(33))
			)))
			(#ASSIGN#93_2 (_architecture 2 0 93 (_process (_simple)
				(_target(7))
				(_sensitivity(51)(26))
			)))
			(#ASSIGN#96_3 (_architecture 3 0 96 (_process (_alias ((EX_LDData_in)(data)))(_simple)
				(_target(31))
				(_sensitivity(7))
			)))
			(#ASSIGN#99_4 (_architecture 4 0 99 (_process (_alias ((IF_inst_in)(inst)))(_simple)
				(_target(13))
				(_sensitivity(3))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_simple)
				(_target(10))
				(_sensitivity(51)(49))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation MI 0 105 (_entity .  Memory_Interface)
		(_port
			((clk) (clk))
			((rst) (rst))
			((memwr) (ID_memwr_out))
			((memop) (ID_memop_out))
			((inst_ready) (inst_ready))
			((data_ready) (data_ready))
			((inst_read) (inst_read))
			((data_read) (data_read))
			((data_write) (data_write))
		)
		(_strength strong0 strong1)
	)
	(_instantiation IF 0 117 (_entity .  PPS_Fetch)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((Pstomp) (ID_Pstomp_out))
			((bra_tgt) (ID_bra_tgt_out))
			((IF_inst_in) (IF_inst_in))
			((IF_inst_out) (IF_inst_out))
			((IF_PC_out) (IF_PC_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation ID 0 134 (_entity .  PPS_Decode)
		(_port
			((clk) (clk))
			((rst) (rst))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((data_read) (data_read))
			((data_write) (data_write))
			((ID_inst_in) (IF_inst_out))
			((ID_PC_in) (IF_PC_out))
			((EX_bflag_in) (EX_bflag_out))
			((WB_RF_Wdata_in) (WB_RF_Wdata_out))
			((WB_inst_rd_in) (WB_inst_rd_out))
			((WB_RegWrite_in) (WB_RegWrite_out))
			((ID_MUXop0_out) (ID_MUXop0_out))
			((ID_MUXop1_out) (ID_MUXop1_out))
			((ID_MUXop2_out) (ID_MUXop2_out))
			((ID_inst_rd_out) (ID_inst_rd_out))
			((ID_aluop_out) (ID_aluop_out))
			((ID_RegWrite_out) (ID_RegWrite_out))
			((ID_memop_out) (ID_memop_out))
			((ID_memop_type_out) (ID_memop_type_out))
			((ID_memwr_out) (ID_memwr_out))
			((ID_Pstomp_out) (ID_Pstomp_out))
			((ID_bra_tgt_out) (ID_bra_tgt_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation EXE 0 165 (_entity .  PPS_Execute)
		(_port
			((clk) (clk))
			((data_read) (data_read))
			((data_write) (data_write))
			((data_ready) (data_ready))
			((inst_ready) (inst_ready))
			((EX_MUXop0_in) (ID_MUXop0_out))
			((EX_MUXop1_in) (ID_MUXop1_out))
			((EX_MUXop2_in) (ID_MUXop2_out))
			((EX_inst_rd_in) (ID_inst_rd_out))
			((EX_aluop_in) (ID_aluop_out))
			((EX_RegWrite_in) (ID_RegWrite_out))
			((EX_memop_in) (ID_memop_out))
			((EX_memop_type_in) (ID_memop_type_out))
			((EX_memwr_in) (ID_memwr_out))
			((EX_LDData_in) (EX_LDData_in))
			((EX_ALUOut_out) (EX_ALUOut_out))
			((EX_Addr_out) (EX_Addr_out))
			((EX_STData_out) (EX_STData_out))
			((EX_LDData_out) (EX_LDData_out))
			((EX_bwe_out) (EX_bwe_out))
			((EX_inst_rd_out) (EX_inst_rd_out))
			((EX_memop_out) (EX_memop_out))
			((EX_memop_type_out) (EX_memop_type_out))
			((EX_memwr_out) (EX_memwr_out))
			((EX_RegWrite_out) (EX_RegWrite_out))
			((EX_bflag_out) (EX_bflag_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation MEM 0 196 (_entity .  PPS_Memory)
		(_port
			((MEM_ALUOut_in) (EX_ALUOut_out))
			((MEM_STData_in) (EX_STData_out))
			((MEM_inst_rd_in) (EX_inst_rd_out))
			((MEM_RegWrite_in) (EX_RegWrite_out))
			((MEM_memop_in) (EX_memop_out))
			((MEM_memop_type_in) (EX_memop_type_out))
			((MEM_memwr_in) (EX_memwr_out))
			((MEM_MUXOut_out) (MEM_MUXOut_out))
			((MEM_inst_rd_out) (MEM_inst_rd_out))
			((MEM_RegWrite_out) (MEM_RegWrite_out))
			((MEM_Addr_in) (EX_ALUOut_out))
			((MEM_LDData_in) (EX_LDData_out))
			((MEM_Addr_out) (MEM_Addr_out))
			((MEM_memwr_out) (MEM_memwr_out))
			((MEM_memop_out) (MEM_memop_out))
		)
		(_strength strong0 strong1)
	)
	(_instantiation WB 0 223 (_entity .  PPS_WriteBack)
		(_port
			((WB_inst_rd_in) (MEM_inst_rd_out))
			((WB_RegWrite_in) (MEM_RegWrite_out))
			((WB_RF_Wdata_in) (MEM_MUXOut_out))
			((WB_inst_rd_out) (WB_inst_rd_out))
			((WB_RegWrite_out) (WB_RegWrite_out))
			((WB_RF_Wdata_out) (WB_RF_Wdata_out))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Processor 12 -1)

)
V 000057 55 3695          1287554717234 Memory_Interface
(_unit VERILOG 6.326.6.249 (Memory_Interface 0 4 (Memory_Interface 0 4 ))
	(_version v32)
	(_time 1287554716953 2010.10.20 02:05:16)
	(_source (\./../../../processor/memory_interface.v\ VERILOG (\./../../../processor/memory_interface.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1287554716953)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memwr ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal memop ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_read ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~reg 0 16 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_read ~reg 0 17 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(5))
				(_read(0)(1)(6)(7)(8)(4)(5))
			)))
			(#ALWAYS#41_1 (_architecture 1 0 41 (_process 
				(_target(10))
				(_read(0)(1)(6)(7))
			)))
			(#ALWAYS#50_2 (_architecture 2 0 50 (_process 
				(_target(9))
				(_read(0)(1)(6)(8))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_alias ((data_write)(mem_write)(memop)(memwr)))(_simple)
				(_target(8))
				(_sensitivity(9)(3)(2))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_alias ((data_read)(mem_read)(memop)(memwr)))(_simple)
				(_target(7))
				(_sensitivity(10)(3)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Memory_Interface 6 -1)

)
V 000050 55 4627          1287554718718 PPS_Fetch
(_unit VERILOG 6.326.6.249 (PPS_Fetch 0 3 (PPS_Fetch 0 3 ))
	(_version v32)
	(_time 1287554718421 2010.10.20 02:05:18)
	(_source (\./../../../processor/pps_fetch.v\ VERILOG (\./../../../processor/pps_fetch.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287554718421)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Pstomp ~wire 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal bra_tgt ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_inst_in ~[31:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IF_PC_out ~[31:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_plus4 ~[31:0]wire~ 0 29 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_sel ~[31:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PC_en ~wire 0 34 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 37 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal PC ~[31:0]reg~ 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(11))
				(_sensitivity(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_alias ((PC_sel)(Pstomp)(bra_tgt)(PC_plus4)))(_simple)
				(_target(12))
				(_sensitivity(6)(7)(11))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_alias ((IF_PC_out)(PC)))(_simple)
				(_target(10))
				(_sensitivity(14))
			)))
			(#ASSIGN#49_3 (_architecture 3 0 49 (_process (_alias ((IF_inst_out)(IF_inst_in)))(_simple)
				(_target(8))
				(_sensitivity(9))
			)))
			(#ASSIGN#52_4 (_architecture 4 0 52 (_process (_alias ((PC_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(13))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ALWAYS#54_5 (_architecture 5 0 54 (_process 
				(_target(14))
				(_read(0)(1)(13)(12))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_Fetch 7 -1)

)
V 000051 55 23197         1287554720796 PPS_Decode
(_unit VERILOG 6.326.6.249 (PPS_Decode 0 3 (PPS_Decode 0 3 ))
	(_version v32)
	(_time 1287554719875 2010.10.20 02:05:19)
	(_source (\./../../../processor/pps_decode.v\ VERILOG (\./../../../processor/pps_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 47))
	(_entity
		(_time 1287554719875)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 33 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 33 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 34 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 34 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 35 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 35 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 36 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 36 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 37 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 37 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 38 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 38 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 39 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 39 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 40 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 40 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 41 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 42 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 43 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 44 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 45 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 46 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 47 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 48 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 48 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 49 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 49 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 50 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 50 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_write ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 13 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal ID_inst_in ~[31:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_PC_in ~[31:0]wire~ 0 14 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_in ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 17 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_in ~wire 0 18 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop0_out ~[31:0]wire~ 0 20 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop1_out ~[31:0]wire~ 0 21 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_MUXop2_out ~[31:0]wire~ 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_inst_rd_out ~[4:0]wire~ 0 23 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  47)))))
		(_port (_internal ID_aluop_out ~[ALU_OP_SIZE-1:0]wire~ 0 24 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  48)))))
		(_port (_internal ID_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 25 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  49)))))
		(_port (_internal ID_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 26 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  50)))))
		(_port (_internal ID_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_array ~wire ((_range  51)))))
		(_port (_internal ID_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_Pstomp_out ~wire 0 29 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ID_bra_tgt_out ~[31:0]wire~ 0 31 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall_reg ~reg 0 87 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal stall ~wire 0 88 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal insert_bubble ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_PC_plus4 ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal MUXop1_out ~[31:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal MUXop2_out ~[31:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal JMP_target ~[31:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal JR_target ~[31:0]wire~ 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal BRA_target ~[31:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:59]wire~ 0 105 (_array ~wire ((_range  52)))))
		(_signal (_internal ID_inst_decode ~[0:59]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_imm31 ~[31:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rs ~[4:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rt ~[4:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_rd ~[4:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ID_inst_sa ~[4:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 113 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal ID_inst_imm ~[15:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 114 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal ID_inst_jmp_imm ~[25:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rdata1 ~[31:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Rdata2 ~[31:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wdata ~[31:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal RF_Wd ~[31:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd1 ~[31:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Rd2 ~[31:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wa ~[4:0]wire~ 0 122 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra1 ~[4:0]wire~ 0 123 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ra2 ~[4:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren1 ~wire 0 125 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Ren2 ~wire 0 126 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RF_Wen ~wire 0 127 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 129 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_array ~wire ((_range  53)))))
		(_signal (_internal bra_type ~[BRA_TYPE_SIZE-1:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_array ~wire ((_range  54)))))
		(_signal (_internal bra_lnk ~[BRA_LNK_SIZE-1:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal alu_op ~[ALU_OP_SIZE-1:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op ~[MEM_OP_SIZE-1:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_wr ~[MEM_WR_SIZE-1:0]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_array ~wire ((_range  55)))))
		(_signal (_internal use_reg1 ~[USE_REG1_SIZE-1:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal use_reg2 ~[USE_REG1_SIZE-1:0]wire~ 0 136 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_array ~wire ((_range  56)))))
		(_signal (_internal imm1_sel ~[IMM1_SEL_SIZE-1:0]wire~ 0 137 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_array ~wire ((_range  57)))))
		(_signal (_internal imm2_sel ~[IMM2_SEL_SIZE-1:0]wire~ 0 138 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_array ~wire ((_range  58)))))
		(_signal (_internal sign_imm16 ~[IMM_EXT_SIZE-1:0]wire~ 0 139 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_op_type ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 140 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rwe ~[RWE_SIZE-1:0]wire~ 0 141 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_array ~wire ((_range  59)))))
		(_signal (_internal dst_addr_sel ~[DST_ADDR_SEL_SIZE-1:0]wire~ 0 142 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#173_0 (_architecture 0 0 173 (_process (_alias ((RF_Ra1)(ID_inst_rs)))(_simple)
				(_target(47))
				(_sensitivity(34))
			)))
			(#ASSIGN#174_1 (_architecture 1 0 174 (_process (_alias ((RF_Ra2)(ID_inst_rt)))(_simple)
				(_target(48))
				(_sensitivity(35))
			)))
			(#ASSIGN#177_2 (_architecture 2 0 177 (_process (_alias ((RF_Wa)(WB_inst_rd_in)))(_simple)
				(_target(46))
				(_sensitivity(10))
			)))
			(#ASSIGN#181_3 (_architecture 3 0 181 (_process (_alias ((RF_Wd)(WB_RF_Wdata_in)))(_simple)
				(_target(43))
				(_sensitivity(9))
			)))
			(#ASSIGN#184_4 (_architecture 4 0 184 (_process (_alias ((RF_Wen)(WB_RegWrite_in)))(_simple)
				(_target(51))
				(_sensitivity(11))
			)))
			(#ASSIGN#185_5 (_architecture 5 0 185 (_process (_simple)
				(_target(49))
				(_sensitivity(58))
			)))
			(#ASSIGN#186_6 (_architecture 6 0 186 (_process (_simple)
				(_target(50))
				(_sensitivity(59))
			)))
			(#ASSIGN#188_7 (_architecture 7 0 188 (_process (_alias ((ID_inst_rs)(ID_inst_in(d_25_21))))(_simple)
				(_target(34))
				(_sensitivity(6(d_25_21)))
			)))
			(#ASSIGN#189_8 (_architecture 8 0 189 (_process (_alias ((ID_inst_rt)(ID_inst_in(d_20_16))))(_simple)
				(_target(35))
				(_sensitivity(6(d_20_16)))
			)))
			(#ASSIGN#190_9 (_architecture 9 0 190 (_process (_alias ((ID_inst_rd)(ID_inst_in(d_15_11))))(_simple)
				(_target(36))
				(_sensitivity(6(d_15_11)))
			)))
			(#ASSIGN#191_10 (_architecture 10 0 191 (_process (_alias ((ID_inst_sa)(ID_inst_in(d_10_6))))(_simple)
				(_target(37))
				(_sensitivity(6(d_10_6)))
			)))
			(#ASSIGN#192_11 (_architecture 11 0 192 (_process (_alias ((ID_inst_imm)(ID_inst_in(d_15_0))))(_simple)
				(_target(38))
				(_sensitivity(6(d_15_0)))
			)))
			(#ASSIGN#193_12 (_architecture 12 0 193 (_process (_alias ((ID_inst_jmp_imm)(ID_inst_in(d_25_0))))(_simple)
				(_target(39))
				(_sensitivity(6(d_25_0)))
			)))
			(#ASSIGN#198_13 (_architecture 13 0 198 (_process (_simple)
				(_target(53))
				(_sensitivity(32(_range 60)))
			)))
			(#ASSIGN#200_14 (_architecture 14 0 200 (_process (_simple)
				(_target(54))
				(_sensitivity(32(_range 61)))
			)))
			(#ASSIGN#203_15 (_architecture 15 0 203 (_process (_simple)
				(_target(55))
				(_sensitivity(32(_range 62)))
			)))
			(#ASSIGN#206_16 (_architecture 16 0 206 (_process (_simple)
				(_target(56))
				(_sensitivity(32(_range 63)))
			)))
			(#ASSIGN#210_17 (_architecture 17 0 210 (_process (_simple)
				(_target(57))
				(_sensitivity(32(_range 64)))
			)))
			(#ASSIGN#216_18 (_architecture 18 0 216 (_process (_simple)
				(_target(63))
				(_sensitivity(32(_range 65)))
			)))
			(#ASSIGN#224_19 (_architecture 19 0 224 (_process (_simple)
				(_target(58))
				(_sensitivity(32(_range 66)))
			)))
			(#ASSIGN#232_20 (_architecture 20 0 232 (_process (_simple)
				(_target(59))
				(_sensitivity(32(_range 67)))
			)))
			(#ASSIGN#241_21 (_architecture 21 0 241 (_process (_simple)
				(_target(60))
				(_sensitivity(32(_range 68)))
			)))
			(#ASSIGN#251_22 (_architecture 22 0 251 (_process (_simple)
				(_target(61))
				(_sensitivity(32(_range 69)))
			)))
			(#ASSIGN#261_23 (_architecture 23 0 261 (_process (_simple)
				(_target(62))
				(_sensitivity(32(_range 70)))
			)))
			(#ASSIGN#272_24 (_architecture 24 0 272 (_process (_simple)
				(_target(64))
				(_sensitivity(32(_range 71)))
			)))
			(#ASSIGN#284_25 (_architecture 25 0 284 (_process (_simple)
				(_target(65))
				(_sensitivity(32(_range 72)))
			)))
			(#ASSIGN#288_26 (_architecture 26 0 288 (_process (_simple)
				(_target(26))
				(_sensitivity(7))
			)))
			(#ASSIGN#289_27 (_architecture 27 0 289 (_process (_alias ((JR_target)(RF_Rd1)))(_simple)
				(_target(30))
				(_sensitivity(44))
			)))
			(#ASSIGN#290_28 (_architecture 28 0 290 (_process (_simple)
				(_target(31))
				(_sensitivity(26)(38(15))(38))
			)))
			(#ASSIGN#291_29 (_architecture 29 0 291 (_process (_simple)
				(_target(29))
				(_sensitivity(26(d_31_28))(39))
			)))
			(#ASSIGN#295_30 (_architecture 30 0 295 (_process (_simple)
				(_target(22))
				(_sensitivity(53(0))(31)(53(1))(30)(53(2))(29))
			)))
			(#ASSIGN#298_31 (_architecture 31 0 298 (_process (_simple)
				(_target(52))
				(_sensitivity(62)(38(15)))
			)))
			(#ASSIGN#299_32 (_architecture 32 0 299 (_process (_simple)
				(_target(33))
				(_sensitivity(52)(38))
			)))
			(#ASSIGN#302_33 (_architecture 33 0 302 (_process (_alias ((ID_MUXop0_out)(RF_Rd2)))(_simple)
				(_target(12))
				(_sensitivity(45))
			)))
			(#ASSIGN#303_34 (_architecture 34 0 303 (_process (_simple)
				(_target(13))
				(_sensitivity(60)(37)(44))
			)))
			(#ASSIGN#304_35 (_architecture 35 0 304 (_process (_alias ((ID_MUXop2_out)(imm2_sel)(mem_op)(ID_inst_imm31)(bra_lnk)(ID_PC_plus4)(RF_Rd2)))(_simple)
				(_target(14))
				(_sensitivity(61)(56)(33)(54)(26)(45))
			)))
			(#ASSIGN#310_36 (_architecture 36 0 310 (_process (_simple)
				(_target(15))
				(_sensitivity(65)(35)(36))
			)))
			(#ASSIGN#312_37 (_architecture 37 0 312 (_process (_simple)
				(_target(16))
				(_sensitivity(55))
			)))
			(#ASSIGN#313_38 (_architecture 38 0 313 (_process (_simple)
				(_target(25))
			)))
			(#ASSIGN#316_39 (_architecture 39 0 316 (_process (_simple)
				(_target(19))
				(_sensitivity(63))
			)))
			(#ASSIGN#317_40 (_architecture 40 0 317 (_process (_simple)
				(_target(20))
				(_sensitivity(25)(57))
			)))
			(#ASSIGN#320_41 (_architecture 41 0 320 (_process (_alias ((ID_Pstomp_out)(insert_bubble)(stall_reg)(bra_type(1))(bra_type(2))(bra_type(0))(EX_bflag_in)))(_simple)
				(_target(21))
				(_sensitivity(25)(23)(53(1))(53(2))(53(0))(8))
			)))
			(#ASSIGN#321_42 (_architecture 42 0 321 (_process (_simple)
				(_target(18))
				(_sensitivity(25)(23)(56))
			)))
			(#ASSIGN#322_43 (_architecture 43 0 322 (_process (_simple)
				(_target(17))
				(_sensitivity(25)(1)(23)(64))
			)))
			(#ALWAYS#325_44 (_architecture 44 0 325 (_process 
				(_target(23))
				(_read(0)(24))
			)))
			(#ASSIGN#328_45 (_architecture 45 0 328 (_process (_alias ((stall)(rst)(ID_Pstomp_out)))(_simple)
				(_target(24))
				(_sensitivity(1)(21))
			)))
			(#INTERNAL#0_46 (_internal 46 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Decoder 0 147 (_entity .  Decoder)
		(_port
			((inst_code) (ID_inst_in))
			((inst_decode) (ID_inst_decode))
		)
		(_strength strong0 strong1)
	)
	(_instantiation RegFile 0 156 (_entity .  RegFile)
		(_port
			((clk) (clk))
			((rst) (rst))
			((Wen) (RF_Wen))
			((Wa) (RF_Wa))
			((Wd) (RF_Wd))
			((Ren1) (RF_Ren1))
			((Ra1) (RF_Ra1))
			((Rd1) (RF_Rd1))
			((Ren2) (RF_Ren2))
			((Ra2) (RF_Ra2))
			((Rd2) (RF_Rd2))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Decode 73 -1)

)
V 000052 55 12657         1287554722343 PPS_Execute
(_unit VERILOG 6.326.6.249 (PPS_Execute 0 2 (PPS_Execute 0 2 ))
	(_version v32)
	(_time 1287554722031 2010.10.20 02:05:22)
	(_source (\./../../../processor/pps_execute.v\ VERILOG (\./../../../processor/pps_execute.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287554722031)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_port (_internal clk ~wire 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal data_ready ~wire 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_read ~wire 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 28 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_in ~[4:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 29 (_array ~wire ((_range  11)))))
		(_port (_internal EX_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_array ~wire ((_range  12)))))
		(_port (_internal EX_aluop_in ~[ALU_OP_SIZE-1:0]wire~ 0 30 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_array ~wire ((_range  13)))))
		(_port (_internal EX_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 31 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_array ~wire ((_range  14)))))
		(_port (_internal EX_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_array ~wire ((_range  15)))))
		(_port (_internal EX_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 34 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal EX_MUXop0_in ~[31:0]wire~ 0 34 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_MUXop1_in ~[31:0]wire~ 0 35 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_MUXop2_in ~[31:0]wire~ 0 36 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal EX_LDData_in ~[31:0]wire~ 0 39 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 40 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal EX_ALUOut_out ~[31:0]reg~ 0 40 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]reg~ 0 41 (_array ~reg ((_downto (i 4) (i 0))))))
		(_port (_internal EX_inst_rd_out ~[4:0]reg~ 0 41 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_array ~reg ((_range  16)))))
		(_port (_internal EX_memop_type_out ~[MEM_OP_TYPE_SIZE-1:0]reg~ 0 42 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_array ~reg ((_range  17)))))
		(_port (_internal EX_memop_out ~[MEM_OP_SIZE-1:0]reg~ 0 43 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_RegWrite_out ~reg 0 44 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_LDData_out ~[31:0]reg~ 0 46 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_Addr_out ~[31:0]wire~ 0 47 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_STData_out ~[31:0]wire~ 0 48 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 49 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal EX_bwe_out ~[3:0]wire~ 0 49 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 50 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal EX_bflag_out ~wire 0 51 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal EX_ALUOut ~[31:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_in ~[31:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mem_write ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal overflow ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal PipeReg_en ~wire 0 57 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal EX_STData_inter ~[31:0]reg~ 0 59 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 60 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal EX_bwe_inter ~[3:0]reg~ 0 60 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#73_0 (_architecture 0 0 73 (_process (_alias ((PipeReg_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(30))
				(_sensitivity(3)(4)(1)(2))
			)))
			(#ALWAYS#75_1 (_architecture 1 0 75 (_process 
				(_target(16)(19)(15)(17)(18)(20))
				(_read(0)(30)(5)(6)(26)(10)(8)(14)(3)(4))
			)))
			(#ASSIGN#92_2 (_architecture 2 0 92 (_process (_alias ((EX_Addr_out)(EX_ALUOut)))(_simple)
				(_target(21))
				(_sensitivity(26))
			)))
			(#ASSIGN#95_3 (_architecture 3 0 95 (_process (_alias ((EX_STData_in)(EX_MUXop0_in)))(_simple)
				(_target(27))
				(_sensitivity(11))
			)))
			(#ASSIGN#96_4 (_architecture 4 0 96 (_process (_alias ((EX_STData_out)(EX_STData_inter)))(_simple)
				(_target(22))
				(_sensitivity(31))
			)))
			(#ASSIGN#99_5 (_architecture 5 0 99 (_process (_simple)
				(_target(24))
				(_sensitivity(9))
			)))
			(#ASSIGN#104_6 (_architecture 6 0 104 (_process (_simple)
				(_target(28))
				(_sensitivity(8)(9))
			)))
			(#ASSIGN#105_7 (_architecture 7 0 105 (_process (_simple)
				(_target(23))
				(_sensitivity(28)(32))
			)))
			(#ALWAYS#107_8 (_architecture 8 0 107 (_process 
				(_target(32))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10))
			)))
			(#ALWAYS#144_9 (_architecture 9 0 144 (_process 
				(_target(31))
				(_read(26(1)))
				(_sensitivity(26(d_1_0))(10)(27))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_1_0)))
	
	(_defparam
	)
	(_scope
	)
	(_instantiation ALU 0 63 (_entity .  ALU)
		(_port
			((op1) (EX_MUXop1_in))
			((op2) (EX_MUXop2_in))
			((ctrl) (EX_aluop_in))
			((res) (EX_ALUOut))
			((bflag) (EX_bflag_out))
			((overflow) (overflow))
		)
		(_strength strong0 strong1)
	)
	(_model . PPS_Execute 18 -1)

)
V 000051 55 8963          1287554723782 PPS_Memory
(_unit VERILOG 6.326.6.249 (PPS_Memory 0 2 (PPS_Memory 0 2 ))
	(_version v32)
	(_time 1287554723468 2010.10.20 02:05:23)
	(_source (\./../../../processor/pps_memory.v\ VERILOG (\./../../../processor/pps_memory.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287554723468)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal MEM_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  8)))))
		(_port (_internal MEM_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_array ~wire ((_range  9)))))
		(_port (_internal MEM_memop_in ~[MEM_OP_SIZE-1:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_array ~wire ((_range  10)))))
		(_port (_internal MEM_memop_type_in ~[MEM_OP_TYPE_SIZE-1:0]wire~ 0 26 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_array ~wire ((_range  11)))))
		(_port (_internal MEM_memwr_in ~[MEM_WR_SIZE-1:0]wire~ 0 27 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 28 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal MEM_ALUOut_in ~[31:0]wire~ 0 28 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_STData_in ~[31:0]wire~ 0 29 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal MEM_Addr_in ~[31:0]wire~ 0 32 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_LDData_in ~[31:0]wire~ 0 33 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_Addr_out ~[31:0]wire~ 0 35 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memwr_out ~[MEM_WR_SIZE-1:0]wire~ 0 36 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_memop_out ~[MEM_OP_SIZE-1:0]wire~ 0 37 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_MUXOut_out ~[31:0]wire~ 0 40 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_inst_rd_out ~[4:0]wire~ 0 41 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal MEM_RegWrite_out ~wire 0 43 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 68 (_array ~reg ((_downto (i 31) (i 0))))))
		(_signal (_internal MEM_LDData_inter ~[31:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#72_0 (_architecture 0 0 72 (_process (_alias ((MEM_Addr_out)(MEM_Addr_in)))(_simple)
				(_target(9))
				(_sensitivity(7))
			)))
			(#ASSIGN#73_1 (_architecture 1 0 73 (_process (_simple)
				(_target(10))
				(_sensitivity(4))
			)))
			(#ASSIGN#74_2 (_architecture 2 0 74 (_process (_simple)
				(_target(11))
				(_sensitivity(2))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_alias ((MEM_MUXOut_out)(MEM_memop_in)(MEM_LDData_inter)(MEM_ALUOut_in)))(_simple)
				(_target(12))
				(_sensitivity(2)(15)(5))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_alias ((MEM_inst_rd_out)(MEM_inst_rd_in)))(_simple)
				(_target(13))
				(_sensitivity(0))
			)))
			(#ASSIGN#79_5 (_architecture 5 0 79 (_process (_simple)
				(_target(14))
				(_sensitivity(1))
			)))
			(#ALWAYS#88_6 (_architecture 6 0 88 (_process 
				(_target(15))
				(_read(7(1))(8(31))(8(d_31_16))(8(15))(8(d_15_0))(8(d_31_24))(8(23))(8(d_23_16))(8(d_15_8))(8(7))(8(d_7_0)))
				(_sensitivity(7(d_1_0))(3)(8))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
				(_part(7(d_1_0)))
	
	(_defparam
	)
	(_model . PPS_Memory 12 -1)

)
V 000054 55 6373          1287554725203 PPS_WriteBack
(_unit VERILOG 6.326.6.249 (PPS_WriteBack 0 2 (PPS_WriteBack 0 2 ))
	(_version v32)
	(_time 1287554724937 2010.10.20 02:05:24)
	(_source (\./../../../processor/pps_writeback.v\ VERILOG (\./../../../processor/pps_writeback.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287554724937)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 3 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_TYPE_SIZE ~vector~0 0 3 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~1 0 4 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BRA_LNK_SIZE ~vector~1 0 4 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~2 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALU_OP_SIZE ~vector~2 0 5 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~3 0 6 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_SIZE ~vector~3 0 6 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~4 0 7 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_WR_SIZE ~vector~4 0 7 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~5 0 8 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal MEM_OP_TYPE_SIZE ~vector~5 0 8 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~6 0 9 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal OFS_TYPE_SIZE ~vector~6 0 9 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~7 0 10 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal EXE_TYPE_SIZE ~vector~7 0 10 \5\ (_entity -1 (_constant \5\))))
		(_type (_internal ~vector~8 0 11 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REG_TYPE_SIZE ~vector~8 0 11 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~9 0 12 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG1_SIZE ~vector~9 0 12 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~10 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal USE_REG2_SIZE ~vector~10 0 13 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~11 0 14 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM1_SEL_SIZE ~vector~11 0 14 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~12 0 15 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM2_SEL_SIZE ~vector~12 0 15 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~13 0 16 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal IMM_EXT_SIZE ~vector~13 0 16 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~14 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DATA_AVA_SIZE ~vector~14 0 17 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~vector~15 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal RWE_SIZE ~vector~15 0 18 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~16 0 19 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal BANK_DES_SIZE ~vector~16 0 19 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~17 0 20 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal DST_ADDR_SEL_SIZE ~vector~17 0 20 \2\ (_entity -1 (_constant \2\))))
		(_type (_internal ~[4:0]wire~ 0 23 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal WB_inst_rd_in ~[4:0]wire~ 0 23 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[RWE_SIZE-1:0]wire~ 0 24 (_array ~wire ((_range  4)))))
		(_port (_internal WB_RegWrite_in ~[RWE_SIZE-1:0]wire~ 0 24 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 25 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal WB_RF_Wdata_in ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_inst_rd_out ~[4:0]wire~ 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RegWrite_out ~[RWE_SIZE-1:0]wire~ 0 28 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WB_RF_Wdata_out ~[31:0]wire~ 0 30 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#41_0 (_architecture 0 0 41 (_process (_alias ((WB_RF_Wdata_out)(WB_RF_Wdata_in)))(_simple)
				(_target(5))
				(_sensitivity(2))
			)))
			(#ASSIGN#42_1 (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(1))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((WB_inst_rd_out)(WB_inst_rd_in)))(_simple)
				(_target(3))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . PPS_WriteBack 5 -1)

)
V 000050 55 6047          1287554726703 Test_Sync
(_unit VERILOG 6.326.6.249 (Test_Sync 0 6 (Test_Sync 0 6 ))
	(_version v32)
	(_time 1287554726421 2010.10.20 02:05:26)
	(_source (\./../../../processor/test_sync.v\ VERILOG (\./../../../processor/test_sync.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287554726421)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal inst_ready ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal data_read ~wire 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal data_write ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 17 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal data ~[31:0]wire~ 0 17 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal pc ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal addr ~[31:0]wire~ 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_en ~wire 0 22 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 23 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal check_pc ~[31:0]reg~ 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_data ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal check_addr ~[31:0]reg~ 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly1 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_dly2 ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal data_dly1 ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal addr_dly1 ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly1 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_dly2 ~reg 0 29 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en1 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal check_en2 ~reg 0 30 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal pc_en ~wire 0 32 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data_en ~wire 0 33 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#32_0 (_architecture 0 0 32 (_process (_alias ((pc_en)(data_read)(data_write)(data_ready)(inst_ready)))(_simple)
				(_target(21))
				(_sensitivity(4)(5)(2)(3))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((data_en)(data_read)(data_write)(data_ready)))(_simple)
				(_target(22))
				(_sensitivity(4)(5)(2))
			)))
			(#ALWAYS#37_2 (_architecture 2 0 37 (_process 
				(_target(13)(10))
				(_read(0)(21)(7)(13))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(15)(11))
				(_read(0)(22)(6)(15))
			)))
			(#ALWAYS#53_4 (_architecture 4 0 53 (_process 
				(_target(16)(12))
				(_read(0)(22)(8)(16))
			)))
			(#ALWAYS#61_5 (_architecture 5 0 61 (_process 
				(_target(17)(18)(19)(20))
				(_read(0)(1)(21)(4)(5)(17)(18))
			)))
			(#ASSIGN#94_6 (_architecture 6 0 94 (_process (_alias ((check_en)(check_en1)(check_en2)))(_simple)
				(_target(9))
				(_sensitivity(19)(20))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Test_Sync 8 -1)

)
V 000048 55 3997          1287554728187 RegFile
(_unit VERILOG 6.326.6.249 (RegFile 0 2 (RegFile 0 2 ))
	(_version v32)
	(_time 1287554727890 2010.10.20 02:05:27)
	(_source (\./../../../processor/regfile.v\ VERILOG (\./../../../processor/regfile.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1287554727890)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Wen ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 6 (_array ~wire ((_downto (i 4) (i 0))))))
		(_port (_internal Wa ~[4:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 7 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal Wd ~[31:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren1 ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra1 ~[4:0]wire~ 0 9 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd1 ~[31:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ren2 ~wire 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Ra2 ~[4:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Rd2 ~[31:0]wire~ 0 14 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:31]~ 0 47 (_array ~reg ((_to (i 0) (i 31)) (_downto (i 31) (i 0))))))
		(_signal (_internal RF_mem ~[31:0]reg~[0:31]~ 0 47 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#49_0 (_architecture 0 0 49 (_process 
				(_target(11(0))(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(11))(11(12))(11(13))(11(14))(11(15))(11(16))(11(17))(11(18))(11(19))(11(20))(11(21))(11(22))(11(23))(11(24))(11(25))(11(26))(11(27))(11(28))(11(29))(11(30))(11(31))(11))
				(_read(0)(1)(2)(3)(4))
			)))
			(#ASSIGN#94_1 (_architecture 1 0 94 (_process (_simple)
				(_target(7))
				(_sensitivity(5)(3)(6)(2)(4)(11))
			)))
			(#ASSIGN#95_2 (_architecture 2 0 95 (_process (_simple)
				(_target(10))
				(_sensitivity(8)(3)(9)(2)(4)(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . RegFile 4 -1)

)
V 000048 55 17037         1287554729718 Decoder
(_unit VERILOG 6.326.6.249 (Decoder 0 3 (Decoder 0 3 ))
	(_version v32)
	(_time 1287554729375 2010.10.20 02:05:29)
	(_source (\./../../../processor/decoder.v\ VERILOG (\./../../../processor/decoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_entity
		(_time 1287554729375)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 5 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INST_DE_WIDTH ~vector~0 0 5 \60\ (_entity -1 (_constant \60\))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_INVALID ~vector~1 0 8 \60'b0x0000000100000000000110x11\ (_entity -1 (_constant \60'b0x0000000100000000000110x11\))))
		(_type (_internal ~vector~2 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLL ~vector~2 0 11 \60'b010000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~3 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRL ~vector~3 0 12 \60'b01000000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~4 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRA ~vector~4 0 13 \60'b0100000000000000000x0000000000000001100101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000001100101001\))))
		(_type (_internal ~vector~5 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLLV ~vector~5 0 14 \60'b010000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~6 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRLV ~vector~6 0 15 \60'b01000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~7 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SRAV ~vector~7 0 16 \60'b0100000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~8 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JR ~vector~8 0 17 \60'b0100000000000000000000000000000000x0000000000000010000110x11\ (_entity -1 (_constant \60'b0100000000000000000000000000000000x0000000000000010000110x11\))))
		(_type (_internal ~vector~9 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JALR ~vector~9 0 18 \60'b0101000000000000000000000000000000x0000000000000010000101001\ (_entity -1 (_constant \60'b0101000000000000000000000000000000x0000000000000010000101001\))))
		(_type (_internal ~vector~10 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUB ~vector~10 0 25 \60'b01000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~11 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SUBU ~vector~11 0 26 \60'b0100000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~12 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADD ~vector~12 0 27 \60'b0100000000000000000000000000000x0000000010000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000011000101001\))))
		(_type (_internal ~vector~13 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDU ~vector~13 0 28 \60'b010000000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~14 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_AND ~vector~14 0 29 \60'b0100000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~15 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_NOR ~vector~15 0 32 \60'b0100000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b0100000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~16 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_OR ~vector~16 0 33 \60'b010000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~17 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLT ~vector~17 0 34 \60'b010000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~18 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTU ~vector~18 0 35 \60'b01000000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~19 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XOR ~vector~19 0 36 \60'b01000000000000000000000x0000000000000011000101001\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000011000101001\))))
		(_type (_internal ~vector~20 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZ ~vector~20 0 40 \60'b010000000000000000000001000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000001000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~21 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGEZAL ~vector~21 0 41 \60'b011000000000000000000001000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000000001000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~22 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZ ~vector~22 0 42 \60'b010000000000000000001000000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000001000000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~23 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLTZAL ~vector~23 0 43 \60'b011000000000000000001000000000000x0000000000000010001101010\ (_entity -1 (_constant \60'b011000000000000000001000000000000x0000000000000010001101010\))))
		(_type (_internal ~vector~24 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ORI ~vector~24 0 46 \60'b010000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~25 0 47 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDI ~vector~25 0 47 \60'b0100000000000000000000000000000x0000000010000010011101000\ (_entity -1 (_constant \60'b0100000000000000000000000000000x0000000010000010011101000\))))
		(_type (_internal ~vector~26 0 48 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ADDIU ~vector~26 0 48 \60'b010000000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~27 0 49 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_ANDI ~vector~27 0 49 \60'b0100000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b0100000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~28 0 50 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BEQ ~vector~28 0 50 \60'b010000000000000000100000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000100000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~29 0 51 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BGTZ ~vector~29 0 51 \60'b010000000000000000000100000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000100000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~30 0 52 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BLEZ ~vector~30 0 52 \60'b010000000000000000000010000000000x0000000000000010001110x11\ (_entity -1 (_constant \60'b010000000000000000000010000000000x0000000000000010001110x11\))))
		(_type (_internal ~vector~31 0 53 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_BNE ~vector~31 0 53 \60'b010000000000000000010000000000000x0000000000000011001110x11\ (_entity -1 (_constant \60'b010000000000000000010000000000000x0000000000000011001110x11\))))
		(_type (_internal ~vector~32 0 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_J ~vector~32 0 54 \60'b1000000000000000000000000000000000x0000000000000000000110x11\ (_entity -1 (_constant \60'b1000000000000000000000000000000000x0000000000000000000110x11\))))
		(_type (_internal ~vector~33 0 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_JAL ~vector~33 0 55 \60'b1001000000000000000000000000000000x0000000000000000000101010\ (_entity -1 (_constant \60'b1001000000000000000000000000000000x0000000000000000000101010\))))
		(_type (_internal ~vector~34 0 56 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LUI ~vector~34 0 56 \60'b010000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b010000000000000000x0000000000000010010101000\))))
		(_type (_internal ~vector~35 0 57 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTI ~vector~35 0 57 \60'b010000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b010000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~36 0 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SLTIU ~vector~36 0 58 \60'b01000000000000000000000000x0000000000000010011101000\ (_entity -1 (_constant \60'b01000000000000000000000000x0000000000000010011101000\))))
		(_type (_internal ~vector~37 0 59 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LW ~vector~37 0 59 \60'h040000005000648\ (_entity -1 (_constant \60'h040000005000648\))))
		(_type (_internal ~vector~38 0 60 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SW ~vector~38 0 60 \60'b01000000000000000000000000000111000000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000111000000000000011001110x11\))))
		(_type (_internal ~vector~39 0 61 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LB ~vector~39 0 61 \60'h040000004200648\ (_entity -1 (_constant \60'h040000004200648\))))
		(_type (_internal ~vector~40 0 62 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LH ~vector~40 0 62 \60'h040000004800648\ (_entity -1 (_constant \60'h040000004800648\))))
		(_type (_internal ~vector~41 0 64 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LBU ~vector~41 0 64 \60'h040000004100648\ (_entity -1 (_constant \60'h040000004100648\))))
		(_type (_internal ~vector~42 0 65 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_LHU ~vector~42 0 65 \60'h040000004400648\ (_entity -1 (_constant \60'h040000004400648\))))
		(_type (_internal ~vector~43 0 67 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SB ~vector~43 0 67 \60'b01000000000000000000000000000110001000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110001000000000011001110x11\))))
		(_type (_internal ~vector~44 0 68 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_SH ~vector~44 0 68 \60'b01000000000000000000000000000110100000000000011001110x11\ (_entity -1 (_constant \60'b01000000000000000000000000000110100000000000011001110x11\))))
		(_type (_internal ~vector~45 0 71 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DE_XORI ~vector~45 0 71 \60'b01000000000000000000000x0000000000000010010101000\ (_entity -1 (_constant \60'b01000000000000000000000x0000000000000010010101000\))))
		(_type (_internal ~[31:0]wire~ 0 3 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal inst_code ~[31:0]wire~ 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_array ~reg ((_range  11)))))
		(_port (_internal inst_decode ~[0:INST_DE_WIDTH-1]reg~ 0 3 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[5:0]wire~ 0 87 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal inst_op ~[5:0]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_func ~[5:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 89 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal inst_regimm ~[4:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rs ~[4:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rt ~[4:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_rd ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal inst_sa ~[4:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 94 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal inst_imm ~[15:0]wire~ 0 94 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[25:0]wire~ 0 95 (_array ~wire ((_downto (i 25) (i 0))))))
		(_signal (_internal inst_jmp_imm ~[25:0]wire~ 0 95 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((inst_op)(inst_code(d_31_26))))(_simple)
				(_target(2))
				(_sensitivity(0(d_31_26)))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((inst_func)(inst_code(d_5_0))))(_simple)
				(_target(3))
				(_sensitivity(0(d_5_0)))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((inst_rs)(inst_code(d_25_21))))(_simple)
				(_target(5))
				(_sensitivity(0(d_25_21)))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((inst_rt)(inst_code(d_20_16))))(_simple)
				(_target(6))
				(_sensitivity(0(d_20_16)))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((inst_rd)(inst_code(d_15_11))))(_simple)
				(_target(7))
				(_sensitivity(0(d_15_11)))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((inst_sa)(inst_code(d_10_6))))(_simple)
				(_target(8))
				(_sensitivity(0(d_10_6)))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((inst_imm)(inst_code(d_15_0))))(_simple)
				(_target(9))
				(_sensitivity(0(d_15_0)))
			)))
			(#ASSIGN#107_7 (_architecture 7 0 107 (_process (_alias ((inst_jmp_imm)(inst_code(d_25_0))))(_simple)
				(_target(10))
				(_sensitivity(0(d_25_0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((inst_regimm)(inst_code(d_20_16))))(_simple)
				(_target(4))
				(_sensitivity(0(d_20_16)))
			)))
			(#ALWAYS#116_9 (_architecture 9 0 116 (_process 
				(_target(1))
				(_read)
				(_sensitivity(2)(3)(4))
			)))
			(#INTERNAL#0_10 (_internal 10 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Decoder 12 -1)

)
V 000044 55 10635         1287554731203 ALU
(_unit VERILOG 6.326.6.249 (ALU 0 4 (ALU 0 4 ))
	(_version v32)
	(_time 1287554730859 2010.10.20 02:05:30)
	(_source (\./../../../processor/alu.v\ VERILOG (\./../../../processor/alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1287554730859)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 13 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal ALUCTRL_WIDTH ~vector~0 0 13 \29\ (_entity -1 (_constant \29\))))
		(_type (_internal ~vector~1 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADD ~vector~1 0 18 \29'b10000000000000000000000000000\ (_entity -1 (_constant \29'b10000000000000000000000000000\))))
		(_type (_internal ~vector~2 0 19 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDU ~vector~2 0 19 \29'b01000000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000000\))))
		(_type (_internal ~vector~3 0 20 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUB ~vector~3 0 20 \29'b0100000000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000000\))))
		(_type (_internal ~vector~4 0 21 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBU ~vector~4 0 21 \29'b010000000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000000\))))
		(_type (_internal ~vector~5 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLT ~vector~5 0 24 \29'b01000000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000000\))))
		(_type (_internal ~vector~6 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLTU ~vector~6 0 25 \29'b0100000000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000000\))))
		(_type (_internal ~vector~7 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_EQ ~vector~7 0 26 \29'b010000000000000\ (_entity -1 (_constant \29'b010000000000000\))))
		(_type (_internal ~vector~8 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NEQ ~vector~8 0 27 \29'b01000000000000\ (_entity -1 (_constant \29'b01000000000000\))))
		(_type (_internal ~vector~9 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LTZ ~vector~9 0 28 \29'b0100000000000\ (_entity -1 (_constant \29'b0100000000000\))))
		(_type (_internal ~vector~10 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GTZ ~vector~10 0 29 \29'b010000000000\ (_entity -1 (_constant \29'b010000000000\))))
		(_type (_internal ~vector~11 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LEZ ~vector~11 0 30 \29'b01000000000\ (_entity -1 (_constant \29'b01000000000\))))
		(_type (_internal ~vector~12 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GEZ ~vector~12 0 31 \29'b0100000000\ (_entity -1 (_constant \29'b0100000000\))))
		(_type (_internal ~vector~13 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_AND ~vector~13 0 34 \29'b010000000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000000\))))
		(_type (_internal ~vector~14 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OR ~vector~14 0 35 \29'b01000000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000000\))))
		(_type (_internal ~vector~15 0 36 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XOR ~vector~15 0 36 \29'b0100000000000000000000\ (_entity -1 (_constant \29'b0100000000000000000000\))))
		(_type (_internal ~vector~16 0 37 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOR ~vector~16 0 37 \29'b010000000000000000000\ (_entity -1 (_constant \29'b010000000000000000000\))))
		(_type (_internal ~vector~17 0 40 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLL ~vector~17 0 40 \29'b01000000000000000000\ (_entity -1 (_constant \29'b01000000000000000000\))))
		(_type (_internal ~vector~18 0 41 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRL ~vector~18 0 41 \29'b0100000000000000000\ (_entity -1 (_constant \29'b0100000000000000000\))))
		(_type (_internal ~vector~19 0 42 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SRA ~vector~19 0 42 \29'b010000000000000000\ (_entity -1 (_constant \29'b010000000000000000\))))
		(_type (_internal ~vector~20 0 43 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_LUI ~vector~20 0 43 \29'b01000000000000000\ (_entity -1 (_constant \29'b01000000000000000\))))
		(_type (_internal ~vector~21 0 46 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OP2 ~vector~21 0 46 \29'b0100000000000000\ (_entity -1 (_constant \29'b0100000000000000\))))
		(_type (_internal ~[31:0]wire~ 0 5 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal op1 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal op2 ~[31:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  14)))))
		(_port (_internal ctrl ~[ALUCTRL_WIDTH-1:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 7 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal res ~[31:0]reg~ 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal bflag ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal overflow ~wire 0 11 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[32:0]wire~ 0 62 (_array ~wire ((_downto (i 32) (i 0))))))
		(_signal (_internal res_add ~[32:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op1_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal op2_inter ~[32:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal nop2_sel ~wire 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op1 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign_op2 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal sign ~wire 0 67 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shl ~[31:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_shr ~[31:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[4:0]wire~ 0 92 (_array ~wire ((_downto (i 4) (i 0))))))
		(_signal (_internal shamt ~[4:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal res_lui ~[31:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#70_0 (_architecture 0 0 70 (_process (_simple)
				(_target(12))
				(_sensitivity(2))
			)))
			(#ASSIGN#71_1 (_architecture 1 0 71 (_process (_alias ((sign_op1)(sign)(op1(31))))(_simple)
				(_target(10))
				(_sensitivity(12)(0(31)))
			)))
			(#ASSIGN#72_2 (_architecture 2 0 72 (_process (_alias ((sign_op2)(sign)(op2(31))))(_simple)
				(_target(11))
				(_sensitivity(12)(1(31)))
			)))
			(#ASSIGN#75_3 (_architecture 3 0 75 (_process (_simple)
				(_target(9))
				(_sensitivity(2))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_alias ((op2_inter)(sign_op2)(op2)))(_simple)
				(_target(8))
				(_sensitivity(11)(1))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_alias ((op1_inter)(sign_op1)(op1)))(_simple)
				(_target(7))
				(_sensitivity(10)(0))
			)))
			(#ASSIGN#78_6 (_architecture 6 0 78 (_process (_alias ((res_add)(nop2_sel)(op1_inter)(op2_inter)(op1_inter)(op2_inter)))(_simple)
				(_target(6))
				(_sensitivity(9)(7)(8))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_alias ((overflow)(res_add(31))(res_add(32))))(_simple)
				(_target(5))
				(_sensitivity(6(31))(6(32)))
			)))
			(#ASSIGN#95_8 (_architecture 8 0 95 (_process (_alias ((shamt)(op1(d_4_0))))(_simple)
				(_target(15))
				(_sensitivity(0(d_4_0)))
			)))
			(#ASSIGN#96_9 (_architecture 9 0 96 (_process (_alias ((res_shl)(op2)(shamt)))(_simple)
				(_target(13))
				(_sensitivity(1)(15))
			)))
			(#ASSIGN#97_10 (_architecture 10 0 97 (_process (_simple)
				(_target(14))
				(_sensitivity(2)(1(31))(1)(15))
			)))
			(#ASSIGN#103_11 (_architecture 11 0 103 (_process (_simple)
				(_target(16))
				(_sensitivity(1(d_15_0)))
			)))
			(#ALWAYS#107_12 (_architecture 12 0 107 (_process 
				(_target(3)(4))
				(_read(6(d_31_0))(6(32))(0(31))(0(d_30_0)))
				(_sensitivity(2)(6)(0)(1)(13)(14)(16))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ALU 15 -1)

)
V 000045 55 4947          1287554732750 host
(_unit VERILOG 6.326.6.249 (host 0 8 (host 0 8 ))
	(_version v32)
	(_time 1287554732453 2010.10.20 02:05:32)
	(_source (\./../../../dma/host.v\ VERILOG (\./../../../dma/host.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_entity
		(_time 1287554732453)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal hclk ~reg 0 11 (_architecture (_out ))) (_reg ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 12 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal databus ~[31:0]wire~ 0 13 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal rw_n ~reg 0 14 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rcv ~wire 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_txd ~wire 0 16 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_noforceassign))
		(_port (_internal data_rdy ~reg 0 17 (_architecture (_out ))) (_reg ) (_nonbaction) (_noedge) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 18 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal dev_out ~[31:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_in ~[31:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer 0 22 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal cnt ~integer 0 22 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file_size ~integer 0 23 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal file ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal status ~integer 0 24 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal memcode ~[31:0]reg~ 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal test_data ~[31:0]reg~ 0 27 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal data ~[31:0]reg~ 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 29 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_function \$fscanf\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#31_0 (_architecture 0 0 31 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ASSIGN#33_1 (_architecture 1 0 33 (_process (_alias ((databus)(databus_txd)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#INITIAL#35_2 (_architecture 2 0 35 (_process 
				(_target(12)(11)(13)(1)(10)(4)(7)(17)(16)(15))
				(_read(13)(10)(11))
				(_monitor)
			)))
			(#ALWAYS#60_3 (_architecture 3 0 60 (_process 
				(_target(13)(7)(8)(10))
				(_read(12)(15)(7)(4)(10)(8)(5)(1))
				(_monitor(10)(8))
			)))
			(#ALWAYS#74_4 (_architecture 4 0 74 (_process 
				(_target(7)(16)(10))
				(_read(6)(4)(9)(10))
				(_monitor(10)(9))
			)))
			(#ALWAYS#85_5 (_architecture 5 0 85 (_process 
				(_target(17))
				(_read(0)(2))
			)))
			(#INTERNAL#0_6 (_internal 6 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . host 7 -1)

)
V 000052 55 2416          1287554734126 addr_decode
(_unit VERILOG 6.326.6.249 (addr_decode 0 2 (addr_decode 0 2 ))
	(_version v32)
	(_time 1287554733859 2010.10.20 02:05:33)
	(_source (\./../../../dma/addr_decode.v\ VERILOG (\./../../../dma/addr_decode.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1287554733859)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal adbus_mask ~vector~0 0 8 \32'hAFFF_FFC0\ (_entity -1 (_constant \32'hAFFF_FFC0\))))
		(_type (_internal ~[31:0]wire~ 0 4 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal active ~reg 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 5 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal select ~[3:0]reg~ 0 5 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#10_0 (_architecture 0 0 10 (_process 
				(_target(1)(2))
				(_read(0(d_5_2)))
				(_sensitivity(0))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . addr_decode 2 -1)

)
V 000055 55 10573         1287554735625 dma_controller
(_unit VERILOG 6.326.6.249 (dma_controller 0 2 (dma_controller 0 2 ))
	(_version v32)
	(_time 1287554735296 2010.10.20 02:05:35)
	(_source (\./../../../dma/dma_controller.v\ VERILOG (\./../../../dma/dma_controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1287554735296)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_IDLE ~vector~0 0 28 \4'd0\ (_entity -1 (_constant \4'd0\))))
		(_type (_internal ~vector~1 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_START ~vector~1 0 29 \4'd1\ (_entity -1 (_constant \4'd1\))))
		(_type (_internal ~vector~2 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ ~vector~2 0 30 \4'd2\ (_entity -1 (_constant \4'd2\))))
		(_type (_internal ~vector~3 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE ~vector~3 0 31 \4'd3\ (_entity -1 (_constant \4'd3\))))
		(_type (_internal ~vector~4 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_GRANT ~vector~4 0 32 \4'd4\ (_entity -1 (_constant \4'd4\))))
		(_type (_internal ~vector~5 0 33 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_GRANT ~vector~5 0 33 \4'd5\ (_entity -1 (_constant \4'd5\))))
		(_type (_internal ~vector~6 0 34 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_WRITE_READY ~vector~6 0 34 \4'd6\ (_entity -1 (_constant \4'd6\))))
		(_type (_internal ~vector~7 0 35 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DMA_READ_READY ~vector~7 0 35 \4'd7\ (_entity -1 (_constant \4'd7\))))
		(_port (_internal clk ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal rst ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal read_mem ~reg 0 7 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal write_mem ~reg 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]wire~ 0 9 (_array ~wire ((_downto (i 31) (i 0))))))
		(_port (_internal databus ~[31:0]wire~ 0 9 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~ 0 10 (_array ~reg ((_downto (i 31) (i 0))))))
		(_port (_internal adbus ~[31:0]reg~ 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ready ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal grant ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]wire~ 0 13 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal status_wr ~[3:0]wire~ 0 13 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal status_rd ~wire 0 16 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal select_reg ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error1 ~wire 0 20 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal error2 ~wire 0 21 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdy ~wire 0 22 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_rcv ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dma_txd ~reg 0 24 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_wdata ~[31:0]wire~ 0 25 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal dev_rdata ~[31:0]reg~ 0 26 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]reg~[0:3]~ 0 37 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0))))))
		(_signal (_internal cregs ~[31:0]reg~[0:3]~ 0 37 (_architecture (_uni ))) (_reg memory) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal databus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal cdatabus_txd ~[31:0]reg~ 0 38 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal line ~[31:0]reg~ 0 39 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 40 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal state ~[3:0]reg~ 0 40 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_update ~reg 0 41 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ctrl ~[31:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal numb ~[31:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[31:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal go ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rd ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wr ~wire 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ie ~wire 0 46 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dma_done ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal wren ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[31:0]tri~ 0 50 (_array ~tri ((_downto (i 31) (i 0))))))
		(_signal (_internal tri_databus ~[31:0]tri~ 0 50 (_architecture (_uni ))) (_net tri ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#48_0 (_architecture 0 0 48 (_process (_alias ((wren)(status_wr)))(_simple)
				(_target(32))
				(_sensitivity(8))
			)))
			(#ASSIGN#53_1 (_architecture 1 0 53 (_process (_alias ((databus)(tri_databus)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#54_2 (_architecture 2 0 54 (_process (_alias ((tri_databus)(databus_txd)))(_simple)
				(_target(33))
				(_sensitivity(19))
			)))
			(#ASSIGN#55_3 (_architecture 3 0 55 (_process (_alias ((tri_databus)(cdatabus_txd)))(_simple)
				(_target(33))
				(_sensitivity(20))
			)))
			(#ASSIGN#56_4 (_architecture 4 0 56 (_process (_simple)
				(_target(31))
				(_sensitivity(22)(28)(29)(18(2)))
			)))
			(#ASSIGN#59_5 (_architecture 5 0 59 (_process (_alias ((ctrl)(cregs(3))))(_simple)
				(_target(24))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#62_6 (_architecture 6 0 62 (_process (_alias ((numb)(cregs(2))))(_simple)
				(_target(25))
				(_sensitivity(18(2)))
			)))
			(#ASSIGN#65_7 (_architecture 7 0 65 (_process (_alias ((saddr)(cregs(1))))(_simple)
				(_target(26))
				(_sensitivity(18(1)))
			)))
			(#ASSIGN#77_8 (_architecture 8 0 77 (_process (_alias ((go)(ctrl(0))))(_simple)
				(_target(27))
				(_sensitivity(24(0)))
			)))
			(#ASSIGN#78_9 (_architecture 9 0 78 (_process (_alias ((rd)(ctrl(1))))(_simple)
				(_target(28))
				(_sensitivity(24(1)))
			)))
			(#ASSIGN#79_10 (_architecture 10 0 79 (_process (_alias ((wr)(ctrl(2))))(_simple)
				(_target(29))
				(_sensitivity(24(2)))
			)))
			(#ASSIGN#80_11 (_architecture 11 0 80 (_process (_alias ((ie)(ctrl(3))))(_simple)
				(_target(30))
				(_sensitivity(24(3)))
			)))
			(#ALWAYS#82_12 (_architecture 12 0 82 (_process 
				(_target(19)(5)(3)(2)(14)(15)(23)(22)(21)(17))
				(_read(0)(22)(27)(28)(18(2))(29)(13)(16)(7)(26)(21)(6)(4))
			)))
			(#ALWAYS#208_13 (_architecture 13 0 208 (_process 
				(_target(20))
				(_read(0)(9)(10)(18(0))(18(1))(18(2))(18(3)))
			)))
			(#ALWAYS#219_14 (_architecture 14 0 219 (_process 
				(_target(18(0))(18(1))(18(2))(18(3)))
				(_read(0)(1)(31)(24(d_31_8))(30)(12)(11)(24(d_3_1))(23)(18(1))(18(2))(32)(10)(4))
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . dma_controller 16 -1)

)
