// Seed: 859885161
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3
);
  always_latch begin
    id_3 = id_1;
  end
  assign id_3 = 1;
  tri0 id_5;
  assign id_5 = 1'b0;
  integer id_6;
  assign id_6 = 1;
  assign id_3 = (id_0);
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output wire id_2,
    input wand id_3,
    output tri0 id_4
    , id_18,
    inout uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12
    , id_19,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    output supply1 id_16
);
  assign id_16 = id_11;
  module_0(
      id_14, id_10, id_1, id_5
  );
endmodule
