{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527387425375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527387425375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Auto_manual EPM240T100C5 " "Selected device EPM240T100C5 for design \"Auto_manual\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527387425500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527387426032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527387426032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527387426844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527387426985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527387428547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527387428547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527387428547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527387428547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527387428547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527387428547 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1527387429828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Auto_manual.sdc " "Synopsys Design Constraints File file not found: 'Auto_manual.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527387429860 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527387429906 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1527387429969 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1527387429969 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527387429984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527387429984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527387429984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lpm_counter:inst4\|cntr_lki:auto_generated\|safe_q\[7\] " "   1.000 lpm_counter:inst4\|cntr_lki:auto_generated\|safe_q\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527387429984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         NADV " "   1.000         NADV" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527387429984 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527387429984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527387430125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527387430125 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1527387430234 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { 80 -96 72 96 "clk" "" } { 72 72 120 89 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1527387430313 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter:inst4\|cntr_lki:auto_generated\|safe_q\[7\] Global clock " "Automatically promoted some destinations of signal \"lpm_counter:inst4\|cntr_lki:auto_generated\|safe_q\[7\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter:inst4\|cntr_lki:auto_generated\|counter_cella7 " "Destination \"lpm_counter:inst4\|cntr_lki:auto_generated\|counter_cella7\" may be non-global or may not use global clock" {  } { { "db/cntr_lki.tdf" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf" 113 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1527387430313 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter:inst4\|cntr_lki:auto_generated\|cmpr_5vb:cmpr1\|aneb_result_wire\[0\]~1 " "Destination \"lpm_counter:inst4\|cntr_lki:auto_generated\|cmpr_5vb:cmpr1\|aneb_result_wire\[0\]~1\" may be non-global or may not use global clock" {  } { { "db/cmpr_5vb.tdf" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cmpr_5vb.tdf" 31 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1527387430313 ""}  } { { "db/cntr_lki.tdf" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf" 113 8 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1527387430313 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NADV Global clock " "Automatically promoted signal \"NADV\" to use Global clock" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -152 528 696 -136 "NADV" "" } { -160 696 744 -143 "NADV" "" } { -72 728 776 -55 "NADV" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1527387430313 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NADV " "Pin \"NADV\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { NADV } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -152 528 696 -136 "NADV" "" } { -160 696 744 -143 "NADV" "" } { -72 728 776 -55 "NADV" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1527387430313 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1527387430313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1527387430406 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1527387430578 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1527387430828 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1527387430844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1527387430844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527387430844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527387431360 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527387431866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527387432913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527387433241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527387433350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527387434178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527387434178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527387434287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527387435303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527387435303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527387435586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527387435586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527387435586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527387435742 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527387435851 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[15\] a permanently disabled " "Pin AD\[15\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[15] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[14\] a permanently disabled " "Pin AD\[14\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[14] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[13\] a permanently disabled " "Pin AD\[13\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[13] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[12\] a permanently disabled " "Pin AD\[12\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[12] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[11\] a permanently disabled " "Pin AD\[11\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[11] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[10\] a permanently disabled " "Pin AD\[10\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[10] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[9\] a permanently disabled " "Pin AD\[9\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[9] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD\[8\] a permanently disabled " "Pin AD\[8\] has a permanently disabled output enable" {  } { { "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/intelfpga/quartus/bin64/pin_planner.ppl" { AD[8] } } } { "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } } { "temporary_test_loc" "" { Generic "D:/University/Aircraft/FPGA/Auto_manual/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527387436008 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527387436008 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1527387436008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.fit.smsg " "Generated suppressed messages file D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527387436554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5121 " "Peak virtual memory: 5121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527387436791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 09:17:16 2018 " "Processing ended: Sun May 27 09:17:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527387436791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527387436791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527387436791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527387436791 ""}
