Classic Timing Analyzer report for CPU
Wed Mar 24 14:29:16 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 17.479 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[28]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 39.66 MHz ( period = 25.214 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[0]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[13]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; 378          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 378          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 39.66 MHz ( period = 25.214 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.892 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.214 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.892 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.892 ns                ;
; N/A                                     ; 39.73 MHz ( period = 25.170 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.893 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 39.96 MHz ( period = 25.022 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 40.02 MHz ( period = 24.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 40.05 MHz ( period = 24.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.936 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.742 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.826 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.669 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.784 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.687 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.734 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.678 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 40.66 MHz ( period = 24.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 40.70 MHz ( period = 24.570 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.518 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.508 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 40.93 MHz ( period = 24.432 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 40.93 MHz ( period = 24.430 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.388 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.388 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 41.03 MHz ( period = 24.374 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 41.08 MHz ( period = 24.344 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 41.13 MHz ( period = 24.314 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.426 ns                ;
; N/A                                     ; 41.13 MHz ( period = 24.314 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 41.15 MHz ( period = 24.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.448 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.206 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.206 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 41.33 MHz ( period = 24.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 41.37 MHz ( period = 24.174 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 41.38 MHz ( period = 24.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.375 ns                ;
; N/A                                     ; 41.39 MHz ( period = 24.162 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.366 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.112 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 41.51 MHz ( period = 24.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.338 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.307 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.307 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.307 ns                ;
; N/A                                     ; 41.64 MHz ( period = 24.014 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 41.64 MHz ( period = 24.014 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.002 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.002 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.970 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.948 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.256 ns                ;
; N/A                                     ; 41.77 MHz ( period = 23.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 41.98 MHz ( period = 23.822 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.762 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.338 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.762 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.338 ns                ;
; N/A                                     ; 42.13 MHz ( period = 23.738 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 42.21 MHz ( period = 23.692 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.127 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.090 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.574 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.069 ns                ;
; N/A                                     ; 42.43 MHz ( period = 23.570 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.106 ns                ;
; N/A                                     ; 42.48 MHz ( period = 23.540 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.055 ns                ;
; N/A                                     ; 42.67 MHz ( period = 23.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 42.68 MHz ( period = 23.428 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 42.69 MHz ( period = 23.422 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.398 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.398 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.398 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.388 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 42.77 MHz ( period = 23.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.977 ns                ;
; N/A                                     ; 42.77 MHz ( period = 23.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.977 ns                ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.974 ns                ;
; N/A                                     ; 42.89 MHz ( period = 23.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 42.89 MHz ( period = 23.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 42.89 MHz ( period = 23.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 42.90 MHz ( period = 23.308 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 42.91 MHz ( period = 23.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.274 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.897 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.234 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.915 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.232 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.910 ns                ;
; N/A                                     ; 43.07 MHz ( period = 23.220 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 43.07 MHz ( period = 23.220 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 43.09 MHz ( period = 23.206 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.001 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.174 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.146 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.851 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 43.24 MHz ( period = 23.126 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 43.29 MHz ( period = 23.102 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 43.30 MHz ( period = 23.094 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 43.31 MHz ( period = 23.092 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.837 ns                ;
; N/A                                     ; 43.33 MHz ( period = 23.080 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.050 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.816 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.796 ns                ;
; N/A                                     ; 43.53 MHz ( period = 22.972 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 43.58 MHz ( period = 22.944 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.770 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.936 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 7.756 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.932 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.780 ns                ;
; N/A                                     ; 43.63 MHz ( period = 22.918 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.908 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.761 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 7.742 ns                ;
; N/A                                     ; 43.71 MHz ( period = 22.878 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.732 ns                ;
; N/A                                     ; 43.77 MHz ( period = 22.848 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.722 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.724 ns                ;
; N/A                                     ; 43.87 MHz ( period = 22.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.780 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.766 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.766 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.644 ns                ;
; N/A                                     ; 44.08 MHz ( period = 22.688 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.640 ns                ;
; N/A                                     ; 44.08 MHz ( period = 22.684 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.624 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.624 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.624 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.581 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.612 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.594 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.612 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.602 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 44.27 MHz ( period = 22.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[27]         ; clock      ; clock    ; None                        ; None                      ; 7.559 ns                ;
; N/A                                     ; 44.37 MHz ( period = 22.536 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 44.40 MHz ( period = 22.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.535 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.514 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.557 ns                ;
; N/A                                     ; 44.46 MHz ( period = 22.492 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.544 ns                ;
; N/A                                     ; 44.48 MHz ( period = 22.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 44.52 MHz ( period = 22.464 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 44.52 MHz ( period = 22.464 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 44.54 MHz ( period = 22.450 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 44.57 MHz ( period = 22.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 44.59 MHz ( period = 22.428 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 44.60 MHz ( period = 22.420 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 44.61 MHz ( period = 22.418 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 44.66 MHz ( period = 22.390 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.471 ns                ;
; N/A                                     ; 44.67 MHz ( period = 22.384 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[27]         ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.651 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.651 ns                ;
; N/A                                     ; 44.74 MHz ( period = 22.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.471 ns                ;
; N/A                                     ; 44.74 MHz ( period = 22.350 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 44.75 MHz ( period = 22.344 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.467 ns                ;
; N/A                                     ; 44.76 MHz ( period = 22.342 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.472 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.328 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.462 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.328 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.462 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.328 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.462 ns                ;
; N/A                                     ; 44.81 MHz ( period = 22.314 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 44.82 MHz ( period = 22.310 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 44.82 MHz ( period = 22.310 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 44.89 MHz ( period = 22.276 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 44.90 MHz ( period = 22.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[27]         ; clock      ; clock    ; None                        ; None                      ; 7.386 ns                ;
; N/A                                     ; 44.97 MHz ( period = 22.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 44.97 MHz ( period = 22.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 44.98 MHz ( period = 22.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 44.98 MHz ( period = 22.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 44.98 MHz ( period = 22.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 44.99 MHz ( period = 22.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 45.02 MHz ( period = 22.212 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 45.02 MHz ( period = 22.212 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 45.07 MHz ( period = 22.188 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.390 ns                ;
; N/A                                     ; 45.13 MHz ( period = 22.158 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:ALUOut|Saida[26]     ; clock      ; clock    ; None                        ; None                      ; 7.370 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[1]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[3]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[2]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.307 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.195 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.066 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.059 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.957 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.887 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.884 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.805 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.703 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.697 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.679 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.646 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.569 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.542 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.531 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.482 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.459 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.440 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.434 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.397 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.392 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.370 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.349 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.300 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.259 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.252 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.223 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.205 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.129 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.121 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.111 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.062 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.051 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.014 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.005 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.969 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.942 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.857 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.842 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.840 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.810 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.808 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.769 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.742 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.740 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.732 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.693 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.684 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.670 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.658 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.640 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.626 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.625 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.623 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.621 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.594 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.563 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.563 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.545 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.524 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.517 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.511 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.491 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.472 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.444 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.443 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.429 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.423 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.420 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.403 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.345 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.304 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.290 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.288 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.284 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.275 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.226 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.216 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.206 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.205 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.194 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.178 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.166 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.143 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.143 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.065 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.052 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.042 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.034 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.019 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.995 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.951 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.930 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.923 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.917 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.912 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.907 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.889 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.889 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.885 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.848 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.823 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.821 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.798 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.792 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.748 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.745 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.738 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[4]  ; clock      ;
; N/A                                     ; None                                                ; 14.729 ns  ; Registrador:A|Saida[0]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.722 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.717 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.716 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.715 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.714 ns  ; Registrador:A|Saida[3]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.710 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.658 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.653 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.653 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[4]  ; clock      ;
; N/A                                     ; None                                                ; 14.626 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.626 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.625 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[5]  ; clock      ;
; N/A                                     ; None                                                ; 14.604 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.584 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.584 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.584 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.582 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.566 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.566 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.563 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.562 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.556 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.542 ns  ; Registrador:A|Saida[1]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.540 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.535 ns  ; Registrador:PC|Saida[0]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.533 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.532 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.529 ns  ; Registrador:PC|Saida[1]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.529 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.519 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[5]  ; clock      ;
; N/A                                     ; None                                                ; 14.510 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.502 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.493 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 14:29:15 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 39.66 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" and destination register "Controle:Controle|RegData[1]" (period= 25.214 ns)
    Info: + Longest register to register delay is 8.892 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.274 ns) + CELL(0.225 ns) = 0.499 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~13'
        Info: 3: + IC(0.305 ns) + CELL(0.154 ns) = 0.958 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 1.434 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.238 ns) + CELL(0.228 ns) = 1.900 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.211 ns) + CELL(0.053 ns) = 2.164 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 2.590 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 2.948 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.673 ns) + CELL(0.053 ns) = 3.943 ns; Loc. = LCCOMB_X11_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X11_Y13_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.378 ns) + CELL(0.053 ns) = 4.641 ns; Loc. = LCCOMB_X11_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.313 ns) + CELL(0.053 ns) = 5.007 ns; Loc. = LCCOMB_X11_Y13_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 5.292 ns; Loc. = LCCOMB_X11_Y13_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.590 ns) + CELL(0.053 ns) = 5.935 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.352 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.305 ns) + CELL(0.053 ns) = 6.710 ns; Loc. = LCCOMB_X10_Y11_N4; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.216 ns) + CELL(0.053 ns) = 6.979 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[31]~10'
        Info: 19: + IC(0.288 ns) + CELL(0.272 ns) = 7.539 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 5; COMB Node = 'Controle:Controle|RegWrite~3'
        Info: 20: + IC(0.607 ns) + CELL(0.746 ns) = 8.892 ns; Loc. = LCFF_X9_Y10_N21; Fanout = 8; REG Node = 'Controle:Controle|RegData[1]'
        Info: Total cell delay = 2.542 ns ( 28.59 % )
        Info: Total interconnect delay = 6.350 ns ( 71.41 % )
    Info: - Smallest clock skew is -3.625 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.009 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X9_Y10_N21; Fanout = 8; REG Node = 'Controle:Controle|RegData[1]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: - Longest clock path from clock "clock" to source register is 6.106 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.179 ns) + CELL(0.712 ns) = 2.745 ns; Loc. = LCFF_X9_Y11_N31; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.796 ns) + CELL(0.228 ns) = 3.769 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.387 ns) + CELL(0.000 ns) = 5.156 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.106 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
            Info: Total cell delay = 1.847 ns ( 30.25 % )
            Info: Total interconnect delay = 4.259 ns ( 69.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[13]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" for clock "clock" (Hold time is 2.803 ns)
    Info: + Largest clock skew is 3.635 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.102 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.179 ns) + CELL(0.712 ns) = 2.745 ns; Loc. = LCFF_X9_Y11_N31; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.796 ns) + CELL(0.228 ns) = 3.769 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.387 ns) + CELL(0.000 ns) = 5.156 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.893 ns) + CELL(0.053 ns) = 6.102 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]'
            Info: Total cell delay = 1.847 ns ( 30.27 % )
            Info: Total interconnect delay = 4.255 ns ( 69.73 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1337; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 2; REG Node = 'Registrador:B|Saida[13]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 2; REG Node = 'Registrador:B|Saida[13]'
        Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux13~0'
        Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 0.738 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]'
        Info: Total cell delay = 0.281 ns ( 38.08 % )
        Info: Total interconnect delay = 0.457 ns ( 61.92 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[28]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 17.479 ns
    Info: + Longest clock path from clock "clock" to source register is 6.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
        Info: 2: + IC(1.179 ns) + CELL(0.712 ns) = 2.745 ns; Loc. = LCFF_X9_Y11_N31; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(0.796 ns) + CELL(0.228 ns) = 3.769 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.387 ns) + CELL(0.000 ns) = 5.156 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.106 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.847 ns ( 30.25 % )
        Info: Total interconnect delay = 4.259 ns ( 69.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.274 ns) + CELL(0.225 ns) = 0.499 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~13'
        Info: 3: + IC(0.305 ns) + CELL(0.154 ns) = 0.958 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 1.434 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.238 ns) + CELL(0.228 ns) = 1.900 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.211 ns) + CELL(0.053 ns) = 2.164 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 2.590 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 2.948 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.673 ns) + CELL(0.053 ns) = 3.943 ns; Loc. = LCCOMB_X11_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X11_Y13_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.378 ns) + CELL(0.053 ns) = 4.641 ns; Loc. = LCCOMB_X11_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.313 ns) + CELL(0.053 ns) = 5.007 ns; Loc. = LCCOMB_X11_Y13_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 5.292 ns; Loc. = LCCOMB_X11_Y13_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.590 ns) + CELL(0.053 ns) = 5.935 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.352 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.645 ns) + CELL(0.053 ns) = 7.050 ns; Loc. = LCCOMB_X9_Y15_N0; Fanout = 1; COMB Node = 'Ula32:Alu|Mux3~0DUPLICATE'
        Info: 18: + IC(2.159 ns) + CELL(2.164 ns) = 11.373 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'AluResult[28]'
        Info: Total cell delay = 3.635 ns ( 31.96 % )
        Info: Total interconnect delay = 7.738 ns ( 68.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Wed Mar 24 14:29:16 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


