// $Id: $
// File name:   USB_reader.sv
// Created:     4/16/2013
// Author:      Michael Welling
// Lab Section: 337-03
// Version:     1.0  Initial Design Entry
// Description: Top Level USB Reader Module

module USB_reader(
	input wire clk,
	input wire rst,
	input wire [1:0] USBdata,
	
    output wire data,
    output wire SR_sel,
    output wire data_shift
);

wire [1:0] sync_data;
wire shift_enable;
wire data_bit;
wire read_val;
wire reset_timer;

sync SYN(.clk(clk),.rst(rst),.USBdata(USBdata),.USB_sync(sync_data));

decode DEC(.clk(clk),.rst(rst),.Dplus(sync_data[1]),.shift_enable(shift_enable),.data_bit(data_bit));

controller CON(.clk(clk),.rst(rst),.shift_enable(shift_enable),.read_val(read_val),.data_bit(data_bit),.data(data),.SR_select(SR_select),.data_shift(data_shift));

packet_detect PKT(.clk(clk),.rst(rst),.shift_enable(shift_enable),.USBdata(sync_data),.read_val(read_val));

edge_detect EDG(.clk(clk),.rst(rst),.USBdata(sync_data),.edge_found(reset_timer));

timer TIM(.clk(clk),.rst(rst),.reset_timer(reset_timer),.shift_enable(shift_enable));

endmodule
