// Seed: 3273182159
module module_0 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = -1'h0;
  logic id_5 = id_4 + -1;
  wire [1 : ~  id_4] id_6;
  logic id_7;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    input supply1 id_10,
    output wand id_11,
    output logic id_12,
    input tri id_13,
    output uwire id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri1 id_17
    , id_19
);
  always_ff @(1) id_12 <= id_0;
  assign id_3 = id_19[1];
  supply0 id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
