// Seed: 1401599508
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    input tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 _id_3
);
  logic id_5;
  tri1 id_6, id_7;
  wire  id_8;
  logic id_9 [1 'b0 : id_3];
  logic [7:0] id_10 = id_6, id_11;
  wire id_12;
  assign id_8 = id_10[1], id_1 = id_7;
  assign id_6 = 1;
  nor primCall (id_2, id_8, id_7, id_5, id_10, id_6);
  assign id_8 = id_0;
  module_0 modCall_1 (id_12);
endmodule
