#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Mar 18 23:08:37 2017
# Process ID: 11708
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10620 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\GrandTheftAuto\img_proc_full_v2\jpeg.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 764.461 ; gain = 156.941
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set image_processor_inst/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is image_processor_inst/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'image_processor_inst/edge_fifo/U0'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'image_processor_inst/edge_fifo/U0'
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1503.523 ; gain = 468.852
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/constr_1/img_proc_full.xdc]
Finished Parsing XDC File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/constr_1/img_proc_full.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:02:08 ; elapsed = 00:03:38 . Memory (MB): peak = 1509.609 ; gain = 724.980
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/wrapper_tb_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.914 ; gain = 1.305
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/wrapper_tb_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/blk_mem_gen_4.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/640x480.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/64x64.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/336x176.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.srcs/sim_1/wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-307] analyzing entity VGAdrive
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity \bindec__1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized0\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized2\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized3\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized4\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized5\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized6\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper_init__parameterized9\
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity \compare__1\
INFO: [VRFC 10-307] analyzing entity \compare__2\
INFO: [VRFC 10-307] analyzing entity \compare__3\
INFO: [VRFC 10-307] analyzing entity rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD9
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized4\
INFO: [VRFC 10-307] analyzing entity rd_logic
INFO: [VRFC 10-307] analyzing entity wr_logic
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized4\
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized4\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_2
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_3
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_4
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [VRFC 10-307] analyzing entity fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-307] analyzing entity image_processor
INFO: [VRFC 10-307] analyzing entity image_processor_wrapper
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1510.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '61' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot wrapper_tb_func_synth xil_defaultlib.wrapper_tb xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.sim/sim_1/synth/func/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.75...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\bindec__1\ [\bindec__1_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_mux [blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,init_00="010...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_wrapper_init [blk_mem_gen_prim_wrapper_init_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_width [blk_mem_gen_prim_width_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized9\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="10...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized10\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="01...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized11\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized12\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized13\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="001...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized0\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="010...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized1\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized2\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized3\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized4\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized5\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_prim_width__paramet...]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper_init__parameterized6\ [\blk_mem_gen_prim_wrapper_init__...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:03:31 . Memory (MB): peak = 1539.586 ; gain = 28.672
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:02:58 ; elapsed = 00:08:45 . Memory (MB): peak = 1539.586 ; gain = 754.957
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
reset_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1539.586 ; gain = 0.000
INFO: [Common 17-344] 'reset_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Mar 18 23:25:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.runs/synth_1/runme.log
[Sat Mar 18 23:25:48 2017] Launched impl_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1539.586 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1585.914 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646030A
set_property PROGRAM.FILE {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.runs/impl_1/image_processor_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full_v2/jpeg.runs/impl_1/image_processor_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 00:24:37 2017...
