Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6a4e5df04c94149963ef0c159be1529 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_synth.sdf", for root module "tb_top/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_synth.sdf", for root module "tb_top/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.clk_prescaler__parameterized0
Compiling module xil_defaultlib.clk_prescaler
Compiling module xil_defaultlib.clk_prescaler_0
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.fifo_ram_3
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.data_processing_input
Compiling module xil_defaultlib.my_FIR_filter
Compiling module xil_defaultlib.my_filter
Compiling module xil_defaultlib.data_processing
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_wrapper
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Delay
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.SpiCtrl_2
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.OledInit
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_08=256'b0100100001...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_pr...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_pr...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_ge...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_to...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_v8...
Compiling module xil_defaultlib.mem_oled_char_lib_blk_mem_gen_v8...
Compiling module xil_defaultlib.mem_oled_char_lib
Compiling module xil_defaultlib.SpiCtrl
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.OledUser
Compiling module xil_defaultlib.PmodOLEDCtrl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.spi_master
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module xil_defaultlib.spi_wrapper_1x
Compiling module xil_defaultlib.spi_controller
Compiling module xil_defaultlib.fifo_ram
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.fifo_ram_1
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module simprims_ver.XADC(INIT_40=16'b011,INIT_41=16'...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.dbg_pwm_out
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.fpga_top
Compiling module simprims_ver.BUF
Compiling module xil_defaultlib.bfm_i2c_slave(I2C_ADR=7'b1010000...
Compiling module xil_defaultlib.bfm_uart
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_time_synth
