Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Project_Package.vhd" into library work
Parsing package <Project_Package>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\MUX_32x1.vhd" into library work
Parsing entity <MUX_32x1>.
Parsing architecture <Behavioral> of entity <mux_32x1>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Flopr.vhd" into library work
Parsing entity <Flopr>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Decoder_5x32.vhd" into library work
Parsing entity <Decoder_5x32>.
Parsing architecture <Behavioral> of entity <decoder_5x32>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\sl2.vhd" into library work
Parsing entity <sl2>.
Parsing architecture <Behavioral> of entity <sl2>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\signext.vhd" into library work
Parsing entity <signext>.
Parsing architecture <Behavioral> of entity <signext>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" into library work
Parsing entity <Reg>.
Parsing architecture <Behavioral> of entity <reg>.
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 34: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 35: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 36: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 37: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 38: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 39: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 40: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 41: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 42: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 43: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 44: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 45: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 46: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 47: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 48: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 49: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 50: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 51: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 52: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 53: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 54: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 55: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 56: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 57: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 58: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 59: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 60: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 61: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 62: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 63: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 64: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 65: Actual for formal port load is neither a static name nor a globally static expression
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\MUX2x1.vhd" into library work
Parsing entity <MUX2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\datapath_pack.vhd" into library work
Parsing package <datapath_pack>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Datapath.vhd" into library work
Parsing entity <Datapath>.
Parsing architecture <Behavioral> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <Flopr> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sl2> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MUX2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <signext> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder_5x32> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_32x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Datapath>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Datapath.vhd".
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Datapath> synthesized.

Synthesizing Unit <Flopr>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Flopr.vhd".
        n = 32
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Flopr> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Adder.vhd".
        n = 32
    Found 32-bit adder for signal <Y> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <sl2>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\sl2.vhd".
WARNING:Xst:647 - Input <input<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sl2> synthesized.

Synthesizing Unit <MUX2x1_1>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\MUX2x1.vhd".
        n = 32
    Found 1-bit tristate buffer for signal <output<31>> created at line 16
    Found 1-bit tristate buffer for signal <output<30>> created at line 16
    Found 1-bit tristate buffer for signal <output<29>> created at line 16
    Found 1-bit tristate buffer for signal <output<28>> created at line 16
    Found 1-bit tristate buffer for signal <output<27>> created at line 16
    Found 1-bit tristate buffer for signal <output<26>> created at line 16
    Found 1-bit tristate buffer for signal <output<25>> created at line 16
    Found 1-bit tristate buffer for signal <output<24>> created at line 16
    Found 1-bit tristate buffer for signal <output<23>> created at line 16
    Found 1-bit tristate buffer for signal <output<22>> created at line 16
    Found 1-bit tristate buffer for signal <output<21>> created at line 16
    Found 1-bit tristate buffer for signal <output<20>> created at line 16
    Found 1-bit tristate buffer for signal <output<19>> created at line 16
    Found 1-bit tristate buffer for signal <output<18>> created at line 16
    Found 1-bit tristate buffer for signal <output<17>> created at line 16
    Found 1-bit tristate buffer for signal <output<16>> created at line 16
    Found 1-bit tristate buffer for signal <output<15>> created at line 16
    Found 1-bit tristate buffer for signal <output<14>> created at line 16
    Found 1-bit tristate buffer for signal <output<13>> created at line 16
    Found 1-bit tristate buffer for signal <output<12>> created at line 16
    Found 1-bit tristate buffer for signal <output<11>> created at line 16
    Found 1-bit tristate buffer for signal <output<10>> created at line 16
    Found 1-bit tristate buffer for signal <output<9>> created at line 16
    Found 1-bit tristate buffer for signal <output<8>> created at line 16
    Found 1-bit tristate buffer for signal <output<7>> created at line 16
    Found 1-bit tristate buffer for signal <output<6>> created at line 16
    Found 1-bit tristate buffer for signal <output<5>> created at line 16
    Found 1-bit tristate buffer for signal <output<4>> created at line 16
    Found 1-bit tristate buffer for signal <output<3>> created at line 16
    Found 1-bit tristate buffer for signal <output<2>> created at line 16
    Found 1-bit tristate buffer for signal <output<1>> created at line 16
    Found 1-bit tristate buffer for signal <output<0>> created at line 16
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <MUX2x1_1> synthesized.

Synthesizing Unit <MUX2x1_2>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\MUX2x1.vhd".
        n = 5
    Found 1-bit tristate buffer for signal <output<4>> created at line 16
    Found 1-bit tristate buffer for signal <output<3>> created at line 16
    Found 1-bit tristate buffer for signal <output<2>> created at line 16
    Found 1-bit tristate buffer for signal <output<1>> created at line 16
    Found 1-bit tristate buffer for signal <output<0>> created at line 16
    Summary:
	inferred   5 Multiplexer(s).
	inferred   5 Tristate(s).
Unit <MUX2x1_2> synthesized.

Synthesizing Unit <signext>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\signext.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <output<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <signext> synthesized.

Synthesizing Unit <Reg>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Reg.vhd".
    Summary:
	no macro.
Unit <Reg> synthesized.

Synthesizing Unit <Decoder_5x32>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Decoder_5x32.vhd".
    Found 1-bit tristate buffer for signal <Data_Out<31>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<30>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<29>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<28>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<27>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<26>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<25>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<24>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<23>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<22>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<21>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<20>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<19>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<18>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<17>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<16>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<15>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<14>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<13>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<12>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<11>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<10>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<9>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<8>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<7>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<6>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<5>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<4>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<3>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<2>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<1>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<0>> created at line 13
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder_5x32> synthesized.

Synthesizing Unit <MUX_32x1>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\MUX_32x1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Data_Out> created at line 4.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32x1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\ALU.vhd".
    Found 32-bit adder for signal <n0166> created at line 28.
    Found 32-bit adder for signal <tmp_1> created at line 28.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2211_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2215_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2219_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2223_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2227_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2231_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2235_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2239_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2243_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2247_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2251_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2255_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2259_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2263_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2267_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2271_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2275_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2279_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2283_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2287_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2291_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2295_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2299_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2303_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2307_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2311_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2315_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2319_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2323_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2327_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2331_o> created at line 36.
    Found 1-bit 4-to-1 multiplexer for signal <Z_18_o_AA[31]_MUX_2335_o> created at line 36.
    Found 1-bit tristate buffer for signal <result<31>> created at line 36
    Found 1-bit tristate buffer for signal <result<30>> created at line 36
    Found 1-bit tristate buffer for signal <result<29>> created at line 36
    Found 1-bit tristate buffer for signal <result<28>> created at line 36
    Found 1-bit tristate buffer for signal <result<27>> created at line 36
    Found 1-bit tristate buffer for signal <result<26>> created at line 36
    Found 1-bit tristate buffer for signal <result<25>> created at line 36
    Found 1-bit tristate buffer for signal <result<24>> created at line 36
    Found 1-bit tristate buffer for signal <result<23>> created at line 36
    Found 1-bit tristate buffer for signal <result<22>> created at line 36
    Found 1-bit tristate buffer for signal <result<21>> created at line 36
    Found 1-bit tristate buffer for signal <result<20>> created at line 36
    Found 1-bit tristate buffer for signal <result<19>> created at line 36
    Found 1-bit tristate buffer for signal <result<18>> created at line 36
    Found 1-bit tristate buffer for signal <result<17>> created at line 36
    Found 1-bit tristate buffer for signal <result<16>> created at line 36
    Found 1-bit tristate buffer for signal <result<15>> created at line 36
    Found 1-bit tristate buffer for signal <result<14>> created at line 36
    Found 1-bit tristate buffer for signal <result<13>> created at line 36
    Found 1-bit tristate buffer for signal <result<12>> created at line 36
    Found 1-bit tristate buffer for signal <result<11>> created at line 36
    Found 1-bit tristate buffer for signal <result<10>> created at line 36
    Found 1-bit tristate buffer for signal <result<9>> created at line 36
    Found 1-bit tristate buffer for signal <result<8>> created at line 36
    Found 1-bit tristate buffer for signal <result<7>> created at line 36
    Found 1-bit tristate buffer for signal <result<6>> created at line 36
    Found 1-bit tristate buffer for signal <result<5>> created at line 36
    Found 1-bit tristate buffer for signal <result<4>> created at line 36
    Found 1-bit tristate buffer for signal <result<3>> created at line 36
    Found 1-bit tristate buffer for signal <result<2>> created at line 36
    Found 1-bit tristate buffer for signal <result<1>> created at line 36
    Found 1-bit tristate buffer for signal <result<0>> created at line 36
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 175
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
# Tristates                                            : 197
 1-bit tristate buffer                                 : 197

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 175
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Automotive Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    sign_extender/output_31 in unit <Datapath>

WARNING:Xst:2042 - Unit Datapath: 32 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34, N35, N4, N5, N6, N7, N8, N9.
WARNING:Xst:2042 - Unit Decoder_5x32: 32 internal tristates are replaced by logic (pull-up yes): Data_Out<0>, Data_Out<10>, Data_Out<11>, Data_Out<12>, Data_Out<13>, Data_Out<14>, Data_Out<15>, Data_Out<16>, Data_Out<17>, Data_Out<18>, Data_Out<19>, Data_Out<1>, Data_Out<20>, Data_Out<21>, Data_Out<22>, Data_Out<23>, Data_Out<24>, Data_Out<25>, Data_Out<26>, Data_Out<27>, Data_Out<28>, Data_Out<29>, Data_Out<2>, Data_Out<30>, Data_Out<31>, Data_Out<3>, Data_Out<4>, Data_Out<5>, Data_Out<6>, Data_Out<7>, Data_Out<8>, Data_Out<9>.

Optimizing unit <Flopr> ...

Optimizing unit <Datapath> ...

Optimizing unit <Reg> ...

Optimizing unit <Decoder_5x32> ...
WARNING:Xst:1710 - FF/Latch <pcreg/Q_1> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcreg/Q_0> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1054
 Flip-Flops                                            : 1054

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1216
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 30
#      LUT3                        : 6
#      LUT4                        : 102
#      LUT5                        : 73
#      LUT6                        : 760
#      MUXCY                       : 89
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 1055
#      FDC                         : 30
#      FDCE                        : 1024
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 166
#      IBUF                        : 69
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:            1055  out of  126800     0%  
 Number of Slice LUTs:                 1001  out of  63400     1%  
    Number used as Logic:              1001  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1924
   Number with an unused Flip Flop:     869  out of   1924    45%  
   Number with an unused LUT:           923  out of   1924    47%  
   Number of fully used LUT-FF pairs:   132  out of   1924     6%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         173
 Number of bonded IOBs:                 167  out of    210    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 1054  |
N0                                 | NONE(sign_extender/output_31)| 1     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.559ns (Maximum Frequency: 219.354MHz)
   Minimum input arrival time before clock: 4.502ns
   Maximum output required time after clock: 6.585ns
   Maximum combinational path delay: 6.528ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.559ns (frequency: 219.354MHz)
  Total number of paths / destination ports: 1766080 / 1054
-------------------------------------------------------------------------
Delay:               4.559ns (Levels of Logic = 36)
  Source:            Regist/reg_10/Q_0 (FF)
  Destination:       Regist/reg_0/Q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Regist/reg_10/Q_0 to Regist/reg_0/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.621  Regist/reg_10/Q_0 (Regist/reg_10/Q_0)
     LUT6:I2->O            1   0.097   0.616  Regist/MUX_1/Mmux_Data_Out_92 (Regist/MUX_1/Mmux_Data_Out_92)
     LUT6:I2->O            2   0.097   0.444  Regist/MUX_1/Mmux_Data_Out_4 (Regist/MUX_1/Mmux_Data_Out_4)
     LUT4:I2->O            3   0.097   0.351  ALU1/Mmux_AA110 (ALU1/AA<0>)
     MUXCY:DI->O           1   0.337   0.000  ALU1/Madd_tmp_1_Madd_cy<0> (ALU1/Madd_tmp_1_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<1> (ALU1/Madd_tmp_1_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<2> (ALU1/Madd_tmp_1_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<3> (ALU1/Madd_tmp_1_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<4> (ALU1/Madd_tmp_1_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<5> (ALU1/Madd_tmp_1_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<6> (ALU1/Madd_tmp_1_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<7> (ALU1/Madd_tmp_1_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<8> (ALU1/Madd_tmp_1_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<9> (ALU1/Madd_tmp_1_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<10> (ALU1/Madd_tmp_1_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<11> (ALU1/Madd_tmp_1_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<12> (ALU1/Madd_tmp_1_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<13> (ALU1/Madd_tmp_1_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<14> (ALU1/Madd_tmp_1_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<15> (ALU1/Madd_tmp_1_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<16> (ALU1/Madd_tmp_1_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<17> (ALU1/Madd_tmp_1_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<18> (ALU1/Madd_tmp_1_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<19> (ALU1/Madd_tmp_1_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<20> (ALU1/Madd_tmp_1_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<21> (ALU1/Madd_tmp_1_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<22> (ALU1/Madd_tmp_1_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<23> (ALU1/Madd_tmp_1_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<24> (ALU1/Madd_tmp_1_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<25> (ALU1/Madd_tmp_1_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<26> (ALU1/Madd_tmp_1_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<27> (ALU1/Madd_tmp_1_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<28> (ALU1/Madd_tmp_1_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<29> (ALU1/Madd_tmp_1_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<30> (ALU1/Madd_tmp_1_Madd_cy<30>)
     XORCY:CI->O           4   0.370   0.372  ALU1/Madd_tmp_1_Madd_xor<31> (ALU1/tmp_1<31>)
     LUT6:I5->O           32   0.097   0.000  writeenmux/Mmux_Z_10_o_input_0[31]_MUX_34_o11 (write_mux_out<31>)
     FDCE:D                    0.008          Regist/reg_31/Q_31
    ----------------------------------------
    Total                      4.559ns (2.154ns logic, 2.405ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1322428 / 3132
-------------------------------------------------------------------------
Offset:              4.502ns (Levels of Logic = 37)
  Source:            instr<22> (PAD)
  Destination:       Regist/reg_0/Q_0 (FF)
  Destination Clock: clk rising

  Data Path: instr<22> to Regist/reg_0/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.925  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.616  Regist/MUX_1/Mmux_Data_Out_92 (Regist/MUX_1/Mmux_Data_Out_92)
     LUT6:I2->O            2   0.097   0.444  Regist/MUX_1/Mmux_Data_Out_4 (Regist/MUX_1/Mmux_Data_Out_4)
     LUT4:I2->O            3   0.097   0.351  ALU1/Mmux_AA110 (ALU1/AA<0>)
     MUXCY:DI->O           1   0.337   0.000  ALU1/Madd_tmp_1_Madd_cy<0> (ALU1/Madd_tmp_1_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<1> (ALU1/Madd_tmp_1_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<2> (ALU1/Madd_tmp_1_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<3> (ALU1/Madd_tmp_1_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<4> (ALU1/Madd_tmp_1_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<5> (ALU1/Madd_tmp_1_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<6> (ALU1/Madd_tmp_1_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<7> (ALU1/Madd_tmp_1_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<8> (ALU1/Madd_tmp_1_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<9> (ALU1/Madd_tmp_1_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<10> (ALU1/Madd_tmp_1_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<11> (ALU1/Madd_tmp_1_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<12> (ALU1/Madd_tmp_1_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<13> (ALU1/Madd_tmp_1_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<14> (ALU1/Madd_tmp_1_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<15> (ALU1/Madd_tmp_1_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<16> (ALU1/Madd_tmp_1_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<17> (ALU1/Madd_tmp_1_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<18> (ALU1/Madd_tmp_1_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<19> (ALU1/Madd_tmp_1_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<20> (ALU1/Madd_tmp_1_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<21> (ALU1/Madd_tmp_1_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<22> (ALU1/Madd_tmp_1_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<23> (ALU1/Madd_tmp_1_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<24> (ALU1/Madd_tmp_1_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<25> (ALU1/Madd_tmp_1_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<26> (ALU1/Madd_tmp_1_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<27> (ALU1/Madd_tmp_1_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<28> (ALU1/Madd_tmp_1_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<29> (ALU1/Madd_tmp_1_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<30> (ALU1/Madd_tmp_1_Madd_cy<30>)
     XORCY:CI->O           4   0.370   0.372  ALU1/Madd_tmp_1_Madd_xor<31> (ALU1/tmp_1<31>)
     LUT6:I5->O           32   0.097   0.000  writeenmux/Mmux_Z_10_o_input_0[31]_MUX_34_o11 (write_mux_out<31>)
     FDCE:D                    0.008          Regist/reg_31/Q_31
    ----------------------------------------
    Total                      4.502ns (1.794ns logic, 2.708ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 110558 / 95
-------------------------------------------------------------------------
Offset:              6.585ns (Levels of Logic = 11)
  Source:            Regist/reg_10/Q_0 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: Regist/reg_10/Q_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.621  Regist/reg_10/Q_0 (Regist/reg_10/Q_0)
     LUT6:I2->O            1   0.097   0.616  Regist/MUX_1/Mmux_Data_Out_92 (Regist/MUX_1/Mmux_Data_Out_92)
     LUT6:I2->O            2   0.097   0.444  Regist/MUX_1/Mmux_Data_Out_4 (Regist/MUX_1/Mmux_Data_Out_4)
     LUT4:I2->O            3   0.097   0.351  ALU1/Mmux_AA110 (ALU1/AA<0>)
     MUXCY:DI->O           1   0.337   0.000  ALU1/Madd_tmp_1_Madd_cy<0> (ALU1/Madd_tmp_1_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<1> (ALU1/Madd_tmp_1_Madd_cy<1>)
     XORCY:CI->O           2   0.370   0.360  ALU1/Madd_tmp_1_Madd_xor<2> (ALU1/tmp_1<2>)
     LUT5:I4->O            2   0.097   0.758  ALU1/Mmux_Z_18_o_AA[31]_MUX_2327_o11 (aluout_2_OBUF)
     LUT6:I0->O            1   0.097   0.571  ALU1/zflag<31>1 (ALU1/zflag<31>)
     LUT5:I2->O            1   0.097   0.753  ALU1/zflag<31>2 (ALU1/zflag<31>1)
     LUT6:I0->O            1   0.097   0.339  ALU1/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.585ns (1.770ns logic, 4.815ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 81818 / 65
-------------------------------------------------------------------------
Delay:               6.528ns (Levels of Logic = 12)
  Source:            instr<22> (PAD)
  Destination:       zero (PAD)

  Data Path: instr<22> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.925  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.616  Regist/MUX_1/Mmux_Data_Out_92 (Regist/MUX_1/Mmux_Data_Out_92)
     LUT6:I2->O            2   0.097   0.444  Regist/MUX_1/Mmux_Data_Out_4 (Regist/MUX_1/Mmux_Data_Out_4)
     LUT4:I2->O            3   0.097   0.351  ALU1/Mmux_AA110 (ALU1/AA<0>)
     MUXCY:DI->O           1   0.337   0.000  ALU1/Madd_tmp_1_Madd_cy<0> (ALU1/Madd_tmp_1_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_tmp_1_Madd_cy<1> (ALU1/Madd_tmp_1_Madd_cy<1>)
     XORCY:CI->O           2   0.370   0.360  ALU1/Madd_tmp_1_Madd_xor<2> (ALU1/tmp_1<2>)
     LUT5:I4->O            2   0.097   0.758  ALU1/Mmux_Z_18_o_AA[31]_MUX_2327_o11 (aluout_2_OBUF)
     LUT6:I0->O            1   0.097   0.571  ALU1/zflag<31>1 (ALU1/zflag<31>)
     LUT5:I2->O            1   0.097   0.753  ALU1/zflag<31>2 (ALU1/zflag<31>1)
     LUT6:I0->O            1   0.097   0.339  ALU1/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.528ns (1.410ns logic, 5.118ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.559|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.60 secs
 
--> 

Total memory usage is 5004284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    1 (   0 filtered)

