{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653580752947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653580752958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 18:59:12 2022 " "Processing started: Thu May 26 18:59:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653580752958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580752958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580752958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653580753489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653580753489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu_components.vhd 9 4 " "Found 9 design units, including 4 entities, in source file /users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Components " "Found design unit 1: ALU_Components" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplexer2to1-behaviour " "Found design unit 2: multiplexer2to1-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 full_adder-behaviour " "Found design unit 3: full_adder-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 multiplexer4to1-structure " "Found design unit 4: multiplexer4to1-structure" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 multiplexer5to1-behaviour " "Found design unit 5: multiplexer5to1-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1 " "Found entity 1: multiplexer2to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer4to1 " "Found entity 3: multiplexer4to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexer5to1 " "Found entity 4: multiplexer5to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580763860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleBitALU " "Found design unit 1: singleBitALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-structure " "Found design unit 2: ALU-structure" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580763860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu 16 bit/alu_16_bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu 16 bit/alu_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16Bit " "Found design unit 1: ALU16Bit" {  } { { "../ALU 16 Bit/ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_16_Bit-structure " "Found design unit 2: ALU_16_Bit-structure" {  } { { "../ALU 16 Bit/ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16_Bit " "Found entity 1: ALU_16_Bit" {  } { { "../ALU 16 Bit/ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580763876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 8 4 " "Found 8 design units, including 4 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Behavior " "Found design unit 1: Processor-Behavior" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 upcount-Behavior " "Found design unit 2: upcount-Behavior" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dec3to8-Behavior " "Found design unit 3: dec3to8-Behavior" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regn-Behavior " "Found design unit 4: regn-Behavior" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 278 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653580763876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580763876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653580763939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "Processor.vhd" "Tstep" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580763985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "Processor.vhd" "decX" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "Processor.vhd" "reg_0" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:In_reg " "Elaborating entity \"regn\" for hierarchy \"regn:In_reg\"" {  } { { "Processor.vhd" "In_reg" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16_Bit ALU_16_Bit:ALU_Unit " "Elaborating entity \"ALU_16_Bit\" for hierarchy \"ALU_16_Bit:ALU_Unit\"" {  } { { "Processor.vhd" "ALU_Unit" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit " "Elaborating entity \"ALU\" for hierarchy \"ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\"" {  } { { "../ALU 16 Bit/ALU_16_Bit.vhd" "\\ALULoop:0:alu_1_bit" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1 ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|multiplexer2to1:mux1 " "Elaborating entity \"multiplexer2to1\" for hierarchy \"ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|multiplexer2to1:mux1\"" {  } { { "../ALU/ALU.vhd" "mux1" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|full_adder:fadder " "Elaborating entity \"full_adder\" for hierarchy \"ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|full_adder:fadder\"" {  } { { "../ALU/ALU.vhd" "fadder" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer5to1 ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|multiplexer5to1:mux5to1 " "Elaborating entity \"multiplexer5to1\" for hierarchy \"ALU_16_Bit:ALU_Unit\|ALU:\\ALULoop:0:alu_1_bit\|multiplexer5to1:mux5to1\"" {  } { { "../ALU/ALU.vhd" "mux5to1" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580764095 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "resetn " "Inserted always-enabled tri-state buffer between \"resetn\" and its non-tri-state driver." {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653580765095 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1653580765095 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "resetn " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"resetn\" is moved to its source" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653580765095 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1653580765095 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "resetn~synth " "Node \"resetn~synth\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/processor/Processor.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653580765282 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653580765282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653580765360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653580766611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653580766611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653580766814 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653580766814 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653580766814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "414 " "Implemented 414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653580766814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653580766814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653580766845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 18:59:26 2022 " "Processing ended: Thu May 26 18:59:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653580766845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653580766845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653580766845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653580766845 ""}
