#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Aug 30 01:45:02 2025
# Process ID         : 22667
# Current directory  : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project
# Command line       : vivado -mode batch -source ../scripts/create_project.tcl -log create_project.log
# Log file           : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/create_project.log
# Journal file       : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/vivado.jou
# Running On         : fedora
# Platform           : Fedora
# Operating System   : Fedora release 42 (Adams)
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4397.288 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16120 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24710 MB
# Available Virtual  : 18573 MB
#-----------------------------------------------------------
source ../scripts/create_project.tcl
# set project_name "iot_sensor_controller"
# set project_dir "."
# set top_module "iot_sensor_controller" 
# set testbench_top "tb_iot_sensor_controller"
# create_project $project_name $project_dir -part xc7a35tcpg236-1 -force
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# set_property default_lib xil_defaultlib [current_project]
# puts "📦 Adding RTL source files..."
📦 Adding RTL source files...
# proc add_file_if_exists {file_path} {
#     if {[file exists $file_path]} {
#         add_files -norecurse $file_path
#         puts "✅ Added: $file_path"
#         return 1
#     } else {
#         puts "⚠️  WARNING: File not found: $file_path"
#         return 0
#     }
# }
# set rtl_files [list \
#     "../rtl/common/iot_sensor_pkg.sv" \
#     "../rtl/common/sync_fifo.sv" \
#     "../rtl/common/priority_arbiter.sv" \
#     "../rtl/sensor_interfaces/i2c_master.sv" \
#     "../rtl/sensor_interfaces/spi_master.sv" \
#     "../rtl/sensor_interfaces/temperature_sensor_interface.sv" \
#     "../rtl/sensor_interfaces/humidity_sensor_interface.sv" \
#     "../rtl/sensor_interfaces/motion_sensor_interface.sv" \
#     "../rtl/packet_framer/serial_transmitter.sv" \
#     "../rtl/packet_framer/packet_framer.sv" \
#     "../rtl/power_controller/power_controller.sv" \
#     "../rtl/iot_sensor_controller.sv" \
# ]
# set files_added 0
# foreach file $rtl_files {
#     if {[add_file_if_exists $file]} {
#         incr files_added
#     }
# }
✅ Added: ../rtl/common/iot_sensor_pkg.sv
✅ Added: ../rtl/common/sync_fifo.sv
✅ Added: ../rtl/common/priority_arbiter.sv
✅ Added: ../rtl/sensor_interfaces/i2c_master.sv
✅ Added: ../rtl/sensor_interfaces/spi_master.sv
✅ Added: ../rtl/sensor_interfaces/temperature_sensor_interface.sv
✅ Added: ../rtl/sensor_interfaces/humidity_sensor_interface.sv
✅ Added: ../rtl/sensor_interfaces/motion_sensor_interface.sv
✅ Added: ../rtl/packet_framer/serial_transmitter.sv
✅ Added: ../rtl/packet_framer/packet_framer.sv
✅ Added: ../rtl/power_controller/power_controller.sv
✅ Added: ../rtl/iot_sensor_controller.sv
# puts "📊 Added $files_added RTL files successfully"
📊 Added 12 RTL files successfully
# set all_files [get_files -filter {FILE_TYPE == "Verilog" || FILE_TYPE == "SystemVerilog"}]
# set sv_files {}
# foreach file $all_files {
#     if {[file extension $file] == ".sv"} {
#         lappend sv_files $file
#     }
# }
# if {[llength $sv_files] > 0} {
#     set_property file_type SystemVerilog $sv_files
#     puts "🔧 Set [llength $sv_files] files to SystemVerilog type"
# }
🔧 Set 12 files to SystemVerilog type
# set_property top $top_module [current_fileset]
# puts "🎯 Set top module: $top_module"
🎯 Set top module: iot_sensor_controller
# update_compile_order -fileset sources_1
# puts "📋 Updated compile order"
📋 Updated compile order
# puts "🧪 Creating simulation filesets..."
🧪 Creating simulation filesets...
# if {[file exists "../testbench/integration_tests/tb_iot_sensor_controller.sv"]} {
#     create_fileset -simset integration_tests
#     current_fileset -simset integration_tests
#     add_files -fileset integration_tests -norecurse "../testbench/integration_tests/tb_iot_sensor_controller.sv"
# 
#     # Set testbench top
#     set_property top $testbench_top [get_filesets integration_tests]
#     set_property top_lib xil_defaultlib [get_filesets integration_tests]
#     puts "✅ Created integration_tests simulation set"
# } else {
#     puts "⚠️  Integration testbench not found"
# }
✅ Created integration_tests simulation set
# if {[file exists "../testbench/unit_tests/tb_sync_fifo.sv"]} {
#     create_fileset -simset unit_tests
#     current_fileset -simset unit_tests
#     add_files -fileset unit_tests -norecurse "../testbench/unit_tests/tb_sync_fifo.sv"
# 
#     set_property top "tb_sync_fifo" [get_filesets unit_tests]
#     set_property top_lib xil_defaultlib [get_filesets unit_tests]
#     puts "✅ Created unit_tests simulation set"
# } else {
#     puts "⚠️  Unit testbench not found"
# }
✅ Created unit_tests simulation set
# set sim_filesets [get_filesets -filter {FILESET_TYPE == SimulationSrcs}]
# foreach simset $sim_filesets {
#     # Set runtime and logging
#     set_property -name {xsim.simulate.runtime} -value {100ms} -objects $simset
#     set_property -name {xsim.simulate.log_all_signals} -value {true} -objects $simset
# 
#     # Enable incremental compilation for faster turnaround
#     set_property -name {xsim.compile.incremental} -value {true} -objects $simset
# 
#     # Set SystemVerilog for testbench files
#     set sim_files [get_files -of_objects $simset]
#     foreach file $sim_files {
#         if {[file extension $file] == ".sv"} {
#             set_property file_type SystemVerilog $file
#         }
#     }
# 
#     # Update compile order
#     current_fileset -simset $simset
#     update_compile_order -fileset $simset
# 
#     puts "🔧 Configured simulation properties for: $simset"
# }
WARNING: [Vivado 12-818] No files matched '*'
🔧 Configured simulation properties for: sim_1
🔧 Configured simulation properties for: integration_tests
🔧 Configured simulation properties for: unit_tests
# puts "💾 Saving project..."
💾 Saving project...
# puts ""

# puts "🎉 PROJECT CREATION COMPLETED SUCCESSFULLY!"
🎉 PROJECT CREATION COMPLETED SUCCESSFULLY!
# puts "📊 Project Summary:"
📊 Project Summary:
# puts "   - Project name: $project_name"
   - Project name: iot_sensor_controller
# puts "   - Top module: $top_module"  
   - Top module: iot_sensor_controller
# puts "   - RTL files: $files_added"
   - RTL files: 12
# puts "   - Simulation sets: [llength $sim_filesets]"
   - Simulation sets: 3
# puts ""

# puts "✅ Ready to run simulations!"
✅ Ready to run simulations!
# puts "   Use: launch_simulation -simset integration_tests"
   Use: launch_simulation -simset integration_tests
# puts "   Or:  launch_simulation -simset unit_tests"
   Or:  launch_simulation -simset unit_tests
INFO: [Common 17-206] Exiting Vivado at Sat Aug 30 01:45:11 2025...
