# IHP SG13G2 PDK Test Sets - Organization Summary

## Test Set Classification

The test files have been organized into **4 complexity levels** to provide systematic validation of the GDSII-to-STEP converter:

## ğŸ“ Directory Structure

```
pdk_test_sets/
â”œâ”€â”€ basic/                     # Level 1: Simple single-layer structures
â”‚   â”œâ”€â”€ res_metal1.gds         # 1.1 KB - Metal1 resistor
â”‚   â”œâ”€â”€ res_metal3.gds         # 1.1 KB - Metal3 resistor  
â”‚   â””â”€â”€ res_topmetal1.gds      # 1.1 KB - TopMetal1 resistor
â”‚
â”œâ”€â”€ intermediate/              # Level 2: Multi-layer devices
â”‚   â”œâ”€â”€ sg13_lv_nmos.gds       # 76 KB - LV NMOS transistor
â”‚   â”œâ”€â”€ sg13_hv_pmos.gds       # 6.5 KB - HV PMOS transistor
â”‚   â””â”€â”€ cap_cmim.gds           # 614 KB - MIM capacitor
â”‚
â”œâ”€â”€ complex/                   # Level 3: Full devices with advanced geometries
â”‚   â”œâ”€â”€ npn13G2.gds            # 21 KB - NPN bipolar transistor
â”‚   â”œâ”€â”€ inductor.gds           # 77 KB - Spiral inductor
â”‚   â””â”€â”€ rfnmos.gds             # 171 KB - RF NMOS transistor
â”‚
â”œâ”€â”€ comprehensive/             # Level 4: Complete PDK device range
â”‚   â”œâ”€â”€ cap_cmim.gds           # 614 KB - MIM capacitor
â”‚   â”œâ”€â”€ diodevdd_2kv.gds       # 579 KB - ESD diode 2kV
â”‚   â”œâ”€â”€ diodevdd_4kv.gds       # 386 KB - ESD diode 4kV  
â”‚   â”œâ”€â”€ diodevss_2kv.gds       # 248 KB - ESD diode SS 2kV
â”‚   â”œâ”€â”€ idiodevdd_2kv.gds      # 248 KB - Isolated ESD diode 2kV
â”‚   â”œâ”€â”€ idiodevss_2kv.gds      # 248 KB - Isolated ESD diode SS 2kV
â”‚   â”œâ”€â”€ idiodevss_4kv.gds      # 386 KB - Isolated ESD diode SS 4kV
â”‚   â”œâ”€â”€ nmoscl_2.gds           # 619 KB - NMOS clamp 2V
â”‚   â”œâ”€â”€ nmoscl_4.gds           # 1.3 MB - NMOS clamp 4V
â”‚   â”œâ”€â”€ npn13G2.gds            # 21 KB - NPN transistor
â”‚   â”œâ”€â”€ npn13G2l.gds           # 189 KB - NPN transistor large
â”‚   â”œâ”€â”€ npn13G2v.gds           # 322 KB - NPN transistor variant
â”‚   â”œâ”€â”€ pnpMPA.gds             # 3.2 MB - PNP multi-port amplifier
â”‚   â”œâ”€â”€ rfcmim.gds             # 5.6 MB - RF MIM capacitor
â”‚   â””â”€â”€ sg13_hv_svaricap.gds   # 22 KB - HV varactor
â”‚
â””â”€â”€ README_PDK_Test_Sets.md    # Comprehensive documentation
```

## ğŸ¯ Test Complexity Progression

| Level | Files | Size Range | Layers | Processing Time | Purpose |
|-------|-------|------------|--------|-----------------|---------|
| **Basic** | 3 | 1.1 KB | 1-2 | < 0.1 sec | Single-layer validation |
| **Intermediate** | 3 | 6.5-614 KB | 3-8 | 0.1-1.0 sec | Multi-layer devices |
| **Complex** | 3 | 21-171 KB | 8-15 | 1-5 sec | Full devices, advanced geometry |
| **Comprehensive** | 15 | 21 KB-5.6 MB | 1-20+ | 0.1-10+ sec | Complete PDK coverage |

## ğŸ“Š Device Type Coverage

### Device Categories Included:

1. **Passive Components**:
   - âœ“ Metal resistors (3 different layers)
   - âœ“ MIM capacitors (standard and RF)
   - âœ“ Spiral inductors
   - âœ“ Varactors

2. **Active Devices**:
   - âœ“ NMOS transistors (LV and HV)
   - âœ“ PMOS transistors (HV)
   - âœ“ RF MOSFET devices
   - âœ“ Bipolar transistors (NPN variants)
   - âœ“ PNP multi-port devices

3. **Protection Devices**:
   - âœ“ ESD diodes (multiple voltage ratings)
   - âœ“ NMOS clamp structures
   - âœ“ Isolated protection devices

## ğŸ”§ Layer Stack Coverage

### Metal Layers Tested:
- **Metal1** (8/0) - First routing layer
- **Metal2** (10/0) - Second routing layer  
- **Metal3** (30/0) - Third routing layer
- **Metal4** (50/0) - Fourth routing layer
- **Metal5** (67/0) - Fifth routing layer
- **TopMetal1** (126/0) - First thick metal
- **TopMetal2** (134/0) - Second thick metal (bondpads)

### Device Layers Tested:
- **Activ** (1/0) - Active device areas
- **GatPoly** (5/0) - Gate polysilicon
- **NWell** (31/0) - N-well implant
- **Cont** (6/0) - Contact layer
- **Via1-4** (19/0, 29/0, 49/0, 66/0) - Metal interconnect vias
- **TopVia1-2** (125/0, 133/0) - Thick metal vias

## ğŸš€ Usage Workflow

### 1. Development Phase
```matlab
% Start with basic tests for quick validation
cd Export/
test_basic_only = true;
if test_basic_only
    cfg = gds_read_layer_config('tests/fixtures/ihp_sg13g2/layer_config_ihp_sg13g2_accurate.json');
    basic_files = dir('tests/fixtures/ihp_sg13g2/pdk_test_sets/basic/*.gds');
    % Process basic_files...
end
```

### 2. Integration Testing
```matlab
% Run intermediate and complex sets
test_ihp_sg13g2_pdk_sets();  % Full comprehensive suite
```

### 3. Performance Validation
```matlab
% Focus on comprehensive set for stress testing
comprehensive_files = dir('tests/fixtures/ihp_sg13g2/pdk_test_sets/comprehensive/*.gds');
% Benchmark large files...
```

## ğŸ“ˆ Expected Performance Benchmarks

Based on system specifications and file complexity:

### Basic Set (3 files):
- **Total runtime**: ~0.3 seconds
- **Memory usage**: < 50 MB
- **Success rate**: 100%

### Intermediate Set (3 files):
- **Total runtime**: ~2-5 seconds  
- **Memory usage**: < 200 MB
- **Success rate**: 95-100%

### Complex Set (3 files):
- **Total runtime**: ~10-20 seconds
- **Memory usage**: < 500 MB  
- **Success rate**: 90-100%

### Comprehensive Set (15 files):
- **Total runtime**: ~60-300 seconds
- **Memory usage**: < 2 GB
- **Success rate**: 85-95%

## ğŸ” Validation Strategy

### Phase 1: Functional Validation (Basic â†’ Intermediate)
- Verify core layer extraction works
- Test multi-layer assembly
- Validate STL output format

### Phase 2: Complexity Validation (Complex)
- Handle advanced geometries
- Test curved/spiral structures  
- Verify via stack alignment

### Phase 3: Scale Validation (Comprehensive)
- Process large files efficiently
- Handle memory constraints
- Test diverse device types

### Phase 4: Performance Optimization
- Benchmark processing times
- Identify bottlenecks
- Optimize memory usage

## ğŸ“‹ Test Execution Checklist

- [ ] **Environment Setup**
  - [ ] Octave/MATLAB installed
  - [ ] GDSII toolbox paths configured
  - [ ] Test files accessible

- [ ] **Basic Validation**
  - [ ] All 3 basic files process successfully
  - [ ] STL outputs generated
  - [ ] Layer heights correct

- [ ] **Intermediate Validation**  
  - [ ] Multi-layer devices assemble properly
  - [ ] Contact/via placement accurate
  - [ ] Processing time acceptable

- [ ] **Complex Validation**
  - [ ] Advanced geometries handled
  - [ ] Curved structures processed
  - [ ] Full device stacks complete

- [ ] **Comprehensive Validation**
  - [ ] All device types supported
  - [ ] Large files process without errors
  - [ ] Performance benchmarks met

## ğŸ¯ Success Criteria

### Minimum Requirements:
- âœ“ Basic set: 100% success rate
- âœ“ Intermediate set: 90% success rate  
- âœ“ Complex set: 80% success rate
- âœ“ Comprehensive set: 70% success rate

### Quality Requirements:
- âœ“ Generated STL files are valid
- âœ“ Layer heights match configuration
- âœ“ No memory leaks or crashes
- âœ“ Processing time within reasonable bounds

---

**Generated**: 2025-10-04  
**Source**: IHP-Open-PDK /AI/PDK/IHP-Open-PDK/  
**Total Test Files**: 24 GDS files  
**Total Test Cases**: 48 (with 2 configurations)