module main (
    CLK     : input  logic   ,
    RST     : input  logic   ,
    KEY     : input  logic<3>,
    GPIO_0_1: input  logic   , // RX
    GPIO_0_3: input  logic   , // CTS
    GPIO_0_0: output logic   , // TX
    GPIO_0_2: output logic   , // RTS
) {
    var CTS: logic     = GPIO_0_3;
    var a  : logic<8> ;
    var x  : logic<8> ;
    var y  : logic<8> ;
    var pc : logic<16>;

    var mode               : ModePkg::CpuMode;
    var mode_handler_en    : logic            = (mode == ModePkg::CpuMode::nop);
    var mode_handler_rts   : logic           ;
    var mode_handler_busy  : logic           ;
    var mode_handler_finish: logic           ;
    inst mode_handler: ModeHandler (
        CLK                         ,
        RST                         ,
        EN     : mode_handler_en    ,
        DATA_IN: GPIO_0_1           ,
        mode                        ,
        RTS    : mode_handler_rts   ,
        busy   : mode_handler_busy  ,
        finish : mode_handler_finish,
    );

    var callback_read_enable : logic<8> = (mode == ModePkg::CpuMode::callback) && ~callback_tx_busy && ~callback_finish;
    var callback_finish      : logic   ;
    var callback_return_value: int     ;
    var callback_read_rx_busy: int     ;
    inst callback_read_rx: uarty::Rx (
        CLK                            ,
        RST                            ,
        DATA_IN : GPIO_0_1             ,
        RE      : callback_read_enable ,
        data_out: callback_return_value,
        busy    : callback_read_rx_busy,
        finish  : callback_finish      ,
    );
    var callback_tx_enable: logic = (mode == ModePkg::CpuMode::callback) && ~callback_read_rx_busy && ~callback_tx_finish;
    var callback_tx_out   : logic;
    var callback_tx_busy  : logic;
    var callback_tx_finish: logic;
    inst callback_tx: uarty::Tx (
        CLK                            ,
        RST                            ,
        WE      : callback_tx_enable   ,
        DATA_IN : callback_return_value,
        data_out: callback_tx_out      ,
        busy    : callback_tx_busy     ,
        finish  : callback_tx_finish   ,
    );

    var sequence_count_read_rx_enable: logic    = mode == ModePkg::CpuMode::sequence && ~write_busy;
    var sequence_args_count          : logic<8>;
    var sequence_count_read_rx_busy  : logic   ;
    var sequence_finish              : logic   ;
    inst sequence_count_read_rx: uarty::Rx (
        CLK                                    ,
        RST                                    ,
        DATA_IN : GPIO_0_1                     ,
        RE      : sequence_count_read_rx_enable,
        data_out: sequence_args_count          ,
        busy    : sequence_count_read_rx_busy  ,
        finish  : sequence_finish              ,
    );

    var debug_enable    : logic    = (mode == ModePkg::CpuMode::debug) && ~write_busy;
    var debug_busy      : logic   ;
    var addr_low        : logic<8>;
    var addr_high       : logic<8>;
    var debug_tx_en     : logic   ;
    var memory_addr_low : logic<8>;
    var memory_addr_high: logic<8>;
    var debug_rts       : logic   ;
    inst debug: Debug (
        CLK                                           ,
        RST                                           ,
        DATA_IN           : GPIO_0_1                  ,
        EN                : debug_enable              ,
        memory_read_finish: memory_addr_high_tx_finish,
        tx_finish                                     ,
        addr_low                                      ,
        addr_high                                     ,
        busy              : debug_busy                ,
        WE                : debug_tx_en               ,
        RTS               : debug_rts                 ,
        memory_addr_low                               ,
        memory_addr_high                              ,
        a                                             ,
        x                                             ,
        y                                             ,
        pc                                            ,
    );

    var addr_low_tx_out   : logic;
    var addr_low_tx_busy  : logic;
    var addr_low_tx_finish: logic;
    var addr_low_tx_enable: logic = if ~debug_busy && ~addr_low_tx_finish && ~CTS {
        1
    } else {
        0
    };
    inst addr_low_tx: uarty::Tx (
        CLK                         ,
        RST                         ,
        WE      : addr_low_tx_enable,
        DATA_IN : addr_low          ,
        data_out: addr_low_tx_out   ,
        busy    : addr_low_tx_busy  ,
        finish  : addr_low_tx_finish,
    );

    var addr_high_tx_out   : logic;
    var addr_high_tx_busy  : logic;
    var addr_high_tx_finish: logic;
    var addr_high_tx_enable: logic = if ~debug_busy && addr_low_tx_finish && ~addr_high_tx_finish && ~CTS {
        1
    } else {
        0
    };
    inst addr_high_tx: uarty::Tx (
        CLK                          ,
        RST                          ,
        WE      : addr_high_tx_enable,
        DATA_IN : addr_high          ,
        data_out: addr_high_tx_out   ,
        busy    : addr_high_tx_busy  ,
        finish  : addr_high_tx_finish,
    );

    var memory_addr_low_tx_out   : logic;
    var memory_addr_low_tx_busy  : logic;
    var memory_addr_low_tx_finish: logic;
    var memory_addr_low_tx_enable: logic = if debug_tx_en && ~memory_addr_low_tx_finish && ~CTS {
        1
    } else {
        0
    };
    inst memory_addr_low_tx: uarty::Tx (
        CLK                                ,
        RST                                ,
        WE      : memory_addr_low_tx_enable,
        DATA_IN : memory_addr_low          ,
        data_out: memory_addr_low_tx_out   ,
        busy    : memory_addr_low_tx_busy  ,
        finish  : memory_addr_low_tx_finish,
    );

    var memory_addr_high_tx_out   : logic;
    var memory_addr_high_tx_busy  : logic;
    var memory_addr_high_tx_finish: logic;
    var memory_addr_high_tx_enable: logic = if debug_tx_en && memory_addr_low_tx_finish && ~memory_addr_high_tx_finish && ~CTS {
        1
    } else {
        0
    };
    inst memory_addr_high_tx: uarty::Tx (
        CLK                                 ,
        RST                                 ,
        WE      : memory_addr_high_tx_enable,
        DATA_IN : memory_addr_high          ,
        data_out: memory_addr_high_tx_out   ,
        busy    : memory_addr_high_tx_busy  ,
        finish  : memory_addr_high_tx_finish,
    );

    var write_busy: logic = callback_tx_busy;
    assign GPIO_0_0   = if mode == ModePkg::CpuMode::callback {
        callback_tx_out
    } else if mode == ModePkg::CpuMode::debug {
        if addr_low_tx_enable {
            addr_low_tx_out
        } else if addr_high_tx_enable {
            addr_high_tx_out
        } else if memory_addr_low_tx_enable {
            memory_addr_low_tx_out
        } else if memory_addr_high_tx_enable {
            memory_addr_high_tx_out
        } else {
            1
        }
    } else {
        1
    };

    assign GPIO_0_2 = if mode_handler_busy {
        mode_handler_rts
    } else if debug_busy {
        debug_rts
    } else {
        1
    };
}
