<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 256 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper dut_RAM_8X32_1</message_text>
		<source_path>dut.cc</source_path>
		<source_line>65</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<resource>
		<res_id>30</res_id>
		<opcode>31</opcode>
		<opcode>32</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>dut_RAM_8X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.1936</delay>
		<module_name>dut_Add_3Ux2S_5S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>44.2377</unit_area>
		<comb_area>44.2377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.2490</delay>
		<module_name>dut_LessThan_5Sx5S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>29.7540</unit_area>
		<comb_area>29.7540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.3057</delay>
		<module_name>dut_LessThan_32Ux32U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>189.1260</unit_area>
		<comb_area>189.1260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Mux_3_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>35.2431</unit_area>
		<comb_area>35.2431</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.3928</delay>
		<module_name>dut_Add_32Sx2S_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>538.6158</unit_area>
		<comb_area>538.6158</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.3551</delay>
		<module_name>dut_LessThan_33Sx33S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>202.1220</unit_area>
		<comb_area>202.1220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.2490</delay>
		<module_name>dut_LessThan_5Sx4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>29.7540</unit_area>
		<comb_area>29.7540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>5802</id>
			<opcode>32</opcode>
			<source_loc>15236</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5803</id>
			<opcode>32</opcode>
			<source_loc>15239</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5804</id>
			<opcode>32</opcode>
			<source_loc>15242</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5805</id>
			<opcode>32</opcode>
			<source_loc>15245</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5806</id>
			<opcode>32</opcode>
			<source_loc>15248</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5807</id>
			<opcode>32</opcode>
			<source_loc>15251</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5808</id>
			<opcode>32</opcode>
			<source_loc>15254</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5809</id>
			<opcode>32</opcode>
			<source_loc>15257</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5761</id>
			<opcode>17</opcode>
			<source_loc>2644</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5763</id>
			<opcode>18</opcode>
			<source_loc>2647</source_loc>
			<port>
				<name>in2</name>
				<datatype W="5">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="5">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5810</id>
			<opcode>31</opcode>
			<source_loc>15268</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5811</id>
			<opcode>31</opcode>
			<source_loc>15271</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5766</id>
			<opcode>19</opcode>
			<source_loc>2724</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5767</id>
			<opcode>21</opcode>
			<source_loc>16060</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5768</id>
			<opcode>22</opcode>
			<source_loc>2658</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5769</id>
			<opcode>20</opcode>
			<source_loc>2647</source_loc>
			<port>
				<name>in2</name>
				<datatype W="33">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="33">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5812</id>
			<opcode>31</opcode>
			<source_loc>15279</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5813</id>
			<opcode>31</opcode>
			<source_loc>15285</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5814</id>
			<opcode>32</opcode>
			<source_loc>15282</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5815</id>
			<opcode>32</opcode>
			<source_loc>15288</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5772</id>
			<opcode>17</opcode>
			<source_loc>2676</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5773</id>
			<opcode>24</opcode>
			<source_loc>2638</source_loc>
			<port>
				<name>in2</name>
				<datatype W="5">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5816</id>
			<opcode>31</opcode>
			<source_loc>15294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5817</id>
			<opcode>31</opcode>
			<source_loc>15297</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5818</id>
			<opcode>31</opcode>
			<source_loc>15300</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5819</id>
			<opcode>31</opcode>
			<source_loc>15303</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5820</id>
			<opcode>31</opcode>
			<source_loc>15306</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5821</id>
			<opcode>31</opcode>
			<source_loc>15309</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5822</id>
			<opcode>31</opcode>
			<source_loc>15312</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5823</id>
			<opcode>31</opcode>
			<source_loc>15315</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>24</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>dut_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5825</id>
			<opcode>25</opcode>
			<source_loc>10915,10914,10913,10912,16061,10944,10945,10946,10948,10947,6128,10942,10975,10978,10977,10976,10974,10987,10988,10990,10989</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>25</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5826</id>
			<opcode>26</opcode>
			<source_loc>16063</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>26</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5827</id>
			<opcode>27</opcode>
			<source_loc>9864</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5828</id>
			<opcode>26</opcode>
			<source_loc>16064</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>27</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5829</id>
			<opcode>28</opcode>
			<source_loc>8713</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5830</id>
			<opcode>27</opcode>
			<source_loc>8217</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>28</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5831</id>
			<opcode>29</opcode>
			<source_loc>8066</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>29</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5832</id>
			<opcode>30</opcode>
			<source_loc>7418</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5835</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10868,10868</sub_loc>
	</source_loc>
	<source_loc>
		<id>5836</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13093</opcode>
		<sub_loc>10868,10868</sub_loc>
	</source_loc>
	<source_loc>
		<id>5838</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15816</sub_loc>
	</source_loc>
	<source_loc>
		<id>5837</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15816</sub_loc>
	</source_loc>
	<source_loc>
		<id>5840</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10868</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>11</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5850</id>
			<opcode>12</opcode>
			<source_loc>16063</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5843</id>
			<source_loc>10840</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5844</id>
			<source_loc>15816</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5845</id>
			<source_loc>5840</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5846</id>
			<source_loc>10854</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5847</id>
			<source_loc>10865</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5848</id>
			<source_loc>5826</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_1_4_1</instance_name>
			<opcode>12</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5849</id>
			<source_loc>5836</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5847</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5846</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10868</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5849</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5839</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5843</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5857</id>
			<source_loc>5843</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5858</id>
			<source_loc>5849</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>29</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>15596</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>29</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6129</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5860</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8053</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5861</id>
			<source_loc>8050</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5862</id>
			<source_loc>8054</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5863</id>
			<source_loc>5860</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5863</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5862</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5861</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5867</id>
			<source_loc>5861</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5868</id>
			<source_loc>5863</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>57</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>15607</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>57</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6141</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5872</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10988</sub_loc>
	</source_loc>
	<source_loc>
		<id>5873</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10988</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>5874</id>
			<source_loc>16061</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5875</id>
			<source_loc>10945</source_loc>
			<order>2</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5876</id>
			<source_loc>10946</source_loc>
			<order>3</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5877</id>
			<source_loc>5825</source_loc>
			<order>4</order>
			<instance_name>dut_gen_busy_r_1_2</instance_name>
			<opcode>25</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>16</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5878</id>
			<source_loc>10944</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>din.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>17</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5879</id>
			<source_loc>10975</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>din.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>18</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5880</id>
			<source_loc>5872</source_loc>
			<order>7</order>
			<sig_name>gen_busy_din_m_data_is_invalid_next</sig_name>
			<label>din.m_data_is_invalid:gen_busy_din_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>19</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_din_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5881</id>
			<source_loc>10962</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5882</id>
			<source_loc>10965</source_loc>
			<order>9</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5883</id>
			<source_loc>10985</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5884</id>
			<source_loc>5873</source_loc>
			<order>11</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5875</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5884</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5876</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5884</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5875</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5883</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5876</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5883</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5875</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5882</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5876</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5882</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5875</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5881</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5876</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5881</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>6</state>
				<source_loc>5874</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5881</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>6</state>
				<source_loc>5874</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5882</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>26</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>15595</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>26</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6128</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5890</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9197,9197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5891</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13092</opcode>
		<sub_loc>9197,9197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5893</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15958</sub_loc>
	</source_loc>
	<source_loc>
		<id>5892</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15958</sub_loc>
	</source_loc>
	<source_loc>
		<id>5895</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9197</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5906</id>
			<opcode>12</opcode>
			<source_loc>16064</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>5899</id>
			<source_loc>9187</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5900</id>
			<source_loc>15958</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5901</id>
			<source_loc>5895</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5902</id>
			<source_loc>9194</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5903</id>
			<source_loc>9198</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5904</id>
			<source_loc>5828</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_1_4_3</instance_name>
			<opcode>12</opcode>
			<label>MUX(2)</label>
			<op>
				<id>32</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3056000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5905</id>
			<source_loc>5891</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5902</source_loc>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5903</source_loc>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9197</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5905</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5894</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5899</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>5911</id>
			<source_loc>5899</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5912</id>
			<source_loc>5905</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>43</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>15601</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>43</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6134</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5914</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8058,8058</sub_loc>
	</source_loc>
	<source_loc>
		<id>5915</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13119</opcode>
		<sub_loc>8058,8058</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5918</id>
			<source_loc>8064</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5919</id>
			<source_loc>8065</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5920</id>
			<source_loc>5831</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>29</opcode>
			<label>^</label>
			<op>
				<id>39</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5921</id>
			<source_loc>5915</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5919</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5921</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5918</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5921</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5919</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5918</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>54</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>15606</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>54</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6140</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5924</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8710,8710</sub_loc>
	</source_loc>
	<source_loc>
		<id>5925</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12983</opcode>
		<sub_loc>8710,8710</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>13</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5928</id>
			<source_loc>8711</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5929</id>
			<source_loc>8712</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>44</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5930</id>
			<source_loc>5829</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>28</opcode>
			<label>|</label>
			<op>
				<id>45</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5931</id>
			<source_loc>5925</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5929</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5929</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5931</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5928</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5931</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5928</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>15602</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6135</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5939</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8216</sub_loc>
	</source_loc>
	<source_loc>
		<id>5937</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8214,8214</sub_loc>
	</source_loc>
	<source_loc>
		<id>5938</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13078</opcode>
		<sub_loc>8214,8214</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>5941</id>
			<source_loc>5939</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5942</id>
			<source_loc>8215</source_loc>
			<order>2</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5943</id>
			<source_loc>5830</source_loc>
			<order>3</order>
			<instance_name>dut_And_1Ux1U_1U_1_6</instance_name>
			<opcode>27</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5944</id>
			<source_loc>5938</source_loc>
			<order>4</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5942</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8216</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8216</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5944</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5942</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5944</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>15604</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6137</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5949</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8698</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>5950</id>
			<source_loc>8691</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5951</id>
			<source_loc>8699</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5952</id>
			<source_loc>5949</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7000</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>5951</source_loc>
			</path_node>
			<delay>9.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5952</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5950</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>5954</id>
			<source_loc>5950</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5955</id>
			<source_loc>5952</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>48</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>15603</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>48</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6136</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5956</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7416,7416</sub_loc>
	</source_loc>
	<source_loc>
		<id>5957</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13090</opcode>
		<sub_loc>7416,7416</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5959</id>
			<source_loc>7417</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5960</id>
			<source_loc>5832</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_1_7</instance_name>
			<opcode>30</opcode>
			<label>!</label>
			<op>
				<id>59</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5961</id>
			<source_loc>5957</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5959</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5961</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5959</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>62</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>15609</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>62</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6143</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5591</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15434,12118</sub_loc>
	</source_loc>
	<source_loc>
		<id>5592</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15438,12129</sub_loc>
	</source_loc>
	<source_loc>
		<id>5593</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15439,12163</sub_loc>
	</source_loc>
	<source_loc>
		<id>5990</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2569,2594</sub_loc>
	</source_loc>
	<source_loc>
		<id>5992</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5990</sub_loc>
	</source_loc>
	<source_loc>
		<id>5991</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5990</sub_loc>
	</source_loc>
	<source_loc>
		<id>5596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15434,12238</sub_loc>
	</source_loc>
	<source_loc>
		<id>5964</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4584,15643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5965</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>977,5964</sub_loc>
	</source_loc>
	<source_loc>
		<id>5598</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2744,15643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5600</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15434,12327</sub_loc>
	</source_loc>
	<source_loc>
		<id>5581</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15406,12549</sub_loc>
	</source_loc>
	<source_loc>
		<id>5582</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15405,12552</sub_loc>
	</source_loc>
	<source_loc>
		<id>5583</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15404,12555</sub_loc>
	</source_loc>
	<source_loc>
		<id>5584</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15403,12558</sub_loc>
	</source_loc>
	<source_loc>
		<id>5585</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15402,12561</sub_loc>
	</source_loc>
	<source_loc>
		<id>5586</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15401,12564</sub_loc>
	</source_loc>
	<source_loc>
		<id>5587</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15400,12567</sub_loc>
	</source_loc>
	<source_loc>
		<id>5588</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15399,12570</sub_loc>
	</source_loc>
	<source_loc>
		<id>5982</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2569,2673</sub_loc>
	</source_loc>
	<source_loc>
		<id>5984</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5982</sub_loc>
	</source_loc>
	<source_loc>
		<id>5983</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5982</sub_loc>
	</source_loc>
	<source_loc>
		<id>5986</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2571,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>5988</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5986</sub_loc>
	</source_loc>
	<source_loc>
		<id>5987</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5986</sub_loc>
	</source_loc>
	<source_loc>
		<id>5970</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2569,2650</sub_loc>
	</source_loc>
	<source_loc>
		<id>5972</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5970</sub_loc>
	</source_loc>
	<source_loc>
		<id>5971</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5970</sub_loc>
	</source_loc>
	<source_loc>
		<id>5974</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2570,2656</sub_loc>
	</source_loc>
	<source_loc>
		<id>5976</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5974</sub_loc>
	</source_loc>
	<source_loc>
		<id>5975</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5974</sub_loc>
	</source_loc>
	<source_loc>
		<id>5978</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2573,2657</sub_loc>
	</source_loc>
	<source_loc>
		<id>5980</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5978</sub_loc>
	</source_loc>
	<source_loc>
		<id>5979</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5978</sub_loc>
	</source_loc>
	<source_loc>
		<id>5998</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2570,2647</sub_loc>
	</source_loc>
	<source_loc>
		<id>5999</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>18</opcode>
		<sub_loc>2570,2647</sub_loc>
	</source_loc>
	<source_loc>
		<id>5594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>984,12833</sub_loc>
	</source_loc>
	<source_loc>
		<id>5966</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3908,12852</sub_loc>
	</source_loc>
	<source_loc>
		<id>5967</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,5966</sub_loc>
	</source_loc>
	<source_loc>
		<id>5628</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15439,12853</sub_loc>
	</source_loc>
	<source_loc>
		<id>5968</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5367,15746</sub_loc>
	</source_loc>
	<source_loc>
		<id>5969</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,5968</sub_loc>
	</source_loc>
	<source_loc>
		<id>5630</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2744,15746</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>63</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>29</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>51</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.3879</delay>
		<module_name>dut_Add_3Ux2S_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.1260</unit_area>
		<comb_area>18.1260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.3517</delay>
		<module_name>dut_LessThan_5Sx5S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>1.5862</delay>
		<module_name>dut_Add_32Sx2S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.1540</unit_area>
		<comb_area>269.1540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.8121</delay>
		<module_name>dut_LessThan_33Sx33S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>145.0080</unit_area>
		<comb_area>145.0080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.6025</delay>
		<module_name>dut_LessThan_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>139.5360</unit_area>
		<comb_area>139.5360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_3_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.3517</delay>
		<module_name>dut_LessThan_5Sx4S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>6071</id>
			<opcode>8</opcode>
			<source_loc>2658</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>6001</id>
			<source_loc>5591</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6002</id>
			<source_loc>5592</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6003</id>
			<source_loc>5593</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6004</id>
			<source_loc>5990</source_loc>
			<order>4</order>
			<sig_name>arr</sig_name>
			<label>arr:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="32">sc_uint</datatype>
			</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>arr</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6005</id>
			<source_loc>5596</source_loc>
			<order>5</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6006</id>
			<source_loc>5965</source_loc>
			<order>6</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>68</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6007</id>
			<source_loc>5598</source_loc>
			<order>7</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6008</id>
			<source_loc>5600</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>70</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6009</id>
			<source_loc>5581</source_loc>
			<order>9</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6010</id>
			<source_loc>5582</source_loc>
			<order>10</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6011</id>
			<source_loc>5583</source_loc>
			<order>11</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>73</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6012</id>
			<source_loc>5584</source_loc>
			<order>12</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>74</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6013</id>
			<source_loc>5585</source_loc>
			<order>13</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>75</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6014</id>
			<source_loc>5586</source_loc>
			<order>14</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>76</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6015</id>
			<source_loc>5587</source_loc>
			<order>15</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>77</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6016</id>
			<source_loc>5588</source_loc>
			<order>16</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>78</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6017</id>
			<source_loc>5802</source_loc>
			<order>17</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>79</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6018</id>
			<source_loc>5803</source_loc>
			<order>18</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>80</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6019</id>
			<source_loc>5804</source_loc>
			<order>19</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>81</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6020</id>
			<source_loc>5805</source_loc>
			<order>20</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>82</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6021</id>
			<source_loc>5806</source_loc>
			<order>21</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>83</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6022</id>
			<source_loc>5807</source_loc>
			<order>22</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>84</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6023</id>
			<source_loc>5808</source_loc>
			<order>23</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>85</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6025</id>
			<source_loc>15261</source_loc>
			<order>24</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="5">sc_int</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6024</id>
			<source_loc>5809</source_loc>
			<order>25</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>86</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6094</id>
			<source_loc>5988</source_loc>
			<order>26</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6026</id>
			<source_loc>5982</source_loc>
			<order>27</order>
			<sig_name>arr</sig_name>
			<label>arr:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="32">sc_uint</datatype>
			</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>arr</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6027</id>
			<source_loc>5986</source_loc>
			<order>28</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="5">sc_int</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6029</id>
			<source_loc>5761</source_loc>
			<order>29</order>
			<instance_name>dut_Add_3Ux2S_5S_4_8</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>91</id>
				<op_kind>add</op_kind>
				<in_widths>5</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>1.7617000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6030</id>
			<source_loc>5763</source_loc>
			<order>30</order>
			<instance_name>dut_LessThan_5Sx5S_1U_4_9</instance_name>
			<opcode>18</opcode>
			<label>&lt;</label>
			<op>
				<id>92</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>2.1168000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6028</id>
			<source_loc>15263</source_loc>
			<order>31</order>
			<sig_name>min_idx</sig_name>
			<label>min_idx:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>min_idx</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6097</id>
			<source_loc>5976</source_loc>
			<order>32</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>min_idx:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6032</id>
			<source_loc>5970</source_loc>
			<order>33</order>
			<sig_name>arr</sig_name>
			<label>arr:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="32">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>arr</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<cycle_id>30</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6033</id>
			<source_loc>5974</source_loc>
			<order>34</order>
			<sig_name>min_idx_u0</sig_name>
			<label>min_idx:min_idx_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>min_idx_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<cycle_id>30</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6034</id>
			<source_loc>5978</source_loc>
			<order>35</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<cycle_id>30</cycle_id>
			<chain_time>1.8232000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6035</id>
			<source_loc>5810</source_loc>
			<order>36</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>97</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.3025000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6039</id>
			<source_loc>5768</source_loc>
			<order>37</order>
			<instance_name>dut_Add_32Sx2S_32S_4_10</instance_name>
			<opcode>8</opcode>
			<label>+</label>
			<op>
				<id>101</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>1.7002000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6040</id>
			<source_loc>5769</source_loc>
			<order>38</order>
			<instance_name>dut_LessThan_33Sx33S_1U_4_11</instance_name>
			<opcode>20</opcode>
			<label>&lt;</label>
			<op>
				<id>102</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>2.0553000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6036</id>
			<source_loc>5811</source_loc>
			<order>39</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>98</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6037</id>
			<source_loc>5766</source_loc>
			<order>40</order>
			<instance_name>dut_LessThan_32Ux32U_1U_4_12</instance_name>
			<opcode>19</opcode>
			<label>&lt;</label>
			<op>
				<id>99</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.4197000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6038</id>
			<source_loc>5767</source_loc>
			<order>41</order>
			<instance_name>dut_N_Mux_3_2_0_4_13</instance_name>
			<opcode>21</opcode>
			<label>MUX(2)</label>
			<op>
				<id>100</id>
				<op_kind>mux</op_kind>
				<in_widths>3 32 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.4797000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6000</id>
			<source_loc>5999</source_loc>
			<order>42</order>
			<sig_name>min_idx</sig_name>
			<label>min_idx:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>62</id>
				<op_kind>wire</op_kind>
				<object>min_idx</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.4797000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6089</id>
			<source_loc>5999</source_loc>
			<order>43</order>
			<sig_name>min_idx</sig_name>
			<label>min_idx:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>min_idx</object>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.4797000000</chain_time>
			<original_op>6000</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6098</id>
			<source_loc>5975</source_loc>
			<order>44</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>min_idx:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>30</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6042</id>
			<source_loc>5812</source_loc>
			<order>45</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>104</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>5 1 </in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6046</id>
			<source_loc>5772</source_loc>
			<order>46</order>
			<instance_name>dut_Add_3Ux2S_5S_4_14</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>108</id>
				<op_kind>add</op_kind>
				<in_widths>5</in_widths>
				<out_widths>5</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6043</id>
			<source_loc>5813</source_loc>
			<order>47</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>105</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1 </in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6047</id>
			<source_loc>5773</source_loc>
			<order>48</order>
			<instance_name>dut_LessThan_5Sx4S_1U_4_15</instance_name>
			<opcode>24</opcode>
			<label>&lt;</label>
			<op>
				<id>109</id>
				<op_kind>lt</op_kind>
				<in_widths>5</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6044</id>
			<source_loc>5814</source_loc>
			<order>49</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>106</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>5 32 1       </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6045</id>
			<source_loc>5815</source_loc>
			<order>50</order>
			<instance_name>arr</instance_name>
			<opcode>32</opcode>
			<label>arr:write</label>
			<op>
				<id>107</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1      </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6095</id>
			<source_loc>5987</source_loc>
			<order>51</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6049</id>
			<source_loc>5816</source_loc>
			<order>52</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>111</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6050</id>
			<source_loc>5817</source_loc>
			<order>53</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>112</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6051</id>
			<source_loc>5818</source_loc>
			<order>54</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>113</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>41</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6052</id>
			<source_loc>5819</source_loc>
			<order>55</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>114</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>42</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6053</id>
			<source_loc>5820</source_loc>
			<order>56</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>115</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>43</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6054</id>
			<source_loc>5821</source_loc>
			<order>57</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>116</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6055</id>
			<source_loc>5822</source_loc>
			<order>58</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>117</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6056</id>
			<source_loc>5823</source_loc>
			<order>59</order>
			<instance_name>arr</instance_name>
			<opcode>31</opcode>
			<label>arr:read</label>
			<op>
				<id>118</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6057</id>
			<source_loc>15314</source_loc>
			<order>60</order>
			<sig_name>output_res</sig_name>
			<label>output:output_res:wire</label>
			<datatype W="256">sc_biguint</datatype>
			<op>
				<id>119</id>
				<op_kind>wire</op_kind>
				<object>output_res</object>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6058</id>
			<source_loc>5594</source_loc>
			<order>61</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="256">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>120</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6059</id>
			<source_loc>5967</source_loc>
			<order>62</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6060</id>
			<source_loc>5628</source_loc>
			<order>63</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6061</id>
			<source_loc>5969</source_loc>
			<order>64</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>123</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6062</id>
			<source_loc>5630</source_loc>
			<order>65</order>
			<sig_name>stall0</sig_name>
			<label>thread1::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>124</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6031</id>
			<source_loc>15688</source_loc>
			<order>66</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>2.1168000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6041</id>
			<source_loc>15684</source_loc>
			<order>67</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>103</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6048</id>
			<source_loc>15691</source_loc>
			<order>68</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>21</state>
				<source_loc>6059</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6006</source_loc>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7000</delay>
				<port_name>dout_m_stalling</port_name>
				<state>23</state>
				<source_loc>6061</source_loc>
			</path_node>
			<delay>9.7000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2277</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>28</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.7534</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl</port_name>
				<state>11</state>
				<source_loc>5988</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2277</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>28</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.7534</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1823</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl</port_name>
				<state>11</state>
				<source_loc>5988</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1823</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1208</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.8887</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl</port_name>
				<state>11</state>
				<source_loc>5988</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.8887</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7000</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>9.7000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5862</delay>
				<instance_name>dut_Add_32Sx2S_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8121</delay>
				<instance_name>dut_LessThan_33Sx33S_1U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.6393</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5862</delay>
				<instance_name>dut_Add_32Sx2S_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.8824</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3879</delay>
				<instance_name>dut_Add_3Ux2S_5S_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3517</delay>
				<instance_name>dut_LessThan_5Sx5S_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2277</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>28</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5517</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3879</delay>
				<instance_name>dut_Add_3Ux2S_5S_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3517</delay>
				<instance_name>dut_LessThan_5Sx5S_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2277</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>28</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5517</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6025</delay>
				<instance_name>dut_LessThan_32Ux32U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_3_2_0_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2338</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>arr</instance_name>
			</path_node>
			<delay>1.1673</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>arr</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6025</delay>
				<instance_name>dut_LessThan_32Ux32U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_3_2_0_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2338</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>arr</instance_name>
			</path_node>
			<delay>1.1673</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6025</delay>
				<instance_name>dut_LessThan_32Ux32U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_3_2_0_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.1088</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.1208</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
				<source_loc>6039</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
				<source_loc>6040</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.0683</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>6025</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>6027</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
				<source_loc>6029</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
				<source_loc>6030</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6031</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>1.7657</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5862</delay>
				<source_loc>6046</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.5452</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>6036</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3057</delay>
				<source_loc>6037</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>6038</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6000</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.5346</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3551</delay>
				<source_loc>6047</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.3000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3000</delay>
				<source_loc>6061</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6062</source_loc>
				<state>23</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.2156</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2156</delay>
				<source_loc>6006</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6007</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.1989</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1334</delay>
				<source_loc>6059</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6060</source_loc>
				<state>21</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>6018</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>6019</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6101</id>
			<source_loc>6001</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6102</id>
			<source_loc>6005</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6103</id>
			<source_loc>6008</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>70</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6105</id>
			<source_loc>6058</source_loc>
			<name>dout_data</name>
			<datatype W="256">sc_biguint</datatype>
			<livein>3,46</livein>
			<liveout>3,46</liveout>
			<reg_deffed>46</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>120</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6107</id>
			<source_loc>6003</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6108</id>
			<source_loc>6060</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,46</livein>
			<liveout>1,3,46</liveout>
			<reg_deffed>46</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6110</id>
			<source_loc>6011</source_loc>
			<name>u_g_n_516_c</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_34</instance_name>
			<op>
				<id>73</id>
				<op_kind>reg</op_kind>
				<object>s_reg_34</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6112</id>
			<source_loc>6012</source_loc>
			<name>u_g_n_516_d</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14,15</livein>
			<liveout>2,13,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_35</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>s_reg_35</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6114</id>
			<source_loc>6013</source_loc>
			<name>u_g_n_516_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14,15,16</livein>
			<liveout>2,13,14,15</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_36</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>s_reg_36</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6116</id>
			<source_loc>6014</source_loc>
			<name>u_g_n_516_f</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14,15,16,17</livein>
			<liveout>2,13,14,15,16</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6118</id>
			<source_loc>6015</source_loc>
			<name>u_g_n_516_g</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14,15,16,17,18</livein>
			<liveout>2,13,14,15,16,17</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_38</instance_name>
			<op>
				<id>77</id>
				<op_kind>reg</op_kind>
				<object>s_reg_38</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6120</id>
			<source_loc>6016</source_loc>
			<name>u_g_n_516_h</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14,15,16,17,18,19</livein>
			<liveout>2,13,14,15,16,17,18</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_39</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>s_reg_39</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6122</id>
			<source_loc>6010</source_loc>
			<name>u_g_n_516_b</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_40</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_40</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6123</id>
			<source_loc>6027</source_loc>
			<name>i_u0</name>
			<datatype W="5">sc_int</datatype>
			<livein>20,24,25,29,30,33,34,36</livein>
			<liveout>20,24,25,29,30,33,36</liveout>
			<reg_deffed>20,36</reg_deffed>
			<instance_name>s_reg_40</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>s_reg_40</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6124</id>
			<source_loc>6046</source_loc>
			<name>i_mi18</name>
			<datatype W="5">sc_int</datatype>
			<livein>35,36</livein>
			<liveout>34,35,36</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_40</instance_name>
			<op>
				<id>108</id>
				<op_kind>reg</op_kind>
				<object>s_reg_40</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6126</id>
			<source_loc>6030</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>20,24,25,29,30,36</livein>
			<liveout>20,24,25,29,30,36</liveout>
			<reg_deffed>20,36</reg_deffed>
			<instance_name>s_reg_41</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>s_reg_41</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6127</id>
			<source_loc>6047</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>36</livein>
			<liveout>35,36</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_41</instance_name>
			<op>
				<id>109</id>
				<op_kind>reg</op_kind>
				<object>s_reg_41</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6145</id>
			<source_loc>6000</source_loc>
			<name>min_idx_mux</name>
			<datatype W="3">sc_int</datatype>
			<livein>33,34,35</livein>
			<liveout>25,30,33,34</liveout>
			<reg_deffed>25</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6146</id>
			<source_loc>6028</source_loc>
			<name>min_idx_mi12</name>
			<datatype W="3">sc_int</datatype>
			<livein>20,24,25,30,36</livein>
			<liveout>20,24,25,36</liveout>
			<reg_deffed>20,36</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6147</id>
			<source_loc>6033</source_loc>
			<name>min_idx_u0</name>
			<datatype W="3">sc_int</datatype>
			<livein>29,30</livein>
			<liveout>20,29,30,36</liveout>
			<reg_deffed>20,30,36</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6149</id>
			<source_loc>6034</source_loc>
			<name>j_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>29,30</livein>
			<liveout>20,29,30,36</liveout>
			<reg_deffed>20,30,36</reg_deffed>
			<instance_name>s_reg_43</instance_name>
			<op>
				<id>96</id>
				<op_kind>reg</op_kind>
				<object>s_reg_43</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6150</id>
			<source_loc>6050</source_loc>
			<name>CynTemp_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>41,42,43,44,45,46</livein>
			<liveout>40,41,42,43,44,45,46</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_43</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>s_reg_43</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6152</id>
			<source_loc>6035</source_loc>
			<name>CynTemp_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>30</livein>
			<liveout>29,30</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>s_reg_44</instance_name>
			<op>
				<id>97</id>
				<op_kind>reg</op_kind>
				<object>s_reg_44</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6153</id>
			<source_loc>6042</source_loc>
			<name>buffer</name>
			<datatype W="32">sc_uint</datatype>
			<livein>34,35</livein>
			<liveout>33,34</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_44</instance_name>
			<op>
				<id>104</id>
				<op_kind>reg</op_kind>
				<object>s_reg_44</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6154</id>
			<source_loc>6049</source_loc>
			<name>CynTemp_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>40,41,42,43,44,45,46</livein>
			<liveout>39,40,41,42,43,44,45,46</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_44</instance_name>
			<op>
				<id>111</id>
				<op_kind>reg</op_kind>
				<object>s_reg_44</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6156</id>
			<source_loc>6039</source_loc>
			<name>j_mi15</name>
			<datatype W="32">sc_int</datatype>
			<livein>30</livein>
			<liveout>29,30</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>s_reg_45</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_45</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6157</id>
			<source_loc>6051</source_loc>
			<name>CynTemp_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>42,43,44,45,46</livein>
			<liveout>41,42,43,44,45,46</liveout>
			<reg_deffed>41</reg_deffed>
			<instance_name>s_reg_45</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>s_reg_45</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6159</id>
			<source_loc>6040</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>30</livein>
			<liveout>29,30</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>s_reg_46</instance_name>
			<op>
				<id>102</id>
				<op_kind>reg</op_kind>
				<object>s_reg_46</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6161</id>
			<source_loc>6052</source_loc>
			<name>CynTemp_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>43,44,45,46</livein>
			<liveout>42,43,44,45,46</liveout>
			<reg_deffed>42</reg_deffed>
			<instance_name>s_reg_47</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_47</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6163</id>
			<source_loc>6053</source_loc>
			<name>CynTemp_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>44,45,46</livein>
			<liveout>43,44,45,46</liveout>
			<reg_deffed>43</reg_deffed>
			<instance_name>s_reg_48</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>s_reg_48</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6165</id>
			<source_loc>6054</source_loc>
			<name>CynTemp_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>45,46</livein>
			<liveout>44,45,46</liveout>
			<reg_deffed>44</reg_deffed>
			<instance_name>s_reg_49</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>s_reg_49</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6167</id>
			<source_loc>6055</source_loc>
			<name>CynTemp_8</name>
			<datatype W="32">sc_uint</datatype>
			<livein>46</livein>
			<liveout>45,46</liveout>
			<reg_deffed>45</reg_deffed>
			<instance_name>s_reg_50</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>s_reg_50</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<opcode>4</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>dut_RAM_8X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>24</id>
			<thread>thread1</thread>
			<source_path>dut.cc</source_path>
			<source_line>38</source_line>
			<source_loc>2715</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>24</max_path>
			<latency>60</latency>
			<loop>
				<id>17</id>
				<thread>thread1</thread>
				<loop_iterations>7</loop_iterations>
				<source_path>dut.cc</source_path>
				<source_line>54</source_line>
				<source_loc>2677</source_loc>
				<start_cycle>9</start_cycle>
				<max_path>6</max_path>
				<latency>42</latency>
				<loop>
					<id>16</id>
					<thread>thread1</thread>
					<source_path>dut.cc</source_path>
					<source_line>61</source_line>
					<source_loc>2659</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>14</latency>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2583</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>24</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>12297</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>13</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>14</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>15</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>5</latency>
			</cycle>
			<cycle>
				<cycle_id>16</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
			<cycle>
				<cycle_id>17</cycle_id>
				<start_cycle>5</start_cycle>
				<latency>7</latency>
			</cycle>
			<cycle>
				<cycle_id>18</cycle_id>
				<start_cycle>6</start_cycle>
				<latency>8</latency>
			</cycle>
			<cycle>
				<cycle_id>19</cycle_id>
				<start_cycle>7</start_cycle>
				<latency>9</latency>
			</cycle>
			<cycle>
				<cycle_id>20</cycle_id>
				<start_cycle>8</start_cycle>
				<latency>10</latency>
			</cycle>
			<cycle>
				<cycle_id>39</cycle_id>
				<start_cycle>15</start_cycle>
				<latency>53</latency>
			</cycle>
			<cycle>
				<cycle_id>40</cycle_id>
				<start_cycle>16</start_cycle>
				<latency>54</latency>
			</cycle>
			<cycle>
				<cycle_id>41</cycle_id>
				<start_cycle>17</start_cycle>
				<latency>55</latency>
			</cycle>
			<cycle>
				<cycle_id>42</cycle_id>
				<start_cycle>18</start_cycle>
				<latency>56</latency>
			</cycle>
			<cycle>
				<cycle_id>43</cycle_id>
				<start_cycle>19</start_cycle>
				<latency>57</latency>
			</cycle>
			<cycle>
				<cycle_id>44</cycle_id>
				<start_cycle>20</start_cycle>
				<latency>58</latency>
			</cycle>
			<cycle>
				<cycle_id>45</cycle_id>
				<start_cycle>21</start_cycle>
				<latency>59</latency>
			</cycle>
			<cycle>
				<cycle_id>46</cycle_id>
				<start_cycle>22</start_cycle>
				<latency>60</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12884</source_loc>
				<start_cycle>23</start_cycle>
				<latency>61</latency>
			</cycle>
			<loop>
				<id>17</id>
				<thread>thread1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>24</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>17</latency>
				</cycle>
				<cycle>
					<cycle_id>25</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>24</latency>
				</cycle>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>31</latency>
				</cycle>
				<cycle>
					<cycle_id>34</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>38</latency>
				</cycle>
				<cycle>
					<cycle_id>35</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>45</latency>
				</cycle>
				<cycle>
					<cycle_id>36</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>52</latency>
				</cycle>
				<loop>
					<id>16</id>
					<thread>thread1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>29</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>17</latency>
					</cycle>
					<cycle>
						<cycle_id>30</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>24</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>6231</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9861,9861</sub_loc>
	</source_loc>
	<source_loc>
		<id>6232</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13050</opcode>
		<sub_loc>9861,9861</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>12</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>6240</id>
			<opcode>13</opcode>
			<source_loc>9864</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>6235</id>
			<source_loc>9854</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>263</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6236</id>
			<source_loc>9862</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>264</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6237</id>
			<source_loc>9863</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling.reset:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>265</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3615000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6238</id>
			<source_loc>5827</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_16</instance_name>
			<opcode>13</opcode>
			<label>&amp;</label>
			<op>
				<id>266</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4329000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6239</id>
			<source_loc>6232</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>267</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4984000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6385</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>6237</source_loc>
			</path_node>
			<delay>9.6385</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6236</source_loc>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6239</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6235</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>6245</id>
			<source_loc>6235</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>263</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6246</id>
			<source_loc>6239</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>267</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6096</source_loc>
		<loop>
			<id>37</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>15599</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>37</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6132</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 0.362</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_data_h</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_h</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_g</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_g</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_f</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_f</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_e</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_e</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_d</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_d</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_c</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_c</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_b</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_b</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_a</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_a</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 118 ops.</summary>
	</phase_summary>
</tool_log>
