<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Wed, 25 Feb 2026 07:55:26 GMT</pubDate>
    <item>
      <title>verilator/verilator</title>
      <link>https://github.com/verilator/verilator</link>
      <description>Verilator open-source SystemVerilog simulator and lint system</description>
      <guid>https://github.com/verilator/verilator</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,376</stars>
      <forks>761</forks>
      <addStars>16</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1180685?s=40&amp;v=4</avatar>
          <name>wsnyder</name>
          <url>https://github.com/wsnyder</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16000351?s=40&amp;v=4</avatar>
          <name>gezalore</name>
          <url>https://github.com/gezalore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/26442738?s=40&amp;v=4</avatar>
          <name>RRozak</name>
          <url>https://github.com/RRozak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6840496?s=40&amp;v=4</avatar>
          <name>toddstrader</name>
          <url>https://github.com/toddstrader</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9216518?s=40&amp;v=4</avatar>
          <name>kbieganski</name>
          <url>https://github.com/kbieganski</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,773</stars>
      <forks>694</forks>
      <addStars>9</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>318</stars>
      <forks>98</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cv32e40p</title>
      <link>https://github.com/openhwgroup/cv32e40p</link>
      <description>CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform</description>
      <guid>https://github.com/openhwgroup/cv32e40p</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,189</stars>
      <forks>507</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/692141?s=40&amp;v=4</avatar>
          <name>svenstucki</name>
          <url>https://github.com/svenstucki</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>rsd-devel/rsd</title>
      <link>https://github.com/rsd-devel/rsd</link>
      <description>RSD: RISC-V Out-of-Order Superscalar Processor</description>
      <guid>https://github.com/rsd-devel/rsd</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,150</stars>
      <forks>114</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6016305?s=40&amp;v=4</avatar>
          <name>shioyadan</name>
          <url>https://github.com/shioyadan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29534103?s=40&amp;v=4</avatar>
          <name>reo-pon</name>
          <url>https://github.com/reo-pon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/19609323?s=40&amp;v=4</avatar>
          <name>mmxsrup</name>
          <url>https://github.com/mmxsrup</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7815537?s=40&amp;v=4</avatar>
          <name>clkbug</name>
          <url>https://github.com/clkbug</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21212?s=40&amp;v=4</avatar>
          <name>mithro</name>
          <url>https://github.com/mithro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,150</stars>
      <forks>959</forks>
      <addStars>10</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>