<stg><name>mandel_calc</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="10">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %count_out_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @mandel_calc_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:4  %im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)

]]></Node>
<StgValue><ssdm name="im_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:5  %re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)

]]></Node>
<StgValue><ssdm name="re_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
codeRepl:6  %p_Val2_13 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %re_V_read, i12 0)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="30">
<![CDATA[
codeRepl:7  %p_Val2_13_cast = sext i30 %p_Val2_13 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_13_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
codeRepl:8  %p_Val2_8 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %im_V_read, i12 0)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="30">
<![CDATA[
codeRepl:9  %p_Val2_8_cast = sext i30 %p_Val2_8 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_8_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="34" op_0_bw="34" op_1_bw="18" op_2_bw="16">
<![CDATA[
codeRepl:10  %tmp_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %im_V_read, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="39" op_0_bw="34">
<![CDATA[
codeRepl:11  %tmp_15_cast_cast = sext i34 %tmp_2 to i39

]]></Node>
<StgValue><ssdm name="tmp_15_cast_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:12  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_4 = phi i32 [ %p_Val2_8_cast, %codeRepl ], [ %p_Val2_12, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %p_Val2_s = phi i32 [ %p_Val2_13_cast, %codeRepl ], [ %p_Val2_14, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %count_V = phi i8 [ 0, %codeRepl ], [ %tmp_6, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %t_V = phi i8 [ 0, %codeRepl ], [ %tmp_10, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_5 = icmp eq i8 %t_V, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_10 = add i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_5, label %1, label %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:1  %tmp_7 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %p_Val2_s, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="36" op_0_bw="18">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:2  %OP1_V = sext i18 %tmp_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:3  %p_Val2_1 = mul nsw i36 %OP1_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:4  %p_Val2_2 = call i32 @_ssdm_op_PartSelect.i32.i36.i32.i32(i36 %p_Val2_1, i32 4, i32 35)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:5  %tmp = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %p_Val2_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:8  %tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %p_Val2_4, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="36" op_0_bw="18">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:9  %OP1_V_1 = sext i18 %tmp_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:10  %p_Val2_5 = mul nsw i36 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:11  %p_Val2_6 = call i32 @_ssdm_op_PartSelect.i32.i36.i32.i32(i36 %p_Val2_5, i32 4, i32 35)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:12  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %p_Val2_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:21  %r_V_1 = mul nsw i36 %OP1_V, %OP1_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:26  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %count_out_V, i8 %count_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:6  %tmp_8 = zext i1 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:7  %p_Val2_3 = add nsw i32 %p_Val2_2, %tmp_8

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:13  %tmp_9 = zext i1 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:14  %p_Val2_7 = add nsw i32 %p_Val2_6, %tmp_9

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:15  %tmp_s = sext i32 %p_Val2_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:16  %tmp_1 = sext i32 %p_Val2_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:17  %r_V = add nsw i33 %tmp_s, %tmp_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:18  %val_assign = icmp slt i33 %r_V, 1073741825

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="37" op_0_bw="37" op_1_bw="36" op_2_bw="1">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:22  %p_Val2_9 = call i37 @_ssdm_op_BitConcatenate.i37.i36.i1(i36 %r_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="39" op_0_bw="37">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:23  %tmp_10_cast = zext i37 %p_Val2_9 to i39

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:24  %p_Val2_10 = add i39 %tmp_15_cast_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:25  %p_Val2_11 = call i32 @_ssdm_op_PartSelect.i32.i39.i32.i32(i39 %p_Val2_10, i32 4, i32 35)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:27  %tmp_11 = zext i1 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:28  %p_Val2_12 = add nsw i32 %p_Val2_11, %tmp_11

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:29  %p_Val2_s_8 = sub i32 %p_Val2_3, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_s_8"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:30  %p_Val2_14 = add i32 %p_Val2_s_8, %p_Val2_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:19  %tmp_4 = zext i1 %val_assign to i8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:20  %tmp_6 = add i8 %tmp_4, %count_V

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<36, 4, true, 5, 3, 0>.exit:31  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
