Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: address_decode_master_0: "Transforming system: address_decode_master_0"
Info: address_decode_master_0: Running transform generation_view_transform
Info: address_decode_master_0: Running transform generation_view_transform took 0.000s
Info: master_0: Running transform generation_view_transform
Info: master_0: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: address_decode_master_0: Running transform interconnect_transform_chooser
Info: address_decode_master_0: Running transform interconnect_transform_chooser took 0.008s
Info: master_0: Running transform interconnect_transform_chooser
Info: master_0: Running transform interconnect_transform_chooser took 0.060s
Info: address_decode_master_0: "Naming system components in system: address_decode_master_0"
Info: address_decode_master_0: "Processing generation queue"
Info: address_decode_master_0: "Generating: address_decode_master_0"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_jtag_avalon_master_171_wqhllki"
Info: address_decode_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: address_decode_master_0: "Generating: address_decode_master_0_timing_adapter_171_xf5weri"
Info: address_decode_master_0: "Generating: altera_avalon_sc_fifo"
Info: address_decode_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: address_decode_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: address_decode_master_0: "Generating: altera_avalon_packets_to_master"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_171_2swajja"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_171_vh2yu6y"
Info: address_decode_master_0: "Generating: altera_reset_controller"
Info: address_decode_master_0: Done "address_decode_master_0" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --synthesis=VERILOG --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: address_decode_master_0: "Transforming system: address_decode_master_0"
Info: address_decode_master_0: Running transform generation_view_transform
Info: address_decode_master_0: Running transform generation_view_transform took 0.000s
Info: master_0: Running transform generation_view_transform
Info: master_0: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: address_decode_master_0: Running transform interconnect_transform_chooser
Info: address_decode_master_0: Running transform interconnect_transform_chooser took 0.008s
Info: master_0: Running transform interconnect_transform_chooser
Info: master_0: Running transform interconnect_transform_chooser took 0.020s
Info: address_decode_master_0: "Naming system components in system: address_decode_master_0"
Info: address_decode_master_0: "Processing generation queue"
Info: address_decode_master_0: "Generating: address_decode_master_0"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_jtag_avalon_master_171_wqhllki"
Info: address_decode_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: address_decode_master_0: "Generating: address_decode_master_0_timing_adapter_171_xf5weri"
Info: address_decode_master_0: "Generating: altera_avalon_sc_fifo"
Info: address_decode_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: address_decode_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: address_decode_master_0: "Generating: altera_avalon_packets_to_master"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_171_2swajja"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_171_vh2yu6y"
Info: address_decode_master_0: "Generating: altera_reset_controller"
Info: address_decode_master_0: Done "address_decode_master_0" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Finished: IP-XACT
