
# clock'ports
# ===========
#
# Pins in clock ports are ignored in the VCD and instead we generate a break
# waveform for your period and (optional) phase.
#
# Example
# -------
#
# clock'ports:
#   pll:                    port name
#       tag: SEClock        SEClock | DiffClock
#       pin: pll_ref_clk    pin
#       period'ns: 20       period in ns
#       rising'edge'ns: 0   optional phase in ns
#   ocic:
#     tag: DiffClock
#     p'pin: ocic_ref_clkp  p pin
#     n'pin: ocic_ref_clkn  n pin
#     period'ns: 10

clock'ports:
  pll:
      tag: SEClock
      pin: pll_ref_clk
      clock'period'ns: 20
      rising'edge'ns: 0
  ncsi:
      tag: SEClock
      pin: ncsi_ref_clk
      clock'period'ns: 20
      rising'edge'ns: 0
  ddrn:
    tag: DiffClock
    p'pin: ddrn_byp_clk_h
    n'pin: ddrn_byp_clk_l
    clock'period'ns: 20
  ddrs:
    tag: DiffClock
    p'pin: ddrs_byp_clk_h
    n'pin: ddrs_byp_clk_l
    clock'period'ns: 20
  ocic:
    tag: DiffClock
    p'pin: ocic_ref_clkn
    n'pin: ocic_ref_clkp
    clock'period'ns: 10
  pll_byp:
    tag: DiffClock
    p'pin: pll_byp_clk_h
    n'pin: pll_byp_clk_l
    clock'period'ns: 10
  pnr_pll_byp:
    tag: DiffClock
    p'pin: pnr_pll_byp_clk_h
    n'pin: pnr_pll_byp_clk_l
    clock'period'ns: 10
  qlm0:
    tag: DiffClock
    p'pin: qlm0_refclkn
    n'pin: qlm0_refclkp
    clock'period'ns: 10
  qlm1:
    tag: DiffClock
    p'pin: qlm1_refclkn
    n'pin: qlm1_refclkp
    clock'period'ns: 10
  qlm2:
    tag: DiffClock
    p'pin: qlm2_refclkn
    n'pin: qlm2_refclkp
    clock'period'ns: 10
  qlm3:
    tag: DiffClock
    p'pin: qlm3_refclkn
    n'pin: qlm3_refclkp
    clock'period'ns: 10
  qlm4:
    tag: DiffClock
    p'pin: qlm4_refclkn
    n'pin: qlm4_refclkp
    clock'period'ns: 10
  qlm5:
    tag: DiffClock
    p'pin: qlm5_refclkn
    n'pin: qlm5_refclkp
    clock'period'ns: 10
  qlm6:
    tag: DiffClock
    p'pin: qlm6_refclkn
    n'pin: qlm6_refclkp
    clock'period'ns: 10
  qlm7:
    tag: DiffClock
    p'pin: qlm7_refclkn
    n'pin: qlm7_refclkp
    clock'period'ns: 10
  qlmc0:
    tag: DiffClock
    p'pin: qlmc_ref_clkp[0]
    n'pin: qlmc_ref_clkn[0]
    clock'period'ns: 10
  qlmc1:
    tag: DiffClock
    p'pin: qlmc_ref_clkp[1]
    n'pin: qlmc_ref_clkn[1]
    clock'period'ns: 10
  tns:
    tag: DiffClock
    p'pin: tns_pllbyp_clk_h
    n'pin: tns_pllbyp_clk_l
    clock'period'ns: 20
  usb:
    tag: DiffClock
    p'pin: usb_refclk_p
    n'pin: usb_refclk_m
    clock'period'ns: 20

# jtag'port
# =========
#
# Sampled according to JTAG rules.
#
# tck is an x2 clock; everything else is sampled relative to the rising
# edge of tck. In JTAG tdo changes on the falling edge of TCK but also
# makes sense to sample on rising TCK for more margin.
#
# If inputs change in the same instant as TCK rise, we pretend the input
# changed first even though that's bad behavior.
#
# Mux inputs reset JTAG state machine whenever they change. They represent
# talking to different multiplexed TAPs.
#
# Special because we put JTAG protocol info in comments

jtag'port:
  tck: jtg_tck
  tdi: jtg_tdi
  tdo: jtg_tdo
  tms: jtg_tms
  mux:
    - jtg_dap_trst_n
    - jtg_trst_n
    - jtg_usb_trst_n

# data'ports
# ===========
#
# Data ports are sampled to your specification.
#
# Some options can be overriden on a per-pin basis
#
# Example
# -------
#
# TODO

data'ports:
  therest:
    period'ns: 200
    sampling'offset'ns: 0
    pins:
      - atest_east
      - atest_west
      - chip_reset_n
      - chip_reset_out_n
      - ddr0_a14_bg0
      - ddr0_a15_bg1
      - ddr0_a17
      - ddr0_a[0]
      - ddr0_a[10]
      - ddr0_a[11]
      - ddr0_a[12]
      - ddr0_a[13]
      - ddr0_a[1]
      - ddr0_a[2]
      - ddr0_a[3]
      - ddr0_a[4]
      - ddr0_a[5]
      - ddr0_a[6]
      - ddr0_a[7]
      - ddr0_a[8]
      - ddr0_a[9]
      - ddr0_act_n
      - ddr0_ba2_ten
      - ddr0_ba[0]
      - ddr0_ba[1]
      - ddr0_cas_n_a15
      - ddr0_ck_h[0]
      - ddr0_ck_h[1]
      - ddr0_ck_h[2]
      - ddr0_ck_h[3]
      - ddr0_ck_l[0]
      - ddr0_ck_l[1]
      - ddr0_ck_l[2]
      - ddr0_ck_l[3]
      - ddr0_cs0_n[0]
      - ddr0_cs0_n[1]
      - ddr0_cs1_n[0]
      - ddr0_cs1_n[1]
      - ddr0_dimm0cke[0]
      - ddr0_dimm0cke[1]
      - ddr0_dimm1cke[0]
      - ddr0_dimm1cke[1]
      - ddr0_dq[0]
      - ddr0_dq[10]
      - ddr0_dq[11]
      - ddr0_dq[12]
      - ddr0_dq[13]
      - ddr0_dq[14]
      - ddr0_dq[15]
      - ddr0_dq[16]
      - ddr0_dq[17]
      - ddr0_dq[18]
      - ddr0_dq[19]
      - ddr0_dq[1]
      - ddr0_dq[20]
      - ddr0_dq[21]
      - ddr0_dq[22]
      - ddr0_dq[23]
      - ddr0_dq[24]
      - ddr0_dq[25]
      - ddr0_dq[26]
      - ddr0_dq[27]
      - ddr0_dq[28]
      - ddr0_dq[29]
      - ddr0_dq[2]
      - ddr0_dq[30]
      - ddr0_dq[31]
      - ddr0_dq[32]
      - ddr0_dq[33]
      - ddr0_dq[34]
      - ddr0_dq[35]
      - ddr0_dq[36]
      - ddr0_dq[37]
      - ddr0_dq[38]
      - ddr0_dq[39]
      - ddr0_dq[3]
      - ddr0_dq[40]
      - ddr0_dq[41]
      - ddr0_dq[42]
      - ddr0_dq[43]
      - ddr0_dq[44]
      - ddr0_dq[45]
      - ddr0_dq[46]
      - ddr0_dq[47]
      - ddr0_dq[48]
      - ddr0_dq[49]
      - ddr0_dq[4]
      - ddr0_dq[50]
      - ddr0_dq[51]
      - ddr0_dq[52]
      - ddr0_dq[53]
      - ddr0_dq[54]
      - ddr0_dq[55]
      - ddr0_dq[56]
      - ddr0_dq[57]
      - ddr0_dq[58]
      - ddr0_dq[59]
      - ddr0_dq[5]
      - ddr0_dq[60]
      - ddr0_dq[61]
      - ddr0_dq[62]
      - ddr0_dq[63]
      - ddr0_dq[64]
      - ddr0_dq[65]
      - ddr0_dq[66]
      - ddr0_dq[67]
      - ddr0_dq[68]
      - ddr0_dq[69]
      - ddr0_dq[6]
      - ddr0_dq[70]
      - ddr0_dq[71]
      - ddr0_dq[7]
      - ddr0_dq[8]
      - ddr0_dq[9]
      - ddr0_dqs0_h[0]
      - ddr0_dqs0_h[1]
      - ddr0_dqs0_h[2]
      - ddr0_dqs0_h[3]
      - ddr0_dqs0_h[4]
      - ddr0_dqs0_h[5]
      - ddr0_dqs0_h[6]
      - ddr0_dqs0_h[7]
      - ddr0_dqs0_h[8]
      - ddr0_dqs0_l[0]
      - ddr0_dqs0_l[1]
      - ddr0_dqs0_l[2]
      - ddr0_dqs0_l[3]
      - ddr0_dqs0_l[4]
      - ddr0_dqs0_l[5]
      - ddr0_dqs0_l[6]
      - ddr0_dqs0_l[7]
      - ddr0_dqs0_l[8]
      - ddr0_dqs1_h[0]
      - ddr0_dqs1_h[1]
      - ddr0_dqs1_h[2]
      - ddr0_dqs1_h[3]
      - ddr0_dqs1_h[4]
      - ddr0_dqs1_h[5]
      - ddr0_dqs1_h[6]
      - ddr0_dqs1_h[7]
      - ddr0_dqs1_h[8]
      - ddr0_dqs1_l[0]
      - ddr0_dqs1_l[1]
      - ddr0_dqs1_l[2]
      - ddr0_dqs1_l[3]
      - ddr0_dqs1_l[4]
      - ddr0_dqs1_l[5]
      - ddr0_dqs1_l[6]
      - ddr0_dqs1_l[7]
      - ddr0_dqs1_l[8]
      - ddr0_err_alert_n
      - ddr0_odt0[0]
      - ddr0_odt0[1]
      - ddr0_odt1[0]
      - ddr0_odt1[1]
      - ddr0_par
      - ddr0_ras_n_a16
      - ddr0_reset_n
      - ddr0_we_n_a14
      - ddr1_a14_bg0
      - ddr1_a15_bg1
      - ddr1_a17
      - ddr1_a[0]
      - ddr1_a[10]
      - ddr1_a[11]
      - ddr1_a[12]
      - ddr1_a[13]
      - ddr1_a[1]
      - ddr1_a[2]
      - ddr1_a[3]
      - ddr1_a[4]
      - ddr1_a[5]
      - ddr1_a[6]
      - ddr1_a[7]
      - ddr1_a[8]
      - ddr1_a[9]
      - ddr1_act_n
      - ddr1_ba2_ten
      - ddr1_ba[0]
      - ddr1_ba[1]
      - ddr1_cas_n_a15
      - ddr1_ck_h[0]
      - ddr1_ck_h[1]
      - ddr1_ck_h[2]
      - ddr1_ck_h[3]
      - ddr1_ck_l[0]
      - ddr1_ck_l[1]
      - ddr1_ck_l[2]
      - ddr1_ck_l[3]
      - ddr1_cs0_n[0]
      - ddr1_cs0_n[1]
      - ddr1_cs1_n[0]
      - ddr1_cs1_n[1]
      - ddr1_dimm0cke[0]
      - ddr1_dimm0cke[1]
      - ddr1_dimm1cke[0]
      - ddr1_dimm1cke[1]
      - ddr1_dq[0]
      - ddr1_dq[10]
      - ddr1_dq[11]
      - ddr1_dq[12]
      - ddr1_dq[13]
      - ddr1_dq[14]
      - ddr1_dq[15]
      - ddr1_dq[16]
      - ddr1_dq[17]
      - ddr1_dq[18]
      - ddr1_dq[19]
      - ddr1_dq[1]
      - ddr1_dq[20]
      - ddr1_dq[21]
      - ddr1_dq[22]
      - ddr1_dq[23]
      - ddr1_dq[24]
      - ddr1_dq[25]
      - ddr1_dq[26]
      - ddr1_dq[27]
      - ddr1_dq[28]
      - ddr1_dq[29]
      - ddr1_dq[2]
      - ddr1_dq[30]
      - ddr1_dq[31]
      - ddr1_dq[32]
      - ddr1_dq[33]
      - ddr1_dq[34]
      - ddr1_dq[35]
      - ddr1_dq[36]
      - ddr1_dq[37]
      - ddr1_dq[38]
      - ddr1_dq[39]
      - ddr1_dq[3]
      - ddr1_dq[40]
      - ddr1_dq[41]
      - ddr1_dq[42]
      - ddr1_dq[43]
      - ddr1_dq[44]
      - ddr1_dq[45]
      - ddr1_dq[46]
      - ddr1_dq[47]
      - ddr1_dq[48]
      - ddr1_dq[49]
      - ddr1_dq[4]
      - ddr1_dq[50]
      - ddr1_dq[51]
      - ddr1_dq[52]
      - ddr1_dq[53]
      - ddr1_dq[54]
      - ddr1_dq[55]
      - ddr1_dq[56]
      - ddr1_dq[57]
      - ddr1_dq[58]
      - ddr1_dq[59]
      - ddr1_dq[5]
      - ddr1_dq[60]
      - ddr1_dq[61]
      - ddr1_dq[62]
      - ddr1_dq[63]
      - ddr1_dq[64]
      - ddr1_dq[65]
      - ddr1_dq[66]
      - ddr1_dq[67]
      - ddr1_dq[68]
      - ddr1_dq[69]
      - ddr1_dq[6]
      - ddr1_dq[70]
      - ddr1_dq[71]
      - ddr1_dq[7]
      - ddr1_dq[8]
      - ddr1_dq[9]
      - ddr1_dqs0_h[0]
      - ddr1_dqs0_h[1]
      - ddr1_dqs0_h[2]
      - ddr1_dqs0_h[3]
      - ddr1_dqs0_h[4]
      - ddr1_dqs0_h[5]
      - ddr1_dqs0_h[6]
      - ddr1_dqs0_h[7]
      - ddr1_dqs0_h[8]
      - ddr1_dqs0_l[0]
      - ddr1_dqs0_l[1]
      - ddr1_dqs0_l[2]
      - ddr1_dqs0_l[3]
      - ddr1_dqs0_l[4]
      - ddr1_dqs0_l[5]
      - ddr1_dqs0_l[6]
      - ddr1_dqs0_l[7]
      - ddr1_dqs0_l[8]
      - ddr1_dqs1_h[0]
      - ddr1_dqs1_h[1]
      - ddr1_dqs1_h[2]
      - ddr1_dqs1_h[3]
      - ddr1_dqs1_h[4]
      - ddr1_dqs1_h[5]
      - ddr1_dqs1_h[6]
      - ddr1_dqs1_h[7]
      - ddr1_dqs1_h[8]
      - ddr1_dqs1_l[0]
      - ddr1_dqs1_l[1]
      - ddr1_dqs1_l[2]
      - ddr1_dqs1_l[3]
      - ddr1_dqs1_l[4]
      - ddr1_dqs1_l[5]
      - ddr1_dqs1_l[6]
      - ddr1_dqs1_l[7]
      - ddr1_dqs1_l[8]
      - ddr1_err_alert_n
      - ddr1_odt0[0]
      - ddr1_odt0[1]
      - ddr1_odt1[0]
      - ddr1_odt1[1]
      - ddr1_par
      - ddr1_ras_n_a16
      - ddr1_reset_n
      - ddr1_we_n_a14
      - ddr2_a14_bg0
      - ddr2_a15_bg1
      - ddr2_a17
      - ddr2_a[0]
      - ddr2_a[10]
      - ddr2_a[11]
      - ddr2_a[12]
      - ddr2_a[13]
      - ddr2_a[1]
      - ddr2_a[2]
      - ddr2_a[3]
      - ddr2_a[4]
      - ddr2_a[5]
      - ddr2_a[6]
      - ddr2_a[7]
      - ddr2_a[8]
      - ddr2_a[9]
      - ddr2_act_n
      - ddr2_ba2_ten
      - ddr2_ba[0]
      - ddr2_ba[1]
      - ddr2_cas_n_a15
      - ddr2_ck_h[0]
      - ddr2_ck_h[1]
      - ddr2_ck_h[2]
      - ddr2_ck_h[3]
      - ddr2_ck_l[0]
      - ddr2_ck_l[1]
      - ddr2_ck_l[2]
      - ddr2_ck_l[3]
      - ddr2_cs0_n[0]
      - ddr2_cs0_n[1]
      - ddr2_cs1_n[0]
      - ddr2_cs1_n[1]
      - ddr2_dimm0cke[0]
      - ddr2_dimm0cke[1]
      - ddr2_dimm1cke[0]
      - ddr2_dimm1cke[1]
      - ddr2_dq[0]
      - ddr2_dq[10]
      - ddr2_dq[11]
      - ddr2_dq[12]
      - ddr2_dq[13]
      - ddr2_dq[14]
      - ddr2_dq[15]
      - ddr2_dq[16]
      - ddr2_dq[17]
      - ddr2_dq[18]
      - ddr2_dq[19]
      - ddr2_dq[1]
      - ddr2_dq[20]
      - ddr2_dq[21]
      - ddr2_dq[22]
      - ddr2_dq[23]
      - ddr2_dq[24]
      - ddr2_dq[25]
      - ddr2_dq[26]
      - ddr2_dq[27]
      - ddr2_dq[28]
      - ddr2_dq[29]
      - ddr2_dq[2]
      - ddr2_dq[30]
      - ddr2_dq[31]
      - ddr2_dq[32]
      - ddr2_dq[33]
      - ddr2_dq[34]
      - ddr2_dq[35]
      - ddr2_dq[36]
      - ddr2_dq[37]
      - ddr2_dq[38]
      - ddr2_dq[39]
      - ddr2_dq[3]
      - ddr2_dq[40]
      - ddr2_dq[41]
      - ddr2_dq[42]
      - ddr2_dq[43]
      - ddr2_dq[44]
      - ddr2_dq[45]
      - ddr2_dq[46]
      - ddr2_dq[47]
      - ddr2_dq[48]
      - ddr2_dq[49]
      - ddr2_dq[4]
      - ddr2_dq[50]
      - ddr2_dq[51]
      - ddr2_dq[52]
      - ddr2_dq[53]
      - ddr2_dq[54]
      - ddr2_dq[55]
      - ddr2_dq[56]
      - ddr2_dq[57]
      - ddr2_dq[58]
      - ddr2_dq[59]
      - ddr2_dq[5]
      - ddr2_dq[60]
      - ddr2_dq[61]
      - ddr2_dq[62]
      - ddr2_dq[63]
      - ddr2_dq[64]
      - ddr2_dq[65]
      - ddr2_dq[66]
      - ddr2_dq[67]
      - ddr2_dq[68]
      - ddr2_dq[69]
      - ddr2_dq[6]
      - ddr2_dq[70]
      - ddr2_dq[71]
      - ddr2_dq[7]
      - ddr2_dq[8]
      - ddr2_dq[9]
      - ddr2_dqs0_h[0]
      - ddr2_dqs0_h[1]
      - ddr2_dqs0_h[2]
      - ddr2_dqs0_h[3]
      - ddr2_dqs0_h[4]
      - ddr2_dqs0_h[5]
      - ddr2_dqs0_h[6]
      - ddr2_dqs0_h[7]
      - ddr2_dqs0_h[8]
      - ddr2_dqs0_l[0]
      - ddr2_dqs0_l[1]
      - ddr2_dqs0_l[2]
      - ddr2_dqs0_l[3]
      - ddr2_dqs0_l[4]
      - ddr2_dqs0_l[5]
      - ddr2_dqs0_l[6]
      - ddr2_dqs0_l[7]
      - ddr2_dqs0_l[8]
      - ddr2_dqs1_h[0]
      - ddr2_dqs1_h[1]
      - ddr2_dqs1_h[2]
      - ddr2_dqs1_h[3]
      - ddr2_dqs1_h[4]
      - ddr2_dqs1_h[5]
      - ddr2_dqs1_h[6]
      - ddr2_dqs1_h[7]
      - ddr2_dqs1_h[8]
      - ddr2_dqs1_l[0]
      - ddr2_dqs1_l[1]
      - ddr2_dqs1_l[2]
      - ddr2_dqs1_l[3]
      - ddr2_dqs1_l[4]
      - ddr2_dqs1_l[5]
      - ddr2_dqs1_l[6]
      - ddr2_dqs1_l[7]
      - ddr2_dqs1_l[8]
      - ddr2_err_alert_n
      - ddr2_odt0[0]
      - ddr2_odt0[1]
      - ddr2_odt1[0]
      - ddr2_odt1[1]
      - ddr2_par
      - ddr2_ras_n_a16
      - ddr2_reset_n
      - ddr2_we_n_a14
      - ddr3_a14_bg0
      - ddr3_a15_bg1
      - ddr3_a17
      - ddr3_a[0]
      - ddr3_a[10]
      - ddr3_a[11]
      - ddr3_a[12]
      - ddr3_a[13]
      - ddr3_a[1]
      - ddr3_a[2]
      - ddr3_a[3]
      - ddr3_a[4]
      - ddr3_a[5]
      - ddr3_a[6]
      - ddr3_a[7]
      - ddr3_a[8]
      - ddr3_a[9]
      - ddr3_act_n
      - ddr3_ba2_ten
      - ddr3_ba[0]
      - ddr3_ba[1]
      - ddr3_cas_n_a15
      - ddr3_ck_h[0]
      - ddr3_ck_h[1]
      - ddr3_ck_h[2]
      - ddr3_ck_h[3]
      - ddr3_ck_l[0]
      - ddr3_ck_l[1]
      - ddr3_ck_l[2]
      - ddr3_ck_l[3]
      - ddr3_cs0_n[0]
      - ddr3_cs0_n[1]
      - ddr3_cs1_n[0]
      - ddr3_cs1_n[1]
      - ddr3_dimm0cke[0]
      - ddr3_dimm0cke[1]
      - ddr3_dimm1cke[0]
      - ddr3_dimm1cke[1]
      - ddr3_dq[0]
      - ddr3_dq[10]
      - ddr3_dq[11]
      - ddr3_dq[12]
      - ddr3_dq[13]
      - ddr3_dq[14]
      - ddr3_dq[15]
      - ddr3_dq[16]
      - ddr3_dq[17]
      - ddr3_dq[18]
      - ddr3_dq[19]
      - ddr3_dq[1]
      - ddr3_dq[20]
      - ddr3_dq[21]
      - ddr3_dq[22]
      - ddr3_dq[23]
      - ddr3_dq[24]
      - ddr3_dq[25]
      - ddr3_dq[26]
      - ddr3_dq[27]
      - ddr3_dq[28]
      - ddr3_dq[29]
      - ddr3_dq[2]
      - ddr3_dq[30]
      - ddr3_dq[31]
      - ddr3_dq[32]
      - ddr3_dq[33]
      - ddr3_dq[34]
      - ddr3_dq[35]
      - ddr3_dq[36]
      - ddr3_dq[37]
      - ddr3_dq[38]
      - ddr3_dq[39]
      - ddr3_dq[3]
      - ddr3_dq[40]
      - ddr3_dq[41]
      - ddr3_dq[42]
      - ddr3_dq[43]
      - ddr3_dq[44]
      - ddr3_dq[45]
      - ddr3_dq[46]
      - ddr3_dq[47]
      - ddr3_dq[48]
      - ddr3_dq[49]
      - ddr3_dq[4]
      - ddr3_dq[50]
      - ddr3_dq[51]
      - ddr3_dq[52]
      - ddr3_dq[53]
      - ddr3_dq[54]
      - ddr3_dq[55]
      - ddr3_dq[56]
      - ddr3_dq[57]
      - ddr3_dq[58]
      - ddr3_dq[59]
      - ddr3_dq[5]
      - ddr3_dq[60]
      - ddr3_dq[61]
      - ddr3_dq[62]
      - ddr3_dq[63]
      - ddr3_dq[64]
      - ddr3_dq[65]
      - ddr3_dq[66]
      - ddr3_dq[67]
      - ddr3_dq[68]
      - ddr3_dq[69]
      - ddr3_dq[6]
      - ddr3_dq[70]
      - ddr3_dq[71]
      - ddr3_dq[7]
      - ddr3_dq[8]
      - ddr3_dq[9]
      - ddr3_dqs0_h[0]
      - ddr3_dqs0_h[1]
      - ddr3_dqs0_h[2]
      - ddr3_dqs0_h[3]
      - ddr3_dqs0_h[4]
      - ddr3_dqs0_h[5]
      - ddr3_dqs0_h[6]
      - ddr3_dqs0_h[7]
      - ddr3_dqs0_h[8]
      - ddr3_dqs0_l[0]
      - ddr3_dqs0_l[1]
      - ddr3_dqs0_l[2]
      - ddr3_dqs0_l[3]
      - ddr3_dqs0_l[4]
      - ddr3_dqs0_l[5]
      - ddr3_dqs0_l[6]
      - ddr3_dqs0_l[7]
      - ddr3_dqs0_l[8]
      - ddr3_dqs1_h[0]
      - ddr3_dqs1_h[1]
      - ddr3_dqs1_h[2]
      - ddr3_dqs1_h[3]
      - ddr3_dqs1_h[4]
      - ddr3_dqs1_h[5]
      - ddr3_dqs1_h[6]
      - ddr3_dqs1_h[7]
      - ddr3_dqs1_h[8]
      - ddr3_dqs1_l[0]
      - ddr3_dqs1_l[1]
      - ddr3_dqs1_l[2]
      - ddr3_dqs1_l[3]
      - ddr3_dqs1_l[4]
      - ddr3_dqs1_l[5]
      - ddr3_dqs1_l[6]
      - ddr3_dqs1_l[7]
      - ddr3_dqs1_l[8]
      - ddr3_err_alert_n
      - ddr3_odt0[0]
      - ddr3_odt0[1]
      - ddr3_odt1[0]
      - ddr3_odt1[1]
      - ddr3_par
      - ddr3_ras_n_a16
      - ddr3_reset_n
      - ddr3_we_n_a14
      - ddr_pll_bypass
      - efuse_en_n
      - emmc_clk
      - emmc_cmd[0]
      - emmc_cmd[1]
      - emmc_cmd[2]
      - emmc_dat[0]
      - emmc_dat[1]
      - emmc_dat[2]
      - emmc_dat[3]
      - emmc_dat[4]
      - emmc_dat[5]
      - emmc_dat[6]
      - emmc_dat[7]
      - gpi_gpio[0]
      - gpi_gpio[10]
      - gpi_gpio[11]
      - gpi_gpio[12]
      - gpi_gpio[13]
      - gpi_gpio[14]
      - gpi_gpio[15]
      - gpi_gpio[16]
      - gpi_gpio[17]
      - gpi_gpio[18]
      - gpi_gpio[19]
      - gpi_gpio[1]
      - gpi_gpio[20]
      - gpi_gpio[21]
      - gpi_gpio[22]
      - gpi_gpio[23]
      - gpi_gpio[24]
      - gpi_gpio[25]
      - gpi_gpio[26]
      - gpi_gpio[27]
      - gpi_gpio[28]
      - gpi_gpio[29]
      - gpi_gpio[2]
      - gpi_gpio[30]
      - gpi_gpio[31]
      - gpi_gpio[32]
      - gpi_gpio[33]
      - gpi_gpio[34]
      - gpi_gpio[35]
      - gpi_gpio[36]
      - gpi_gpio[37]
      - gpi_gpio[38]
      - gpi_gpio[39]
      - gpi_gpio[3]
      - gpi_gpio[40]
      - gpi_gpio[41]
      - gpi_gpio[42]
      - gpi_gpio[43]
      - gpi_gpio[44]
      - gpi_gpio[45]
      - gpi_gpio[46]
      - gpi_gpio[47]
      - gpi_gpio[48]
      - gpi_gpio[49]
      - gpi_gpio[4]
      - gpi_gpio[50]
      - gpi_gpio[5]
      - gpi_gpio[6]
      - gpi_gpio[7]
      - gpi_gpio[8]
      - gpi_gpio[9]
      - msc_clkout
      - msc_clkout_ena
      - msc_scan_enable
      - msc_sys_clkout
      - msc_tns_clkout
      - ncsi_crs_dv
      - ncsi_rx_er
      - ncsi_rxd[0]
      - ncsi_rxd[1]
      - ncsi_tx_en
      - ncsi_txd[0]
      - ncsi_txd[1]
      - oci0_amon
      - oci0_dmon
      - oci0_dmonb
      - oci1_amon
      - oci1_dmon
      - oci1_dmonb
      - oci2_amon
      - oci2_dmon
      - oci2_dmonb
      - oci2_lnk1
      - oci3_amon
      - oci3_dmon
      - oci3_dmonb
      - oci3_lnk1
      - oci4_amon
      - oci4_dmon
      - oci4_dmonb
      - oci5_amon
      - oci5_dmon
      - oci5_dmonb
      - oci_fixed_node
      - oci_node_id[0]
      - oci_node_id[1]
      - oci_spd[0]
      - oci_spd[1]
      - oci_spd[2]
      - oci_spd[3]
      - perst0_n
      - perst1_n
      - perst2_n
      - perst3_n
      - perst4_n
      - perst5_n
      - pll_bypass
      - pll_dcok
      - pll_mul[0]
      - pll_mul[1]
      - pll_mul[2]
      - pll_mul[3]
      - pll_mul[4]
      - pll_mul[5]
      - pnr_pll_mul[0]
      - pnr_pll_mul[1]
      - pnr_pll_mul[2]
      - pnr_pll_mul[3]
      - pnr_pll_mul[4]
      - qlm0_amon
      - qlm0_dmon
      - qlm0_dmonb
      - qlm0_rxn[0]
      - qlm0_rxn[1]
      - qlm0_rxn[2]
      - qlm0_rxn[3]
      - qlm0_rxp[0]
      - qlm0_rxp[1]
      - qlm0_rxp[2]
      - qlm0_rxp[3]
      - qlm0_txn[0]
      - qlm0_txn[1]
      - qlm0_txn[2]
      - qlm0_txn[3]
      - qlm0_txp[0]
      - qlm0_txp[1]
      - qlm0_txp[2]
      - qlm0_txp[3]
      - qlm1_amon
      - qlm1_dmon
      - qlm1_dmonb
      - qlm1_rxn[0]
      - qlm1_rxn[1]
      - qlm1_rxn[2]
      - qlm1_rxn[3]
      - qlm1_rxp[0]
      - qlm1_rxp[1]
      - qlm1_rxp[2]
      - qlm1_rxp[3]
      - qlm1_txn[0]
      - qlm1_txn[1]
      - qlm1_txn[2]
      - qlm1_txn[3]
      - qlm1_txp[0]
      - qlm1_txp[1]
      - qlm1_txp[2]
      - qlm1_txp[3]
      - qlm2_amon
      - qlm2_dmon
      - qlm2_dmonb
      - qlm2_rxn[0]
      - qlm2_rxn[1]
      - qlm2_rxn[2]
      - qlm2_rxn[3]
      - qlm2_rxp[0]
      - qlm2_rxp[1]
      - qlm2_rxp[2]
      - qlm2_rxp[3]
      - qlm2_txn[0]
      - qlm2_txn[1]
      - qlm2_txn[2]
      - qlm2_txn[3]
      - qlm2_txp[0]
      - qlm2_txp[1]
      - qlm2_txp[2]
      - qlm2_txp[3]
      - qlm3_amon
      - qlm3_dmon
      - qlm3_dmonb
      - qlm3_rxn[0]
      - qlm3_rxn[1]
      - qlm3_rxn[2]
      - qlm3_rxn[3]
      - qlm3_rxp[0]
      - qlm3_rxp[1]
      - qlm3_rxp[2]
      - qlm3_rxp[3]
      - qlm3_txn[0]
      - qlm3_txn[1]
      - qlm3_txn[2]
      - qlm3_txn[3]
      - qlm3_txp[0]
      - qlm3_txp[1]
      - qlm3_txp[2]
      - qlm3_txp[3]
      - qlm4_amon
      - qlm4_dmon
      - qlm4_dmonb
      - qlm4_rxn[0]
      - qlm4_rxn[1]
      - qlm4_rxn[2]
      - qlm4_rxn[3]
      - qlm4_rxp[0]
      - qlm4_rxp[1]
      - qlm4_rxp[2]
      - qlm4_rxp[3]
      - qlm4_txn[0]
      - qlm4_txn[1]
      - qlm4_txn[2]
      - qlm4_txn[3]
      - qlm4_txp[0]
      - qlm4_txp[1]
      - qlm4_txp[2]
      - qlm4_txp[3]
      - qlm5_amon
      - qlm5_dmon
      - qlm5_dmonb
      - qlm5_rxn[0]
      - qlm5_rxn[1]
      - qlm5_rxn[2]
      - qlm5_rxn[3]
      - qlm5_rxp[0]
      - qlm5_rxp[1]
      - qlm5_rxp[2]
      - qlm5_rxp[3]
      - qlm5_txn[0]
      - qlm5_txn[1]
      - qlm5_txn[2]
      - qlm5_txn[3]
      - qlm5_txp[0]
      - qlm5_txp[1]
      - qlm5_txp[2]
      - qlm5_txp[3]
      - qlm6_amon
      - qlm6_dmon
      - qlm6_dmonb
      - qlm6_rxn[0]
      - qlm6_rxn[1]
      - qlm6_rxn[2]
      - qlm6_rxn[3]
      - qlm6_rxp[0]
      - qlm6_rxp[1]
      - qlm6_rxp[2]
      - qlm6_rxp[3]
      - qlm6_txn[0]
      - qlm6_txn[1]
      - qlm6_txn[2]
      - qlm6_txn[3]
      - qlm6_txp[0]
      - qlm6_txp[1]
      - qlm6_txp[2]
      - qlm6_txp[3]
      - qlm7_amon
      - qlm7_dmon
      - qlm7_dmonb
      - qlm7_rxn[0]
      - qlm7_rxn[1]
      - qlm7_rxn[2]
      - qlm7_rxn[3]
      - qlm7_rxp[0]
      - qlm7_rxp[1]
      - qlm7_rxp[2]
      - qlm7_rxp[3]
      - qlm7_txn[0]
      - qlm7_txn[1]
      - qlm7_txn[2]
      - qlm7_txn[3]
      - qlm7_txp[0]
      - qlm7_txp[1]
      - qlm7_txp[2]
      - qlm7_txp[3]
      - smi0_mdc
      - smi0_mdio
      - smi1_mdc
      - smi1_mdio
      - spi_ck
      - spi_cs[0]
      - spi_cs[1]
      - spi_miso
      - spi_mosi
      - thermal_d_n
      - thermal_d_p
      - thermal_trip_n
      - tws0_scl
      - tws0_sda
      - tws1_scl
      - tws1_sda
      - tws2_scl
      - tws2_sda
      - tws3_scl
      - tws3_sda
      - tws4_scl
      - tws4_sda
      - tws5_scl
      - tws5_sda
      - uart0_cts_n
      - uart0_rts_n
      - uart0_sin
      - uart0_sout
      - uart1_cts_n
      - uart1_rts_n
      - uart1_sin
      - uart1_sout
      - usb0_analog_test
      - usb0_dm
      - usb0_dp
      - usb0_ssrx_m
      - usb0_ssrx_p
      - usb0_sstx_m
      - usb0_sstx_p
      - usb1_analog_test
      - usb1_dm
      - usb1_dp
      - usb1_ssrx_m
      - usb1_ssrx_p
      - usb1_sstx_m
      - usb1_sstx_p
      - vdd_iosupplysel
      - vdd_smisupplysel
      - vrm_i2_clk
      - vrm_i2_data

# groups
# ======
#
# Aliases for lists of pins. May help more compact notation.

groups:
  atest: [atest_east, atest_west]

all'pins:
 - atest_east
 - atest_west
 - chip_reset_n
 - chip_reset_out_n
 - ddr0_a14_bg0
 - ddr0_a15_bg1
 - ddr0_a17
 - ddr0_a[0]
 - ddr0_a[10]
 - ddr0_a[11]
 - ddr0_a[12]
 - ddr0_a[13]
 - ddr0_a[1]
 - ddr0_a[2]
 - ddr0_a[3]
 - ddr0_a[4]
 - ddr0_a[5]
 - ddr0_a[6]
 - ddr0_a[7]
 - ddr0_a[8]
 - ddr0_a[9]
 - ddr0_act_n
 - ddr0_ba2_ten
 - ddr0_ba[0]
 - ddr0_ba[1]
 - ddr0_cas_n_a15
 - ddr0_ck_h[0]
 - ddr0_ck_h[1]
 - ddr0_ck_h[2]
 - ddr0_ck_h[3]
 - ddr0_ck_l[0]
 - ddr0_ck_l[1]
 - ddr0_ck_l[2]
 - ddr0_ck_l[3]
 - ddr0_cs0_n[0]
 - ddr0_cs0_n[1]
 - ddr0_cs1_n[0]
 - ddr0_cs1_n[1]
 - ddr0_dimm0cke[0]
 - ddr0_dimm0cke[1]
 - ddr0_dimm1cke[0]
 - ddr0_dimm1cke[1]
 - ddr0_dq[0]
 - ddr0_dq[10]
 - ddr0_dq[11]
 - ddr0_dq[12]
 - ddr0_dq[13]
 - ddr0_dq[14]
 - ddr0_dq[15]
 - ddr0_dq[16]
 - ddr0_dq[17]
 - ddr0_dq[18]
 - ddr0_dq[19]
 - ddr0_dq[1]
 - ddr0_dq[20]
 - ddr0_dq[21]
 - ddr0_dq[22]
 - ddr0_dq[23]
 - ddr0_dq[24]
 - ddr0_dq[25]
 - ddr0_dq[26]
 - ddr0_dq[27]
 - ddr0_dq[28]
 - ddr0_dq[29]
 - ddr0_dq[2]
 - ddr0_dq[30]
 - ddr0_dq[31]
 - ddr0_dq[32]
 - ddr0_dq[33]
 - ddr0_dq[34]
 - ddr0_dq[35]
 - ddr0_dq[36]
 - ddr0_dq[37]
 - ddr0_dq[38]
 - ddr0_dq[39]
 - ddr0_dq[3]
 - ddr0_dq[40]
 - ddr0_dq[41]
 - ddr0_dq[42]
 - ddr0_dq[43]
 - ddr0_dq[44]
 - ddr0_dq[45]
 - ddr0_dq[46]
 - ddr0_dq[47]
 - ddr0_dq[48]
 - ddr0_dq[49]
 - ddr0_dq[4]
 - ddr0_dq[50]
 - ddr0_dq[51]
 - ddr0_dq[52]
 - ddr0_dq[53]
 - ddr0_dq[54]
 - ddr0_dq[55]
 - ddr0_dq[56]
 - ddr0_dq[57]
 - ddr0_dq[58]
 - ddr0_dq[59]
 - ddr0_dq[5]
 - ddr0_dq[60]
 - ddr0_dq[61]
 - ddr0_dq[62]
 - ddr0_dq[63]
 - ddr0_dq[64]
 - ddr0_dq[65]
 - ddr0_dq[66]
 - ddr0_dq[67]
 - ddr0_dq[68]
 - ddr0_dq[69]
 - ddr0_dq[6]
 - ddr0_dq[70]
 - ddr0_dq[71]
 - ddr0_dq[7]
 - ddr0_dq[8]
 - ddr0_dq[9]
 - ddr0_dqs0_h[0]
 - ddr0_dqs0_h[1]
 - ddr0_dqs0_h[2]
 - ddr0_dqs0_h[3]
 - ddr0_dqs0_h[4]
 - ddr0_dqs0_h[5]
 - ddr0_dqs0_h[6]
 - ddr0_dqs0_h[7]
 - ddr0_dqs0_h[8]
 - ddr0_dqs0_l[0]
 - ddr0_dqs0_l[1]
 - ddr0_dqs0_l[2]
 - ddr0_dqs0_l[3]
 - ddr0_dqs0_l[4]
 - ddr0_dqs0_l[5]
 - ddr0_dqs0_l[6]
 - ddr0_dqs0_l[7]
 - ddr0_dqs0_l[8]
 - ddr0_dqs1_h[0]
 - ddr0_dqs1_h[1]
 - ddr0_dqs1_h[2]
 - ddr0_dqs1_h[3]
 - ddr0_dqs1_h[4]
 - ddr0_dqs1_h[5]
 - ddr0_dqs1_h[6]
 - ddr0_dqs1_h[7]
 - ddr0_dqs1_h[8]
 - ddr0_dqs1_l[0]
 - ddr0_dqs1_l[1]
 - ddr0_dqs1_l[2]
 - ddr0_dqs1_l[3]
 - ddr0_dqs1_l[4]
 - ddr0_dqs1_l[5]
 - ddr0_dqs1_l[6]
 - ddr0_dqs1_l[7]
 - ddr0_dqs1_l[8]
 - ddr0_err_alert_n
 - ddr0_odt0[0]
 - ddr0_odt0[1]
 - ddr0_odt1[0]
 - ddr0_odt1[1]
 - ddr0_par
 - ddr0_ras_n_a16
 - ddr0_reset_n
 - ddr0_we_n_a14
 - ddr1_a14_bg0
 - ddr1_a15_bg1
 - ddr1_a17
 - ddr1_a[0]
 - ddr1_a[10]
 - ddr1_a[11]
 - ddr1_a[12]
 - ddr1_a[13]
 - ddr1_a[1]
 - ddr1_a[2]
 - ddr1_a[3]
 - ddr1_a[4]
 - ddr1_a[5]
 - ddr1_a[6]
 - ddr1_a[7]
 - ddr1_a[8]
 - ddr1_a[9]
 - ddr1_act_n
 - ddr1_ba2_ten
 - ddr1_ba[0]
 - ddr1_ba[1]
 - ddr1_cas_n_a15
 - ddr1_ck_h[0]
 - ddr1_ck_h[1]
 - ddr1_ck_h[2]
 - ddr1_ck_h[3]
 - ddr1_ck_l[0]
 - ddr1_ck_l[1]
 - ddr1_ck_l[2]
 - ddr1_ck_l[3]
 - ddr1_cs0_n[0]
 - ddr1_cs0_n[1]
 - ddr1_cs1_n[0]
 - ddr1_cs1_n[1]
 - ddr1_dimm0cke[0]
 - ddr1_dimm0cke[1]
 - ddr1_dimm1cke[0]
 - ddr1_dimm1cke[1]
 - ddr1_dq[0]
 - ddr1_dq[10]
 - ddr1_dq[11]
 - ddr1_dq[12]
 - ddr1_dq[13]
 - ddr1_dq[14]
 - ddr1_dq[15]
 - ddr1_dq[16]
 - ddr1_dq[17]
 - ddr1_dq[18]
 - ddr1_dq[19]
 - ddr1_dq[1]
 - ddr1_dq[20]
 - ddr1_dq[21]
 - ddr1_dq[22]
 - ddr1_dq[23]
 - ddr1_dq[24]
 - ddr1_dq[25]
 - ddr1_dq[26]
 - ddr1_dq[27]
 - ddr1_dq[28]
 - ddr1_dq[29]
 - ddr1_dq[2]
 - ddr1_dq[30]
 - ddr1_dq[31]
 - ddr1_dq[32]
 - ddr1_dq[33]
 - ddr1_dq[34]
 - ddr1_dq[35]
 - ddr1_dq[36]
 - ddr1_dq[37]
 - ddr1_dq[38]
 - ddr1_dq[39]
 - ddr1_dq[3]
 - ddr1_dq[40]
 - ddr1_dq[41]
 - ddr1_dq[42]
 - ddr1_dq[43]
 - ddr1_dq[44]
 - ddr1_dq[45]
 - ddr1_dq[46]
 - ddr1_dq[47]
 - ddr1_dq[48]
 - ddr1_dq[49]
 - ddr1_dq[4]
 - ddr1_dq[50]
 - ddr1_dq[51]
 - ddr1_dq[52]
 - ddr1_dq[53]
 - ddr1_dq[54]
 - ddr1_dq[55]
 - ddr1_dq[56]
 - ddr1_dq[57]
 - ddr1_dq[58]
 - ddr1_dq[59]
 - ddr1_dq[5]
 - ddr1_dq[60]
 - ddr1_dq[61]
 - ddr1_dq[62]
 - ddr1_dq[63]
 - ddr1_dq[64]
 - ddr1_dq[65]
 - ddr1_dq[66]
 - ddr1_dq[67]
 - ddr1_dq[68]
 - ddr1_dq[69]
 - ddr1_dq[6]
 - ddr1_dq[70]
 - ddr1_dq[71]
 - ddr1_dq[7]
 - ddr1_dq[8]
 - ddr1_dq[9]
 - ddr1_dqs0_h[0]
 - ddr1_dqs0_h[1]
 - ddr1_dqs0_h[2]
 - ddr1_dqs0_h[3]
 - ddr1_dqs0_h[4]
 - ddr1_dqs0_h[5]
 - ddr1_dqs0_h[6]
 - ddr1_dqs0_h[7]
 - ddr1_dqs0_h[8]
 - ddr1_dqs0_l[0]
 - ddr1_dqs0_l[1]
 - ddr1_dqs0_l[2]
 - ddr1_dqs0_l[3]
 - ddr1_dqs0_l[4]
 - ddr1_dqs0_l[5]
 - ddr1_dqs0_l[6]
 - ddr1_dqs0_l[7]
 - ddr1_dqs0_l[8]
 - ddr1_dqs1_h[0]
 - ddr1_dqs1_h[1]
 - ddr1_dqs1_h[2]
 - ddr1_dqs1_h[3]
 - ddr1_dqs1_h[4]
 - ddr1_dqs1_h[5]
 - ddr1_dqs1_h[6]
 - ddr1_dqs1_h[7]
 - ddr1_dqs1_h[8]
 - ddr1_dqs1_l[0]
 - ddr1_dqs1_l[1]
 - ddr1_dqs1_l[2]
 - ddr1_dqs1_l[3]
 - ddr1_dqs1_l[4]
 - ddr1_dqs1_l[5]
 - ddr1_dqs1_l[6]
 - ddr1_dqs1_l[7]
 - ddr1_dqs1_l[8]
 - ddr1_err_alert_n
 - ddr1_odt0[0]
 - ddr1_odt0[1]
 - ddr1_odt1[0]
 - ddr1_odt1[1]
 - ddr1_par
 - ddr1_ras_n_a16
 - ddr1_reset_n
 - ddr1_we_n_a14
 - ddr2_a14_bg0
 - ddr2_a15_bg1
 - ddr2_a17
 - ddr2_a[0]
 - ddr2_a[10]
 - ddr2_a[11]
 - ddr2_a[12]
 - ddr2_a[13]
 - ddr2_a[1]
 - ddr2_a[2]
 - ddr2_a[3]
 - ddr2_a[4]
 - ddr2_a[5]
 - ddr2_a[6]
 - ddr2_a[7]
 - ddr2_a[8]
 - ddr2_a[9]
 - ddr2_act_n
 - ddr2_ba2_ten
 - ddr2_ba[0]
 - ddr2_ba[1]
 - ddr2_cas_n_a15
 - ddr2_ck_h[0]
 - ddr2_ck_h[1]
 - ddr2_ck_h[2]
 - ddr2_ck_h[3]
 - ddr2_ck_l[0]
 - ddr2_ck_l[1]
 - ddr2_ck_l[2]
 - ddr2_ck_l[3]
 - ddr2_cs0_n[0]
 - ddr2_cs0_n[1]
 - ddr2_cs1_n[0]
 - ddr2_cs1_n[1]
 - ddr2_dimm0cke[0]
 - ddr2_dimm0cke[1]
 - ddr2_dimm1cke[0]
 - ddr2_dimm1cke[1]
 - ddr2_dq[0]
 - ddr2_dq[10]
 - ddr2_dq[11]
 - ddr2_dq[12]
 - ddr2_dq[13]
 - ddr2_dq[14]
 - ddr2_dq[15]
 - ddr2_dq[16]
 - ddr2_dq[17]
 - ddr2_dq[18]
 - ddr2_dq[19]
 - ddr2_dq[1]
 - ddr2_dq[20]
 - ddr2_dq[21]
 - ddr2_dq[22]
 - ddr2_dq[23]
 - ddr2_dq[24]
 - ddr2_dq[25]
 - ddr2_dq[26]
 - ddr2_dq[27]
 - ddr2_dq[28]
 - ddr2_dq[29]
 - ddr2_dq[2]
 - ddr2_dq[30]
 - ddr2_dq[31]
 - ddr2_dq[32]
 - ddr2_dq[33]
 - ddr2_dq[34]
 - ddr2_dq[35]
 - ddr2_dq[36]
 - ddr2_dq[37]
 - ddr2_dq[38]
 - ddr2_dq[39]
 - ddr2_dq[3]
 - ddr2_dq[40]
 - ddr2_dq[41]
 - ddr2_dq[42]
 - ddr2_dq[43]
 - ddr2_dq[44]
 - ddr2_dq[45]
 - ddr2_dq[46]
 - ddr2_dq[47]
 - ddr2_dq[48]
 - ddr2_dq[49]
 - ddr2_dq[4]
 - ddr2_dq[50]
 - ddr2_dq[51]
 - ddr2_dq[52]
 - ddr2_dq[53]
 - ddr2_dq[54]
 - ddr2_dq[55]
 - ddr2_dq[56]
 - ddr2_dq[57]
 - ddr2_dq[58]
 - ddr2_dq[59]
 - ddr2_dq[5]
 - ddr2_dq[60]
 - ddr2_dq[61]
 - ddr2_dq[62]
 - ddr2_dq[63]
 - ddr2_dq[64]
 - ddr2_dq[65]
 - ddr2_dq[66]
 - ddr2_dq[67]
 - ddr2_dq[68]
 - ddr2_dq[69]
 - ddr2_dq[6]
 - ddr2_dq[70]
 - ddr2_dq[71]
 - ddr2_dq[7]
 - ddr2_dq[8]
 - ddr2_dq[9]
 - ddr2_dqs0_h[0]
 - ddr2_dqs0_h[1]
 - ddr2_dqs0_h[2]
 - ddr2_dqs0_h[3]
 - ddr2_dqs0_h[4]
 - ddr2_dqs0_h[5]
 - ddr2_dqs0_h[6]
 - ddr2_dqs0_h[7]
 - ddr2_dqs0_h[8]
 - ddr2_dqs0_l[0]
 - ddr2_dqs0_l[1]
 - ddr2_dqs0_l[2]
 - ddr2_dqs0_l[3]
 - ddr2_dqs0_l[4]
 - ddr2_dqs0_l[5]
 - ddr2_dqs0_l[6]
 - ddr2_dqs0_l[7]
 - ddr2_dqs0_l[8]
 - ddr2_dqs1_h[0]
 - ddr2_dqs1_h[1]
 - ddr2_dqs1_h[2]
 - ddr2_dqs1_h[3]
 - ddr2_dqs1_h[4]
 - ddr2_dqs1_h[5]
 - ddr2_dqs1_h[6]
 - ddr2_dqs1_h[7]
 - ddr2_dqs1_h[8]
 - ddr2_dqs1_l[0]
 - ddr2_dqs1_l[1]
 - ddr2_dqs1_l[2]
 - ddr2_dqs1_l[3]
 - ddr2_dqs1_l[4]
 - ddr2_dqs1_l[5]
 - ddr2_dqs1_l[6]
 - ddr2_dqs1_l[7]
 - ddr2_dqs1_l[8]
 - ddr2_err_alert_n
 - ddr2_odt0[0]
 - ddr2_odt0[1]
 - ddr2_odt1[0]
 - ddr2_odt1[1]
 - ddr2_par
 - ddr2_ras_n_a16
 - ddr2_reset_n
 - ddr2_we_n_a14
 - ddr3_a14_bg0
 - ddr3_a15_bg1
 - ddr3_a17
 - ddr3_a[0]
 - ddr3_a[10]
 - ddr3_a[11]
 - ddr3_a[12]
 - ddr3_a[13]
 - ddr3_a[1]
 - ddr3_a[2]
 - ddr3_a[3]
 - ddr3_a[4]
 - ddr3_a[5]
 - ddr3_a[6]
 - ddr3_a[7]
 - ddr3_a[8]
 - ddr3_a[9]
 - ddr3_act_n
 - ddr3_ba2_ten
 - ddr3_ba[0]
 - ddr3_ba[1]
 - ddr3_cas_n_a15
 - ddr3_ck_h[0]
 - ddr3_ck_h[1]
 - ddr3_ck_h[2]
 - ddr3_ck_h[3]
 - ddr3_ck_l[0]
 - ddr3_ck_l[1]
 - ddr3_ck_l[2]
 - ddr3_ck_l[3]
 - ddr3_cs0_n[0]
 - ddr3_cs0_n[1]
 - ddr3_cs1_n[0]
 - ddr3_cs1_n[1]
 - ddr3_dimm0cke[0]
 - ddr3_dimm0cke[1]
 - ddr3_dimm1cke[0]
 - ddr3_dimm1cke[1]
 - ddr3_dq[0]
 - ddr3_dq[10]
 - ddr3_dq[11]
 - ddr3_dq[12]
 - ddr3_dq[13]
 - ddr3_dq[14]
 - ddr3_dq[15]
 - ddr3_dq[16]
 - ddr3_dq[17]
 - ddr3_dq[18]
 - ddr3_dq[19]
 - ddr3_dq[1]
 - ddr3_dq[20]
 - ddr3_dq[21]
 - ddr3_dq[22]
 - ddr3_dq[23]
 - ddr3_dq[24]
 - ddr3_dq[25]
 - ddr3_dq[26]
 - ddr3_dq[27]
 - ddr3_dq[28]
 - ddr3_dq[29]
 - ddr3_dq[2]
 - ddr3_dq[30]
 - ddr3_dq[31]
 - ddr3_dq[32]
 - ddr3_dq[33]
 - ddr3_dq[34]
 - ddr3_dq[35]
 - ddr3_dq[36]
 - ddr3_dq[37]
 - ddr3_dq[38]
 - ddr3_dq[39]
 - ddr3_dq[3]
 - ddr3_dq[40]
 - ddr3_dq[41]
 - ddr3_dq[42]
 - ddr3_dq[43]
 - ddr3_dq[44]
 - ddr3_dq[45]
 - ddr3_dq[46]
 - ddr3_dq[47]
 - ddr3_dq[48]
 - ddr3_dq[49]
 - ddr3_dq[4]
 - ddr3_dq[50]
 - ddr3_dq[51]
 - ddr3_dq[52]
 - ddr3_dq[53]
 - ddr3_dq[54]
 - ddr3_dq[55]
 - ddr3_dq[56]
 - ddr3_dq[57]
 - ddr3_dq[58]
 - ddr3_dq[59]
 - ddr3_dq[5]
 - ddr3_dq[60]
 - ddr3_dq[61]
 - ddr3_dq[62]
 - ddr3_dq[63]
 - ddr3_dq[64]
 - ddr3_dq[65]
 - ddr3_dq[66]
 - ddr3_dq[67]
 - ddr3_dq[68]
 - ddr3_dq[69]
 - ddr3_dq[6]
 - ddr3_dq[70]
 - ddr3_dq[71]
 - ddr3_dq[7]
 - ddr3_dq[8]
 - ddr3_dq[9]
 - ddr3_dqs0_h[0]
 - ddr3_dqs0_h[1]
 - ddr3_dqs0_h[2]
 - ddr3_dqs0_h[3]
 - ddr3_dqs0_h[4]
 - ddr3_dqs0_h[5]
 - ddr3_dqs0_h[6]
 - ddr3_dqs0_h[7]
 - ddr3_dqs0_h[8]
 - ddr3_dqs0_l[0]
 - ddr3_dqs0_l[1]
 - ddr3_dqs0_l[2]
 - ddr3_dqs0_l[3]
 - ddr3_dqs0_l[4]
 - ddr3_dqs0_l[5]
 - ddr3_dqs0_l[6]
 - ddr3_dqs0_l[7]
 - ddr3_dqs0_l[8]
 - ddr3_dqs1_h[0]
 - ddr3_dqs1_h[1]
 - ddr3_dqs1_h[2]
 - ddr3_dqs1_h[3]
 - ddr3_dqs1_h[4]
 - ddr3_dqs1_h[5]
 - ddr3_dqs1_h[6]
 - ddr3_dqs1_h[7]
 - ddr3_dqs1_h[8]
 - ddr3_dqs1_l[0]
 - ddr3_dqs1_l[1]
 - ddr3_dqs1_l[2]
 - ddr3_dqs1_l[3]
 - ddr3_dqs1_l[4]
 - ddr3_dqs1_l[5]
 - ddr3_dqs1_l[6]
 - ddr3_dqs1_l[7]
 - ddr3_dqs1_l[8]
 - ddr3_err_alert_n
 - ddr3_odt0[0]
 - ddr3_odt0[1]
 - ddr3_odt1[0]
 - ddr3_odt1[1]
 - ddr3_par
 - ddr3_ras_n_a16
 - ddr3_reset_n
 - ddr3_we_n_a14
 - ddr_pll_bypass
 - ddrn_byp_clk_h
 - ddrn_byp_clk_l
 - ddrs_byp_clk_h
 - ddrs_byp_clk_l
 - efuse_en_n
 - emmc_clk
 - emmc_cmd[0]
 - emmc_cmd[1]
 - emmc_cmd[2]
 - emmc_dat[0]
 - emmc_dat[1]
 - emmc_dat[2]
 - emmc_dat[3]
 - emmc_dat[4]
 - emmc_dat[5]
 - emmc_dat[6]
 - emmc_dat[7]
 - gpi_gpio[0]
 - gpi_gpio[10]
 - gpi_gpio[11]
 - gpi_gpio[12]
 - gpi_gpio[13]
 - gpi_gpio[14]
 - gpi_gpio[15]
 - gpi_gpio[16]
 - gpi_gpio[17]
 - gpi_gpio[18]
 - gpi_gpio[19]
 - gpi_gpio[1]
 - gpi_gpio[20]
 - gpi_gpio[21]
 - gpi_gpio[22]
 - gpi_gpio[23]
 - gpi_gpio[24]
 - gpi_gpio[25]
 - gpi_gpio[26]
 - gpi_gpio[27]
 - gpi_gpio[28]
 - gpi_gpio[29]
 - gpi_gpio[2]
 - gpi_gpio[30]
 - gpi_gpio[31]
 - gpi_gpio[32]
 - gpi_gpio[33]
 - gpi_gpio[34]
 - gpi_gpio[35]
 - gpi_gpio[36]
 - gpi_gpio[37]
 - gpi_gpio[38]
 - gpi_gpio[39]
 - gpi_gpio[3]
 - gpi_gpio[40]
 - gpi_gpio[41]
 - gpi_gpio[42]
 - gpi_gpio[43]
 - gpi_gpio[44]
 - gpi_gpio[45]
 - gpi_gpio[46]
 - gpi_gpio[47]
 - gpi_gpio[48]
 - gpi_gpio[49]
 - gpi_gpio[4]
 - gpi_gpio[50]
 - gpi_gpio[5]
 - gpi_gpio[6]
 - gpi_gpio[7]
 - gpi_gpio[8]
 - gpi_gpio[9]
 - jtg_dap_trst_n
 - jtg_tck
 - jtg_tdi
 - jtg_tdo
 - jtg_tms
 - jtg_trst_n
 - jtg_usb_trst_n
 - msc_clkout
 - msc_clkout_ena
 - msc_scan_enable
 - msc_sys_clkout
 - msc_tns_clkout
 - ncsi_crs_dv
 - ncsi_ref_clk
 - ncsi_rx_er
 - ncsi_rxd[0]
 - ncsi_rxd[1]
 - ncsi_tx_en
 - ncsi_txd[0]
 - ncsi_txd[1]
 - oci0_amon
 - oci0_dmon
 - oci0_dmonb
 - oci1_amon
 - oci1_dmon
 - oci1_dmonb
 - oci2_amon
 - oci2_dmon
 - oci2_dmonb
 - oci2_lnk1
 - oci3_amon
 - oci3_dmon
 - oci3_dmonb
 - oci3_lnk1
 - oci4_amon
 - oci4_dmon
 - oci4_dmonb
 - oci5_amon
 - oci5_dmon
 - oci5_dmonb
 - oci_fixed_node
 - oci_node_id[0]
 - oci_node_id[1]
 - oci_spd[0]
 - oci_spd[1]
 - oci_spd[2]
 - oci_spd[3]
 - ocic_ref_clkn
 - ocic_ref_clkp
 - perst0_n
 - perst1_n
 - perst2_n
 - perst3_n
 - perst4_n
 - perst5_n
 - pll_byp_clk_h
 - pll_byp_clk_l
 - pll_bypass
 - pll_dcok
 - pll_mul[0]
 - pll_mul[1]
 - pll_mul[2]
 - pll_mul[3]
 - pll_mul[4]
 - pll_mul[5]
 - pll_ref_clk
 - pnr_pll_mul[0]
 - pnr_pll_mul[1]
 - pnr_pll_mul[2]
 - pnr_pll_mul[3]
 - pnr_pll_mul[4]
 - pnr_pllbyp_clk_h
 - pnr_pllbyp_clk_l
 - qlm0_amon
 - qlm0_dmon
 - qlm0_dmonb
 - qlm0_refclkn
 - qlm0_refclkp
 - qlm0_rxn[0]
 - qlm0_rxn[1]
 - qlm0_rxn[2]
 - qlm0_rxn[3]
 - qlm0_rxp[0]
 - qlm0_rxp[1]
 - qlm0_rxp[2]
 - qlm0_rxp[3]
 - qlm0_txn[0]
 - qlm0_txn[1]
 - qlm0_txn[2]
 - qlm0_txn[3]
 - qlm0_txp[0]
 - qlm0_txp[1]
 - qlm0_txp[2]
 - qlm0_txp[3]
 - qlm1_amon
 - qlm1_dmon
 - qlm1_dmonb
 - qlm1_refclkn
 - qlm1_refclkp
 - qlm1_rxn[0]
 - qlm1_rxn[1]
 - qlm1_rxn[2]
 - qlm1_rxn[3]
 - qlm1_rxp[0]
 - qlm1_rxp[1]
 - qlm1_rxp[2]
 - qlm1_rxp[3]
 - qlm1_txn[0]
 - qlm1_txn[1]
 - qlm1_txn[2]
 - qlm1_txn[3]
 - qlm1_txp[0]
 - qlm1_txp[1]
 - qlm1_txp[2]
 - qlm1_txp[3]
 - qlm2_amon
 - qlm2_dmon
 - qlm2_dmonb
 - qlm2_refclkn
 - qlm2_refclkp
 - qlm2_rxn[0]
 - qlm2_rxn[1]
 - qlm2_rxn[2]
 - qlm2_rxn[3]
 - qlm2_rxp[0]
 - qlm2_rxp[1]
 - qlm2_rxp[2]
 - qlm2_rxp[3]
 - qlm2_txn[0]
 - qlm2_txn[1]
 - qlm2_txn[2]
 - qlm2_txn[3]
 - qlm2_txp[0]
 - qlm2_txp[1]
 - qlm2_txp[2]
 - qlm2_txp[3]
 - qlm3_amon
 - qlm3_dmon
 - qlm3_dmonb
 - qlm3_refclkn
 - qlm3_refclkp
 - qlm3_rxn[0]
 - qlm3_rxn[1]
 - qlm3_rxn[2]
 - qlm3_rxn[3]
 - qlm3_rxp[0]
 - qlm3_rxp[1]
 - qlm3_rxp[2]
 - qlm3_rxp[3]
 - qlm3_txn[0]
 - qlm3_txn[1]
 - qlm3_txn[2]
 - qlm3_txn[3]
 - qlm3_txp[0]
 - qlm3_txp[1]
 - qlm3_txp[2]
 - qlm3_txp[3]
 - qlm4_amon
 - qlm4_dmon
 - qlm4_dmonb
 - qlm4_refclkn
 - qlm4_refclkp
 - qlm4_rxn[0]
 - qlm4_rxn[1]
 - qlm4_rxn[2]
 - qlm4_rxn[3]
 - qlm4_rxp[0]
 - qlm4_rxp[1]
 - qlm4_rxp[2]
 - qlm4_rxp[3]
 - qlm4_txn[0]
 - qlm4_txn[1]
 - qlm4_txn[2]
 - qlm4_txn[3]
 - qlm4_txp[0]
 - qlm4_txp[1]
 - qlm4_txp[2]
 - qlm4_txp[3]
 - qlm5_amon
 - qlm5_dmon
 - qlm5_dmonb
 - qlm5_refclkn
 - qlm5_refclkp
 - qlm5_rxn[0]
 - qlm5_rxn[1]
 - qlm5_rxn[2]
 - qlm5_rxn[3]
 - qlm5_rxp[0]
 - qlm5_rxp[1]
 - qlm5_rxp[2]
 - qlm5_rxp[3]
 - qlm5_txn[0]
 - qlm5_txn[1]
 - qlm5_txn[2]
 - qlm5_txn[3]
 - qlm5_txp[0]
 - qlm5_txp[1]
 - qlm5_txp[2]
 - qlm5_txp[3]
 - qlm6_amon
 - qlm6_dmon
 - qlm6_dmonb
 - qlm6_refclkn
 - qlm6_refclkp
 - qlm6_rxn[0]
 - qlm6_rxn[1]
 - qlm6_rxn[2]
 - qlm6_rxn[3]
 - qlm6_rxp[0]
 - qlm6_rxp[1]
 - qlm6_rxp[2]
 - qlm6_rxp[3]
 - qlm6_txn[0]
 - qlm6_txn[1]
 - qlm6_txn[2]
 - qlm6_txn[3]
 - qlm6_txp[0]
 - qlm6_txp[1]
 - qlm6_txp[2]
 - qlm6_txp[3]
 - qlm7_amon
 - qlm7_dmon
 - qlm7_dmonb
 - qlm7_refclkn
 - qlm7_refclkp
 - qlm7_rxn[0]
 - qlm7_rxn[1]
 - qlm7_rxn[2]
 - qlm7_rxn[3]
 - qlm7_rxp[0]
 - qlm7_rxp[1]
 - qlm7_rxp[2]
 - qlm7_rxp[3]
 - qlm7_txn[0]
 - qlm7_txn[1]
 - qlm7_txn[2]
 - qlm7_txn[3]
 - qlm7_txp[0]
 - qlm7_txp[1]
 - qlm7_txp[2]
 - qlm7_txp[3]
 - qlmc_ref_clkn[0]
 - qlmc_ref_clkn[1]
 - qlmc_ref_clkp[0]
 - qlmc_ref_clkp[1]
 - smi0_mdc
 - smi0_mdio
 - smi1_mdc
 - smi1_mdio
 - spi_ck
 - spi_cs[0]
 - spi_cs[1]
 - spi_miso
 - spi_mosi
 - thermal_d_n
 - thermal_d_p
 - thermal_trip_n
 - tns_pllbyp_clk_h
 - tns_pllbyp_clk_l
 - tws0_scl
 - tws0_sda
 - tws1_scl
 - tws1_sda
 - tws2_scl
 - tws2_sda
 - tws3_scl
 - tws3_sda
 - tws4_scl
 - tws4_sda
 - tws5_scl
 - tws5_sda
 - uart0_cts_n
 - uart0_rts_n
 - uart0_sin
 - uart0_sout
 - uart1_cts_n
 - uart1_rts_n
 - uart1_sin
 - uart1_sout
 - usb0_analog_test
 - usb0_dm
 - usb0_dp
 - usb0_ssrx_m
 - usb0_ssrx_p
 - usb0_sstx_m
 - usb0_sstx_p
 - usb1_analog_test
 - usb1_dm
 - usb1_dp
 - usb1_ssrx_m
 - usb1_ssrx_p
 - usb1_sstx_m
 - usb1_sstx_p
 - usb_refclk_m
 - usb_refclk_p
 - vdd_iosupplysel
 - vdd_smisupplysel
 - vrm_i2_clk
 - vrm_i2_data
