{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544198391834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544198391836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  7 09:59:51 2018 " "Processing started: Fri Dec  7 09:59:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544198391836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198391836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198391836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544198392128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544198392128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/decoder_2_to_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408199 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/decoder_2_to_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408200 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408200 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "practica2.bdf" "" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-function_table " "Found design unit 1: mux_4_to_1-function_table" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/mux_4_to_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408201 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/mux_4_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7_segment-led_table " "Found design unit 1: bcd_to_7_segment-led_table" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/bcd_to_7_segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7_segment " "Found entity 1: bcd_to_7_segment" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/bcd_to_7_segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica3-bdf_type " "Found design unit 1: practica3-bdf_type" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica3.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408203 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-table " "Found design unit 1: arithmetic_circuit-table" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/arithmetic_circuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408204 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/arithmetic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408204 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408205 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-table " "Found design unit 1: logic_circuit-table" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/logic_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408206 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/logic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_circuit-table " "Found design unit 1: shifter_circuit-table" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/shifter_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408206 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_circuit " "Found entity 1: shifter_circuit" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/shifter_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-function_table " "Found design unit 1: mux_2_to_1-function_table" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/mux_2_to_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/mux_2_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-function_table " "Found design unit 1: zero_detect-function_table" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/zero_detect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408208 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/zero_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica4-bdf_type " "Found design unit 1: practica4-bdf_type" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408208 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registry_file-table " "Found design unit 1: registry_file-table" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408209 ""} { "Info" "ISGN_ENTITY_NAME" "1 registry_file " "Found entity 1: registry_file" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica5-bdf_type " "Found design unit 1: practica5-bdf_type" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica5.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408210 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-table " "Found design unit 1: ram-table" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica6-bdf_type " "Found design unit 1: practica6-bdf_type" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408211 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_control-function_table " "Found design unit 1: branch_control-function_table" {  } { { "branch_control.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/branch_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408212 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/branch_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_fill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_fill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_fill-function_table " "Found design unit 1: zero_fill-function_table" {  } { { "zero_fill.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/zero_fill.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408213 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_fill " "Found entity 1: zero_fill" {  } { { "zero_fill.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/zero_fill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-function_table " "Found design unit 1: extend-function_table" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408213 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-table " "Found design unit 1: program_counter-table" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408214 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-function_table " "Found design unit 1: instruction_decoder-function_table" {  } { { "instruction_decoder.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408215 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408215 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica_final-bdf_type " "Found design unit 1: practica_final-bdf_type" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408217 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica_final " "Found entity 1: practica_final" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544198408217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198408217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica_final " "Elaborating entity \"practica_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544198408293 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BTW practica_final.vhd(159) " "VHDL Signal Declaration warning at practica_final.vhd(159): used explicit default value for signal \"BTW\" because signal was never assigned a value" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544198408296 "|practica_final"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BTR practica_final.vhd(160) " "VHDL Signal Declaration warning at practica_final.vhd(160): used explicit default value for signal \"BTR\" because signal was never assigned a value" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544198408296 "|practica_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT practica_final.vhd(189) " "Verilog HDL or VHDL warning at practica_final.vhd(189): object \"COUT\" assigned a value but never read" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408296 "|practica_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:b2v_inst_instruction_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:b2v_inst_instruction_decoder\"" {  } { { "practica_final.vhd" "b2v_inst_instruction_decoder" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:b2v_inst_branch_control " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:b2v_inst_branch_control\"" {  } { { "practica_final.vhd" "b2v_inst_branch_control" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:b2v_inst_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:b2v_inst_program_counter\"" {  } { { "practica_final.vhd" "b2v_inst_program_counter" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count program_counter.vhd(41) " "VHDL Process Statement warning at program_counter.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/program_counter.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408302 "|program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:b2v_inst_instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:b2v_inst_instruction_memory\"" {  } { { "practica_final.vhd" "b2v_inst_instruction_memory" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408305 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ANDD instruction_memory.vhd(29) " "Verilog HDL or VHDL warning at instruction_memory.vhd(29): object \"ANDD\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OOR instruction_memory.vhd(30) " "Verilog HDL or VHDL warning at instruction_memory.vhd(30): object \"OOR\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NNO instruction_memory.vhd(32) " "Verilog HDL or VHDL warning at instruction_memory.vhd(32): object \"NNO\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHL instruction_memory.vhd(35) " "Verilog HDL or VHDL warning at instruction_memory.vhd(35): object \"SHL\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408306 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI instruction_memory.vhd(37) " "Verilog HDL or VHDL warning at instruction_memory.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408307 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRN instruction_memory.vhd(41) " "Verilog HDL or VHDL warning at instruction_memory.vhd(41): object \"BRN\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/instruction_memory.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544198408307 "|practica_final|instruction_memory:b2v_inst_instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_fill zero_fill:b2v_inst_zero_fill " "Elaborating entity \"zero_fill\" for hierarchy \"zero_fill:b2v_inst_zero_fill\"" {  } { { "practica_final.vhd" "b2v_inst_zero_fill" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_inst_extend " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_inst_extend\"" {  } { { "practica_final.vhd" "b2v_inst_extend" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registry_file registry_file:b2v_inst_registry_file " "Elaborating entity \"registry_file\" for hierarchy \"registry_file:b2v_inst_registry_file\"" {  } { { "practica_final.vhd" "b2v_inst_registry_file" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408326 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(39) " "VHDL Process Statement warning at registry_file.vhd(39): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AA registry_file.vhd(39) " "VHDL Process Statement warning at registry_file.vhd(39): signal \"AA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(40) " "VHDL Process Statement warning at registry_file.vhd(40): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BA registry_file.vhd(40) " "VHDL Process Statement warning at registry_file.vhd(40): signal \"BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(41) " "VHDL Process Statement warning at registry_file.vhd(41): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIPA registry_file.vhd(41) " "VHDL Process Statement warning at registry_file.vhd(41): signal \"DIPA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/registry_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408328 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica2 practica2:b2v_inst_practica2 " "Elaborating entity \"practica2\" for hierarchy \"practica2:b2v_inst_practica2\"" {  } { { "practica_final.vhd" "b2v_inst_practica2" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 practica2:b2v_inst_practica2\|decoder_2_to_4:inst4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"practica2:b2v_inst_practica2\|decoder_2_to_4:inst4\"" {  } { { "practica2.bdf" "inst4" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { { 360 312 448 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 practica2:b2v_inst_practica2\|cont2:inst3 " "Elaborating entity \"cont2\" for hierarchy \"practica2:b2v_inst_practica2\|cont2:inst3\"" {  } { { "practica2.bdf" "inst3" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { { 216 128 280 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq practica2:b2v_inst_practica2\|div_freq:inst2 " "Elaborating entity \"div_freq\" for hierarchy \"practica2:b2v_inst_practica2\|div_freq:inst2\"" {  } { { "practica2.bdf" "inst2" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { { 216 -96 56 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7_segment practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5 " "Elaborating entity \"bcd_to_7_segment\" for hierarchy \"practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5\"" {  } { { "practica2.bdf" "inst5" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { { 176 592 736 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 practica2:b2v_inst_practica2\|mux_4_to_1:inst " "Elaborating entity \"mux_4_to_1\" for hierarchy \"practica2:b2v_inst_practica2\|mux_4_to_1:inst\"" {  } { { "practica2.bdf" "inst" { Schematic "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica2.bdf" { { 176 392 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:b2v_inst_muxb " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:b2v_inst_muxb\"" {  } { { "practica_final.vhd" "b2v_inst_muxb" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica4 practica4:b2v_inst_practica4 " "Elaborating entity \"practica4\" for hierarchy \"practica4:b2v_inst_practica4\"" {  } { { "practica_final.vhd" "b2v_inst_practica4" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit practica4:b2v_inst_practica4\|arithmetic_circuit:b2v_instac_a " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|arithmetic_circuit:b2v_instac_a\"" {  } { { "practica4.vhd" "b2v_instac_a" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit practica4:b2v_inst_practica4\|logic_circuit:b2v_instac_l " "Elaborating entity \"logic_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|logic_circuit:b2v_instac_l\"" {  } { { "practica4.vhd" "b2v_instac_l" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_circuit practica4:b2v_inst_practica4\|shifter_circuit:b2v_instac_s " "Elaborating entity \"shifter_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|shifter_circuit:b2v_instac_s\"" {  } { { "practica4.vhd" "b2v_instac_s" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect practica4:b2v_inst_practica4\|zero_detect:b2v_instac_zero " "Elaborating entity \"zero_detect\" for hierarchy \"practica4:b2v_inst_practica4\|zero_detect:b2v_instac_zero\"" {  } { { "practica4.vhd" "b2v_instac_zero" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica4.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:b2v_inst_ram " "Elaborating entity \"ram\" for hierarchy \"ram:b2v_inst_ram\"" {  } { { "practica_final.vhd" "b2v_inst_ram" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/practica_final.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198408344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ram.vhd(47) " "VHDL Process Statement warning at ram.vhd(47): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/ram.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408420 "|practica_final|ram:b2v_inst_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS ram.vhd(47) " "VHDL Process Statement warning at ram.vhd(47): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/final/Logic_Circuits/practica7/ram.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544198408420 "|practica_final|ram:b2v_inst_ram"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544198436490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544198447239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544198447239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8238 " "Implemented 8238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544198448242 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544198448242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8205 " "Implemented 8205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544198448242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544198448242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544198448272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  7 10:00:48 2018 " "Processing ended: Fri Dec  7 10:00:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544198448272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544198448272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544198448272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544198448272 ""}
