// Seed: 353282702
module module_0 #(
    parameter id_4 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [id_4 : -1] id_9, id_10, id_11;
  wire id_12, id_13, id_14;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd91,
    parameter id_5 = 32'd27
) (
    input wire id_0,
    output supply0 id_1
);
  parameter id_3 = -1;
  logic id_4;
  logic _id_5;
  ;
  wire [id_5 : !  id_3] id_6;
  assign id_1 = ~-1 >> 1;
  wire [-1  ^  -1 : id_3] id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_3,
      id_7,
      id_7,
      id_6,
      id_6
  );
  wire id_8, id_9;
endmodule
