Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 17:11:03 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : paj_boundtop_hierarchy_no_mem
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rayint/rgAddrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    rayint/clk
                                                                      r  rayint/rgAddrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  rayint/rgAddrl_reg[0]/Q
                         net (fo=1, unplaced)         0.095     0.918    rayint/rgAddrl[0]
                                                                      r  rayint/rayaddr[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.982 r  rayint/rayaddr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    rayint/rayaddr[0]_i_1_n_7
                         FDRE                                         r  rayint/rayaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    rayint/clk
                                                                      r  rayint/rayaddr_reg[0]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rayint/rgAddrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    rayint/clk
                                                                      r  rayint/rgAddrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  rayint/rgAddrl_reg[1]/Q
                         net (fo=1, unplaced)         0.095     0.918    rayint/rgAddrl[1]
                                                                      r  rayint/rayaddr[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.982 r  rayint/rayaddr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    rayint/rayaddr[1]_i_1_n_7
                         FDRE                                         r  rayint/rayaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    rayint/clk
                                                                      r  rayint/rayaddr_reg[1]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    rayint/rayaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 restransinst/hit01al_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/hit01al_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.168ns (62.646%)  route 0.100ns (37.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/hit01al_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/hit01al_reg/Q
                         net (fo=2, unplaced)         0.100     0.924    restransinst/hit01al_reg_n_7
                                                                      r  restransinst/hit01al_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.988 r  restransinst/hit01al_i_1/O
                         net (fo=1, unplaced)         0.000     0.988    restransinst/hit01al_i_1_n_7
                         FDRE                                         r  restransinst/hit01al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/hit01al_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/hit01al_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 restransinst/hit10al_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/hit10al_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.168ns (62.646%)  route 0.100ns (37.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/hit10al_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/hit10al_reg/Q
                         net (fo=2, unplaced)         0.100     0.924    restransinst/hit10al_reg_n_7
                                                                      r  restransinst/hit10al_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.988 r  restransinst/hit10al_i_1/O
                         net (fo=1, unplaced)         0.000     0.988    restransinst/hit10al_i_1_n_7
                         FDRE                                         r  restransinst/hit10al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/hit10al_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/hit10al_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 restransinst/valid01d_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/valid01d_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.168ns (62.646%)  route 0.100ns (37.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/valid01d_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/valid01d_reg/Q
                         net (fo=2, unplaced)         0.100     0.924    restransinst/valid01d
                                                                      r  restransinst/valid01d_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.988 r  restransinst/valid01d_i_1/O
                         net (fo=1, unplaced)         0.000     0.988    restransinst/valid01d_i_1_n_7
                         FDRE                                         r  restransinst/valid01d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/valid01d_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/valid01d_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 restransinst/valid10d_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/valid10d_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.168ns (62.646%)  route 0.100ns (37.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/valid10d_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/valid10d_reg/Q
                         net (fo=2, unplaced)         0.100     0.924    restransinst/valid10d
                                                                      r  restransinst/valid10d_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.988 r  restransinst/valid10d_i_1/O
                         net (fo=1, unplaced)         0.000     0.988    restransinst/valid10d_i_1_n_7
                         FDRE                                         r  restransinst/valid10d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/valid10d_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/valid10d_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 restransinst/pending10_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/pending10_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.168ns (61.846%)  route 0.104ns (38.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/pending10_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/pending10_reg/Q
                         net (fo=3, unplaced)         0.104     0.927    restransinst/pending10
                                                                      r  restransinst/pending10_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.991 r  restransinst/pending10_i_1/O
                         net (fo=1, unplaced)         0.000     0.991    restransinst/pending10_i_1_n_7
                         FDRE                                         r  restransinst/pending10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/pending10_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/pending10_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 restransinst/pending01_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            restransinst/pending01_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.176%)  route 0.107ns (38.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    restransinst/clk
                                                                      r  restransinst/pending01_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  restransinst/pending01_reg/Q
                         net (fo=4, unplaced)         0.107     0.930    restransinst/pending01
                                                                      r  restransinst/pending01_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.994 r  restransinst/pending01_i_1/O
                         net (fo=1, unplaced)         0.000     0.994    restransinst/pending01_i_1_n_7
                         FDRE                                         r  restransinst/pending01_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    restransinst/clk
                                                                      r  restransinst/pending01_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    restransinst/pending01_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.168ns (60.737%)  route 0.109ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    rc/clk
                                                                      r  rc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  rc/count_reg[2]/Q
                         net (fo=5, unplaced)         0.109     0.932    rc/count_reg__0[2]
                                                                      r  rc/count[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.996 r  rc/count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.996    rc/count0[3]
                         FDSE                                         r  rc/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    rc/clk
                                                                      r  rc/count_reg[3]/C
                         clock pessimism             -0.183     0.732    
                         FDSE (Hold_fdse_C_D)         0.069     0.801    rc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raywe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.168ns (60.304%)  route 0.111ns (39.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.231     0.720    rayint/clk
                                                                      r  rayint/rgDone_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 f  rayint/rgDone_reg/Q
                         net (fo=6, unplaced)         0.111     0.934    rayint/rgDone
                                                                      f  rayint/raywe[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.998 r  rayint/raywe[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.998    rayint/raywe[0]_i_1_n_7
                         FDRE                                         r  rayint/raywe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.243     0.915    rayint/clk
                                                                      r  rayint/raywe_reg[0]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    rayint/raywe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.197    




