Warning (10268): Verilog HDL information at PWM_Generator_Verilog_tb.sv(57): always construct contains both blocking and non-blocking assignments File: C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv Line: 57
