/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [31:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [24:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_1_0z = !(in_data[190] ? in_data[138] : in_data[100]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[5] | celloutsig_0_0z[0]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[0] | in_data[31]);
  assign celloutsig_0_24z = ~(celloutsig_0_17z[7] | celloutsig_0_1z);
  assign celloutsig_1_4z = ~(in_data[122] | celloutsig_1_0z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_7z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_0_10z = celloutsig_0_8z | celloutsig_0_5z[2];
  assign celloutsig_0_11z = celloutsig_0_6z[1] | celloutsig_0_7z;
  assign celloutsig_0_9z = { celloutsig_0_0z[5:4], celloutsig_0_8z } / { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z } / { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[184], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, in_data[156:149], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_5z[1:0], celloutsig_0_5z, celloutsig_0_11z } <= { celloutsig_0_14z[8:5], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_18z = ! { celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_1_19z = ! in_data[163:152];
  assign celloutsig_0_12z = ! { celloutsig_0_9z[2:1], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_8z = celloutsig_0_2z & ~(in_data[27]);
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z } !== { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_10z = { in_data[171:143], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } | { in_data[153:147], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_9z = & in_data[180:170];
  assign celloutsig_1_11z = | { celloutsig_1_10z[6:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~^ in_data[167:163];
  assign celloutsig_0_4z = { celloutsig_0_0z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >> { in_data[23:17], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z } >> { celloutsig_0_14z[8:6], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_17z = celloutsig_1_5z[22:18] << celloutsig_1_5z[22:18];
  assign celloutsig_0_6z = celloutsig_0_4z[6:1] << { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[177:174] << in_data[137:134];
  assign celloutsig_0_25z = celloutsig_0_18z[3:0] ~^ { celloutsig_0_6z[3:2], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_17z = celloutsig_0_14z[19:9] ^ { in_data[77:72], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[5:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_5z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_5z = celloutsig_0_0z[2:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[163:154], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
