m255
K3
13
cModel Technology
Z0 dC:\Users\Lenovo\Documents\GitHub\FPGA-Spy-Hardware-Delay\simulation\modelsim
v_32bit_2x1MUX
IZUFd;j;QEJ^4RABHgh>U^0
Vd<^7Mc>TTi=@L_GEdE_zc3
Z1 dC:\Users\Lenovo\Documents\GitHub\FPGA-Spy-Hardware-Delay\simulation\modelsim
w1667641473
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-work work -O0
n@_32bit_2x1@m@u@x
!i10b 1
!s100 0?^ZUaGiNL6U6oKGBnQg=0
!s85 0
!s108 1670222866.181000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v|
!s101 -O0
v_32bit_ADD
I8z6:bleYj^ReoHSGaB;`L1
VQSG^hTJ?k:=d><m5[i^j23
R1
w1667641369
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v
L0 1
R2
r1
31
R3
n@_32bit_@a@d@d
!i10b 1
!s100 V3LH^]mz9aZUYbTh2_XM02
!s85 0
!s108 1670222866.331000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v|
!s101 -O0
v_32bit_DIV
Io?z4L7]kKUARi1lmGd;Hb3
VcQ]XV3jL8LAnHinW;]F3n1
R1
w1667725304
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v
L0 1
R2
r1
31
R3
n@_32bit_@d@i@v
!i10b 1
!s100 EXCgiJ>:aNKZDLIK1YReF1
!s85 0
!s108 1670222866.387000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v|
!s101 -O0
v_32bit_DIV_testbench
IID>:73kbz:Y4GBhS=NP`?3
V9?Chmh8nUCgXQkH]0G7UI0
R1
w1667727572
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v
L0 1
R2
r1
31
R3
n@_32bit_@d@i@v_testbench
!i10b 1
!s100 :O`<1[ahSQRjA1h6Den][0
!s85 0
!s108 1670222866.447000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v|
!s101 -O0
v_32bit_OR
IEHebfNlWPEE>T09Khc8Nl2
VLn:?PM5HFTaFX[i3i;hNm3
R1
w1667641437
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v
L0 1
R2
r1
31
R3
n@_32bit_@o@r
!i10b 1
!s100 9DdhcQjlUP;nX5<Z=^D:a1
!s85 0
!s108 1670222866.510000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v|
!s101 -O0
v_32bit_REG
I]]o3>PlQ3g0?Be0`RYfdS3
Ve@PNSGTKB[go6EDe4XFmI0
R1
w1669285047
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v
L0 1
R2
r1
31
R3
n@_32bit_@r@e@g
!i10b 1
!s100 J17VHO97]7NOJGXL_KRfJ1
!s85 0
!s108 1670222866.570000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v|
!s101 -O0
v_32bit_SLT
I=4]YPQ2X`dfBG4Q8Ub`9z0
V_jPdZ8jDC`kdK>Hk]183N3
R1
w1667644176
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v
L0 1
R2
r1
31
R3
n@_32bit_@s@l@t
!i10b 1
!s100 Efod=]LKLNE?HfhABaA]d0
!s85 0
!s108 1670222866.634000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v|
!s101 -O0
v_32bit_SUB
IJIlzoDCWU`;dONX`^CF[m0
VKU0DZYFDzC^LIHWE@N=zz2
R1
w1667641346
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v
L0 1
R2
r1
31
R3
n@_32bit_@s@u@b
!i10b 1
!s100 SQ1a?7Ah`PmkNL?=GfV<S2
!s85 0
!s108 1670222866.696000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v|
!s101 -O0
v_32bit_XOR
IGEnWCA]>1=1c[Cmdf;X=43
VWlJEg2KKUbh_nJ>LlDm[e0
R1
w1667641356
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v
L0 1
R2
r1
31
R3
n@_32bit_@x@o@r
!i10b 1
!s100 A_=OIbDLE5@IA?fb?2XMJ2
!s85 0
!s108 1670222866.756000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v|
!s101 -O0
vDE0_CV
IF1fzHcA`WkPn9>COZMA0>2
VALOeC_=0HJjMoo52YMDI31
R1
w1669884870
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v
L0 6
R2
r1
31
R3
n@d@e0_@c@v
!i10b 1
!s100 o5oT:CFDY501gG5DjfeHR0
!s85 0
!s108 1670222866.811000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v|
!s101 -O0
vdecimal_to_7seg
IF=[U[9PY<YJ?eOb<CXOYg2
V1mHKD:5S4VF^`I_gFd=U]2
R1
w1669358637
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 mAXSAen_>_nKg5n^ZbAl_3
!s85 0
!s108 1670222866.867000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v|
!s101 -O0
vdecToSeg_test
IQh9nJc^Df;[AQhK=R4H7@0
V^bU<T0VD;9X2[7<b`oNkf1
R1
w1669282361
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v
L0 1
R2
r1
31
R3
ndec@to@seg_test
!i10b 1
!s100 ;d>[inc4XelV=M[oBijE<3
!s85 0
!s108 1670222866.925000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v|
!s101 -O0
vdecToSeg_testbench
I9XGD`FJ39n1adNHkA0?;m2
V4S@j1f9XLe:NBK;<9B^FV2
R1
w1669359082
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v
L0 1
R2
r1
31
R3
ndec@to@seg_testbench
!i10b 1
!s100 nR1L1Q`Q4H35`7S[PS1KK3
!s85 0
!s108 1670222866.985000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v|
!s101 -O0
vdelay
IR[hPAILYYR4ikDkBBKXG[1
V358=1zXQK89XC>=V]Ye;40
R1
w1669883539
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 ffT:f>abBHVhc;g?5o5UB3
!s85 0
!s108 1670222867.044000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v|
!s101 -O0
vdelay_control
IjeoC]dML0DoPc;G0e1RzZ1
Vn7NWnZPMjlnCe:4Q:?jE=3
R1
w1670053968
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 QN9EE;9YBPm[0lkc9C7OE0
!s85 0
!s108 1670222867.104000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v|
!s101 -O0
vdelay_datapath
I:][^HFSknkae_=Z6L<9kY2
V6n_>3RjVoW2eK0:AXn:Nm2
R1
w1670054328
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 4Li64VBXHQ7ZHaX5cZ7:g1
!s85 0
!s108 1670222867.169000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v|
!s101 -O0
vdelay_testbench
IRW@i`dAEG:cUK4Yfj;Vek3
V_Z1YzkaaLekM^>_F=IPg:0
R1
w1670056267
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 LdYSN1a;L7dFBi5WTF`5T3
!s85 0
!s108 1670222867.231000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v|
!s101 -O0
vdisplay
InLT5JWf@A>3Li05QcN@k;1
VihBMo4j``=XjM[=?EAXGB1
R1
w1667725857
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v
L0 3
R2
r1
31
R3
!i10b 1
!s100 <h9FFdNNf5>F0=VhV^ZQA2
!s85 0
!s108 1670222867.292000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v|
!s101 -O0
vDIV_control
Ikh88Fjb4]n9i@P0OaVCUl2
VI3mkf?H19IbUPmhz2`jZa0
R1
w1667929573
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v
L0 1
R2
r1
31
R3
n@d@i@v_control
!i10b 1
!s100 4od@47`^?R5G?lz<mj;Jk0
!s85 0
!s108 1670222867.348000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v|
!s101 -O0
vDIV_datpath
IjWZek4_Fi@T[IDWzM3GCJ3
VEYzA_2m<P6U]`B1dFUjz03
R1
w1667725393
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v
L0 1
R2
r1
31
R3
n@d@i@v_datpath
!i10b 1
!s100 A9:N_M`n94oUFJ6[5XUib2
!s85 0
!s108 1670222867.403000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v|
!s101 -O0
vDIV_test
IY9ST5C^Sn0:Kkdba]e8iC2
VRblkf?8YJNF:enJQ7Jj`J1
R1
w1667728193
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v
L0 1
R2
r1
31
R3
n@d@i@v_test
!i10b 1
!s100 _:dZeeiGO;PjP`@5<QT321
!s85 0
!s108 1670222867.460000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v|
!s101 -O0
vfull_adder
IT:mHJM9_?jHfWZ;fMmaJ43
VRYP>nD9R>G8ML@J?Oi=:32
R1
w1667641380
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 l6?@I;TJA7ddno@nL5A<m0
!s85 0
!s108 1670222867.523000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v|
!s101 -O0
vhalf_adder
IXk=K39X?5G<7Yb6dW7in]3
VUANSHBM`n;lleGcSze4Z^1
R1
w1670053598
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 m[:`j7I]mhFfi1:J2YX`z3
!s85 0
!s108 1670222867.585000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v|
!s101 -O0
vpath1
InoY[ikSVh=8eH78I4W[KL2
VY@:o:HcUC1m76`UORBaY<2
R1
w1669362097
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 @3[IVfFQS`z=eJU?Q_z3@1
!s85 0
!s108 1670222867.649000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v|
!s90 -reportprogress|300|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v|
!s101 -O0
vpath1_testbench
IX12@FUmll<e_G9W^B`f:c2
V;l7J=lHKS7a`<XCO3YBjQ2
R1
w1669284173
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 U=E1M[5GPX?_=`VU1YT>K1
!s85 0
!s108 1670222867.729000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v|
!s90 -reportprogress|30|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v|
!s101 -O0
vpath2
I@<6;A;;MCQ21[O0HF3LiL1
VNEz6nGeC:o2=g`UlfiBbd0
R1
w1669297818
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 8_aLkj;AOnA69dXVk]T;S3
!s85 0
!s108 1670222867.796000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v|
!s90 -reportprogress|30|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v|
!s101 -O0
vsinglepath_plode
IghL5XN5`]n;W[4WFi1WM;3
VE^_ekWeULQ6=VhXcF;[bJ3
R1
w1670053764
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 f=gINA@?D_zTKU7iQmoKg2
!s85 0
!s108 1670222867.883000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v|
!s90 -reportprogress|30|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v|
!s101 -O0
vsinglepath_plode_testbench
!i10b 1
!s100 SY^;4cnZ`VF]BJ^4l3foL0
IzHOdFW9?=5ieEkR87?;?h1
VKmFdUUG@]RYNadZ8CHWb<3
R1
w1670222776
8C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v
FC:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1670222867.943000
!s107 C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v|
!s90 -reportprogress|30|-work|work|C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v|
!s101 -O0
R3
